v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sdram_pll2:unew|altpll:altpll_component|_clk0,DRAM_CLK,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sdram_pll2:unew|altpll:altpll_component|_clk0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sdram_pll2:unew|altpll:altpll_component|_clk1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|V_Cont[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|H_Cont[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_H_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_V_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_BLANK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_R[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_G[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oVGA_B[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|mVGA_H_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|mVGA_V_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],VGA_Controller:u1|oRequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,rClk[0],Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,rClk[0],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Y_Cont[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|X_Cont[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|V_Cont[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|H_Cont[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|combo_cnt[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Frame_Cont[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_H_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_V_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_BLANK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_R[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_G[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oVGA_B[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|Pre_FVAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mSTART,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_FVAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_LVAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|mVGA_H_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|mVGA_V_SYNC,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,VGA_Controller:u1|oRequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|iexposure_adj_delay[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|iexposure_adj_delay[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|iexposure_adj_delay[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,CCD_Capture:u3|mCCD_DATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|senosr_exposure[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,I2C_CCD_Config:u8|iexposure_adj_delay[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_2,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte2_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte1_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte0_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|internal_counter[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000100,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000100000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.001000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.010000000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_no_byte_enables_and_last_term,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_sdram_0_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_cpu_0_data_master_granted_slave_sdram_0_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000000001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_new_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_alu_sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_br_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_rdctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_data_master_read_data_valid_onchip_memory2_0_s1_shift_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.011,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_uncond_cti_non_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_cmp_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|how_many_ones[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.101,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.111,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_wr_dst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_control_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_src2_use_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_force_src2_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_jmp_direct,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_ipending_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_ipending_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_invert_arith_src_msb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_waiting_for_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_align_cycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_aligning_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_bstatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_estatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_ienable_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_control_rd_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_crst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|control_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|timeout_occurred,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_ienable_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|R_ctrl_shift_logical,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|av_ld_byte3_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_pause~reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|delayed_unxcounter_is_zeroxx0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|registered_cpu_0_data_master_readdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|control_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|control_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_h_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|period_l_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_snapshot[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|counter_is_running,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|control_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|timer_0:the_timer_0|force_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|stage_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|stage_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_0,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDVAL,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,RAW2RGB:u4|mDATAd_0[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Reset_Delay:u2|oRST_1,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SDO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SCLK,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|SD[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_GO,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mI2C_DATA[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|END,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mSetup_ST.0010,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mSetup_ST.0001,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|LUT_INDEX[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|LUT_INDEX[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|LUT_INDEX[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|LUT_INDEX[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|LUT_INDEX[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|LUT_INDEX[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|mSetup_ST.0000,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|ACK1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|ACK2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|ACK3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,I2C_CCD_Config:u8|I2C_Controller:u0|ACK4,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,I2C_CCD_Config:u8|mI2C_CTRL_CLK,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sld_hub:auto_hub|clr_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|virtual_ir_scan_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|virtual_dr_scan_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],sld_hub:auto_hub|jtag_ir_reg[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0],Off,
