
vga_sil1172_ctrl
################



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/io/vga/cvs_vga_sil1172_ctrl.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 46-68

Source file: `io/vga/cvs_vga_sil1172_ctrl.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/io/vga/cvs_vga_sil1172_ctrl.vhdl>`_


	 