#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5620880588d0 .scope module, "spi_tb" "spi_tb" 2 6;
 .timescale 0 0;
o0x7fc4ec90f018 .functor BUFZ 1, c4<z>; HiZ drive
v0x5620880a3a20_0 .net "CKP", 0 0, o0x7fc4ec90f018;  0 drivers
v0x5620880a3ae0_0 .var "CLK", 0 0;
o0x7fc4ec90f078 .functor BUFZ 1, c4<z>; HiZ drive
v0x5620880a3ba0_0 .net "CPH", 0 0, o0x7fc4ec90f078;  0 drivers
v0x5620880a3cc0_0 .net "CS", 0 0, v0x5620880a0c10_0;  1 drivers
v0x5620880a3db0_0 .net "MISO", 0 0, v0x5620880a2800_0;  1 drivers
v0x5620880a3ef0_0 .net "MOSI", 0 0, v0x5620880a0de0_0;  1 drivers
v0x5620880a3fe0_0 .var "RESET", 0 0;
v0x5620880a40d0_0 .net "SCK", 0 0, L_0x5620880612e0;  1 drivers
v0x5620880a41c0_0 .var "START_STB", 0 0;
v0x5620880a4260_0 .var "transaccion", 15 0;
S_0x56208807cb20 .scope module, "CPU" "CPU_spi" 2 46, 3 1 0, S_0x5620880588d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "MOSI";
    .port_info 1 /OUTPUT 1 "SCK";
    .port_info 2 /OUTPUT 1 "CS";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "CKP";
    .port_info 6 /INPUT 1 "CPH";
    .port_info 7 /INPUT 1 "MISO";
    .port_info 8 /INPUT 1 "START_STB";
    .port_info 9 /INPUT 16 "transaccion";
P_0x56208807cd00 .param/l "DIV_FREQ" 1 3 20, +C4<00000000000000000000000000000010>;
P_0x56208807cd40 .param/l "ESCRITURA_LECTURA" 1 3 19, C4<010>;
P_0x56208807cd80 .param/l "IDLE" 1 3 18, C4<001>;
L_0x5620880612e0 .functor BUFZ 1, v0x5620880a15c0_0, C4<0>, C4<0>, C4<0>;
v0x5620880613f0_0 .net "CKP", 0 0, o0x7fc4ec90f018;  alias, 0 drivers
v0x562088061bc0_0 .net "CLK", 0 0, v0x5620880a3ae0_0;  1 drivers
v0x5620880a0b70_0 .net "CPH", 0 0, o0x7fc4ec90f078;  alias, 0 drivers
v0x5620880a0c10_0 .var "CS", 0 0;
v0x5620880a0cd0_0 .net "MISO", 0 0, v0x5620880a2800_0;  alias, 1 drivers
v0x5620880a0de0_0 .var "MOSI", 0 0;
v0x5620880a0ea0_0 .var "NXT_CS", 0 0;
v0x5620880a0f60_0 .var "NXT_MOSI", 0 0;
v0x5620880a1020_0 .net "RESET", 0 0, v0x5620880a3fe0_0;  1 drivers
v0x5620880a10e0_0 .net "SCK", 0 0, L_0x5620880612e0;  alias, 1 drivers
v0x5620880a11a0_0 .var "SCK_anterior", 0 0;
v0x5620880a1260_0 .net "START_STB", 0 0, v0x5620880a41c0_0;  1 drivers
v0x5620880a1320_0 .net *"_ivl_0", 31 0, L_0x5620880a4300;  1 drivers
L_0x7fc4ec8c6018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5620880a1400_0 .net *"_ivl_3", 26 0, L_0x7fc4ec8c6018;  1 drivers
L_0x7fc4ec8c6060 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5620880a14e0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc4ec8c6060;  1 drivers
v0x5620880a15c0_0 .var "clk_div2", 0 0;
v0x5620880a1680_0 .net "clk_div4", 0 0, L_0x5620880b44f0;  1 drivers
v0x5620880a1740_0 .var "count_clock", 1 0;
v0x5620880a1820_0 .var "cuenta_bits", 4 0;
v0x5620880a1900_0 .var "cuenta_bits_d", 4 0;
v0x5620880a19e0_0 .var "dato_enviado", 15 0;
v0x5620880a1ac0_0 .var "dato_recibido", 15 0;
v0x5620880a1ba0_0 .var "div_freq", 1 0;
v0x5620880a1c80_0 .var "estado", 2 0;
v0x5620880a1d60_0 .var "prox_cuenta_bits", 4 0;
v0x5620880a1e40_0 .var "prox_dato_enviado", 15 0;
v0x5620880a1f20_0 .var "prox_dato_recibido", 15 0;
v0x5620880a2000_0 .var "prox_estado", 2 0;
v0x5620880a20e0_0 .net "trans_finalizada", 0 0, L_0x5620880b43b0;  1 drivers
v0x5620880a21a0_0 .net "transaccion", 15 0, v0x5620880a4260_0;  1 drivers
E_0x5620880683a0/0 .event anyedge, v0x5620880a1c80_0, v0x5620880a1ac0_0, v0x5620880a1e40_0, v0x5620880a1820_0;
E_0x5620880683a0/1 .event anyedge, v0x5620880a0c10_0, v0x5620880a0de0_0, v0x5620880a1260_0, v0x5620880a21a0_0;
E_0x5620880683a0/2 .event anyedge, v0x5620880a0cd0_0, v0x5620880a1900_0, v0x5620880a20e0_0;
E_0x5620880683a0 .event/or E_0x5620880683a0/0, E_0x5620880683a0/1, E_0x5620880683a0/2;
E_0x562088066fc0 .event posedge, v0x5620880a10e0_0;
E_0x562088068a80 .event posedge, v0x562088061bc0_0;
L_0x5620880a4300 .concat [ 5 27 0 0], v0x5620880a1900_0, L_0x7fc4ec8c6018;
L_0x5620880b43b0 .cmp/eq 32, L_0x5620880a4300, L_0x7fc4ec8c6060;
L_0x5620880b44f0 .part v0x5620880a1740_0, 1, 1;
S_0x5620880a23c0 .scope module, "T1" "target_spi" 2 61, 4 1 0, S_0x5620880588d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MOSI";
    .port_info 1 /INPUT 1 "SCK";
    .port_info 2 /INPUT 1 "SS";
    .port_info 3 /INPUT 1 "CKP";
    .port_info 4 /INPUT 1 "CPH";
    .port_info 5 /INPUT 1 "RESET";
    .port_info 6 /OUTPUT 1 "MISO";
P_0x562088062330 .param/l "ESCRITURA_LECTURA" 1 4 16, C4<010>;
P_0x562088062370 .param/l "IDLE" 1 4 15, C4<001>;
L_0x562088061ab0 .functor AND 1, L_0x5620880b45c0, v0x5620880a2ca0_0, C4<1>, C4<1>;
v0x5620880a26a0_0 .net "CKP", 0 0, o0x7fc4ec90f018;  alias, 0 drivers
v0x5620880a2760_0 .net "CPH", 0 0, o0x7fc4ec90f078;  alias, 0 drivers
v0x5620880a2800_0 .var "MISO", 0 0;
v0x5620880a28a0_0 .net "MOSI", 0 0, v0x5620880a0de0_0;  alias, 1 drivers
v0x5620880a2970_0 .var "MOSI_d", 0 0;
v0x5620880a2a60_0 .net "RESET", 0 0, v0x5620880a3fe0_0;  alias, 1 drivers
v0x5620880a2b00_0 .net "SCK", 0 0, L_0x5620880612e0;  alias, 1 drivers
v0x5620880a2bd0_0 .net "SS", 0 0, v0x5620880a0c10_0;  alias, 1 drivers
v0x5620880a2ca0_0 .var "SS_d", 0 0;
v0x5620880a2d40_0 .net *"_ivl_1", 0 0, L_0x5620880b45c0;  1 drivers
v0x5620880a2de0_0 .net *"_ivl_4", 31 0, L_0x5620880b4710;  1 drivers
L_0x7fc4ec8c60a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5620880a2e80_0 .net *"_ivl_7", 26 0, L_0x7fc4ec8c60a8;  1 drivers
L_0x7fc4ec8c60f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5620880a2f20_0 .net/2u *"_ivl_8", 31 0, L_0x7fc4ec8c60f0;  1 drivers
v0x5620880a2fe0_0 .var "cuenta_bits", 4 0;
v0x5620880a30c0_0 .var "cuenta_bits_d", 4 0;
v0x5620880a31a0_0 .var "dato_enviado", 15 0;
v0x5620880a3280_0 .var "dato_recibido", 15 0;
v0x5620880a3360_0 .var "estado", 2 0;
v0x5620880a3440_0 .net "negedge_SS", 0 0, L_0x562088061ab0;  1 drivers
v0x5620880a3500_0 .var "prox_cuenta_bits", 4 0;
v0x5620880a35e0_0 .var "prox_dato_enviado", 15 0;
v0x5620880a36c0_0 .var "prox_dato_recibido", 15 0;
v0x5620880a37a0_0 .var "prox_estado", 2 0;
v0x5620880a3880_0 .net "trans_finalizada", 0 0, L_0x5620880b48c0;  1 drivers
E_0x562088050280/0 .event anyedge, v0x5620880a3360_0, v0x5620880a31a0_0, v0x5620880a3280_0, v0x5620880a0c10_0;
E_0x562088050280/1 .event anyedge, v0x5620880a2fe0_0, v0x5620880a2ca0_0, v0x5620880a2970_0, v0x5620880a0de0_0;
E_0x562088050280/2 .event anyedge, v0x5620880a3880_0;
E_0x562088050280 .event/or E_0x562088050280/0, E_0x562088050280/1, E_0x562088050280/2;
L_0x5620880b45c0 .reduce/nor v0x5620880a0c10_0;
L_0x5620880b4710 .concat [ 5 27 0 0], v0x5620880a30c0_0, L_0x7fc4ec8c60a8;
L_0x5620880b48c0 .cmp/eq 32, L_0x5620880b4710, L_0x7fc4ec8c60f0;
    .scope S_0x56208807cb20;
T_0 ;
    %wait E_0x562088068a80;
    %load/vec4 v0x5620880a1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5620880a1c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5620880a1ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620880a11a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5620880a0c10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5620880a1ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5620880a19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620880a0de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620880a15c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5620880a1740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5620880a2000_0;
    %assign/vec4 v0x5620880a1c80_0, 0;
    %load/vec4 v0x5620880a1ba0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5620880a1ba0_0, 0;
    %load/vec4 v0x5620880a10e0_0;
    %assign/vec4 v0x5620880a11a0_0, 0;
    %load/vec4 v0x5620880a0ea0_0;
    %assign/vec4 v0x5620880a0c10_0, 0;
    %load/vec4 v0x5620880a1f20_0;
    %assign/vec4 v0x5620880a1ac0_0, 0;
    %load/vec4 v0x5620880a1e40_0;
    %assign/vec4 v0x5620880a19e0_0, 0;
    %load/vec4 v0x5620880a0f60_0;
    %assign/vec4 v0x5620880a0de0_0, 0;
    %load/vec4 v0x5620880a15c0_0;
    %inv;
    %assign/vec4 v0x5620880a15c0_0, 0;
    %load/vec4 v0x5620880a1740_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5620880a1740_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56208807cb20;
T_1 ;
    %wait E_0x562088066fc0;
    %load/vec4 v0x5620880a1020_0;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x5620880a1260_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5620880a1820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5620880a1900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620880a0c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620880a0de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5620880a1ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5620880a19e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5620880a1d60_0;
    %assign/vec4 v0x5620880a1820_0, 0;
    %load/vec4 v0x5620880a1820_0;
    %assign/vec4 v0x5620880a1900_0, 0;
    %load/vec4 v0x5620880a0ea0_0;
    %assign/vec4 v0x5620880a0c10_0, 0;
    %load/vec4 v0x5620880a0f60_0;
    %assign/vec4 v0x5620880a0de0_0, 0;
    %load/vec4 v0x5620880a1f20_0;
    %assign/vec4 v0x5620880a1ac0_0, 0;
    %load/vec4 v0x5620880a1e40_0;
    %assign/vec4 v0x5620880a19e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56208807cb20;
T_2 ;
    %wait E_0x5620880683a0;
    %load/vec4 v0x5620880a1c80_0;
    %store/vec4 v0x5620880a2000_0, 0, 3;
    %load/vec4 v0x5620880a1ac0_0;
    %store/vec4 v0x5620880a1f20_0, 0, 16;
    %load/vec4 v0x5620880a1e40_0;
    %store/vec4 v0x5620880a1e40_0, 0, 16;
    %load/vec4 v0x5620880a1820_0;
    %store/vec4 v0x5620880a1d60_0, 0, 5;
    %load/vec4 v0x5620880a0c10_0;
    %store/vec4 v0x5620880a0ea0_0, 0, 1;
    %load/vec4 v0x5620880a0de0_0;
    %store/vec4 v0x5620880a0f60_0, 0, 1;
    %load/vec4 v0x5620880a1c80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5620880a2000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5620880a1f20_0, 0, 16;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5620880a0ea0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5620880a1d60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620880a0f60_0, 0, 1;
    %load/vec4 v0x5620880a1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5620880a2000_0, 0, 3;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620880a0ea0_0, 0, 1;
    %load/vec4 v0x5620880a1820_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5620880a1d60_0, 0, 5;
    %load/vec4 v0x5620880a21a0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5620880a1820_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x5620880a0f60_0, 0, 1;
    %load/vec4 v0x5620880a0cd0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5620880a1900_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x5620880a1f20_0, 4, 1;
    %load/vec4 v0x5620880a20e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5620880a2000_0, 0, 3;
T_2.6 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5620880a23c0;
T_3 ;
    %wait E_0x562088066fc0;
    %load/vec4 v0x5620880a2a60_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x5620880a3440_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5620880a3360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5620880a2fe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5620880a30c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5620880a3280_0, 0;
    %pushi/vec4 1537, 0, 16;
    %assign/vec4 v0x5620880a31a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5620880a37a0_0;
    %assign/vec4 v0x5620880a3360_0, 0;
    %load/vec4 v0x5620880a3500_0;
    %assign/vec4 v0x5620880a2fe0_0, 0;
    %load/vec4 v0x5620880a36c0_0;
    %assign/vec4 v0x5620880a3280_0, 0;
    %load/vec4 v0x5620880a35e0_0;
    %assign/vec4 v0x5620880a31a0_0, 0;
    %load/vec4 v0x5620880a2fe0_0;
    %assign/vec4 v0x5620880a30c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5620880a23c0;
T_4 ;
    %wait E_0x562088066fc0;
    %load/vec4 v0x5620880a2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5620880a2ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5620880a2970_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5620880a2bd0_0;
    %assign/vec4 v0x5620880a2ca0_0, 0;
    %load/vec4 v0x5620880a28a0_0;
    %assign/vec4 v0x5620880a2970_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5620880a23c0;
T_5 ;
    %wait E_0x562088050280;
    %load/vec4 v0x5620880a3360_0;
    %store/vec4 v0x5620880a37a0_0, 0, 3;
    %load/vec4 v0x5620880a31a0_0;
    %store/vec4 v0x5620880a35e0_0, 0, 16;
    %load/vec4 v0x5620880a3280_0;
    %store/vec4 v0x5620880a36c0_0, 0, 16;
    %load/vec4 v0x5620880a3360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5620880a37a0_0, 0, 3;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5620880a3500_0, 0, 5;
    %load/vec4 v0x5620880a2bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5620880a37a0_0, 0, 3;
T_5.4 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x5620880a2fe0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5620880a3500_0, 0, 5;
    %load/vec4 v0x5620880a2bd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_5.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5620880a2ca0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_5.8;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x5620880a2970_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5620880a2fe0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x5620880a36c0_0, 4, 1;
T_5.6 ;
    %load/vec4 v0x5620880a31a0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5620880a2fe0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %store/vec4 v0x5620880a2800_0, 0, 1;
    %load/vec4 v0x5620880a28a0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5620880a2fe0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4 v0x5620880a3280_0, 4, 1;
    %load/vec4 v0x5620880a3880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5620880a37a0_0, 0, 3;
T_5.9 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5620880588d0;
T_6 ;
    %vpi_call 2 15 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x56208807cb20 {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x5620880a23c0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5620880588d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620880a3ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620880a3fe0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5620880a3fe0_0, 0, 1;
    %delay 180, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620880a3fe0_0, 0, 1;
    %pushi/vec4 773, 0, 16;
    %store/vec4 v0x5620880a4260_0, 0, 16;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620880a41c0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5620880a41c0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5620880a41c0_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5620880588d0;
T_8 ;
    %delay 20, 0;
    %load/vec4 v0x5620880a3ae0_0;
    %nor/r;
    %store/vec4 v0x5620880a3ae0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench_spi.v";
    "./CPU_spi.v";
    "./target_spi.v";
