
---------- Begin Simulation Statistics ----------
final_tick                                  596824500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131547                       # Simulator instruction rate (inst/s)
host_mem_usage                                 882652                       # Number of bytes of host memory used
host_op_rate                                   141427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.60                       # Real time elapsed on the host
host_tick_rate                               78508269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1075135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000597                       # Number of seconds simulated
sim_ticks                                   596824500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.884424                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  132037                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               136283                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5137                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226000                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2337                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3379                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1042                       # Number of indirect misses.
system.cpu.branchPred.lookups                  310771                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30542                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          510                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    529425                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   465081                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3467                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     250422                       # Number of branches committed
system.cpu.commit.bw_lim_events                 61869                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          169019                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003357                       # Number of instructions committed
system.cpu.commit.committedOps                1078492                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1062991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.014582                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.139610                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       752991     70.84%     70.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        98225      9.24%     80.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        69636      6.55%     86.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25696      2.42%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28597      2.69%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         8488      0.80%     92.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10296      0.97%     93.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7193      0.68%     94.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        61869      5.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1062991                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24973                       # Number of function calls committed.
system.cpu.commit.int_insts                    934829                       # Number of committed integer instructions.
system.cpu.commit.loads                        104843                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           870934     80.75%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      3.71%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          104843      9.72%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          62445      5.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1078492                       # Class of committed instruction
system.cpu.commit.refs                         167288                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1075135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.193650                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.193650                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                640939                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1691                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               129376                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1274670                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   188066                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    212086                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3524                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7380                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 41272                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      310771                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    233946                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        803468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2597                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1228106                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   10388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.260354                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             277088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             164916                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.028866                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1085887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.220249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.350171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   770834     70.99%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    51985      4.79%     75.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66813      6.15%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30585      2.82%     84.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    28856      2.66%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    32830      3.02%     90.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19518      1.80%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    24723      2.28%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    59743      5.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1085887                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         3430                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           86                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         3632                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          1535                       # number of prefetches that crossed the page
system.cpu.idleCycles                          107763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3896                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   278647                       # Number of branches executed
system.cpu.iew.exec_nop                          4055                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.998897                       # Inst execution rate
system.cpu.iew.exec_refs                       186986                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      68345                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  258008                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                121899                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                592                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               550                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                72636                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1247960                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                118641                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5192                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1192334                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1419                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1214                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3524                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5577                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           220                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7132                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2806                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        17053                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10191                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2589                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1307                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1266152                       # num instructions consuming a value
system.cpu.iew.wb_count                       1182306                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.517797                       # average fanout of values written-back
system.cpu.iew.wb_producers                    655610                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.990496                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1185270                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1345548                       # number of integer regfile reads
system.cpu.int_regfile_writes                  882100                       # number of integer regfile writes
system.cpu.ipc                               0.837767                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.837767                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                967648     80.80%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40058      3.35%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   61      0.01%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   61      0.01%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  54      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               120089     10.03%     94.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               69464      5.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1197527                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       13267                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011079                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10873     81.96%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%     81.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.03%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    680      5.13%     87.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1708     12.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1209825                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3492660                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1181488                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1411255                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1243313                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1197527                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 592                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          168755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               408                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       100415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1085887                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.102810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.716528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              619338     57.04%     57.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              167074     15.39%     72.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120703     11.12%     83.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65962      6.07%     89.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               44708      4.12%     93.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23347      2.15%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24998      2.30%     98.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               12450      1.15%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7307      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1085887                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.003248                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    954                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1955                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          818                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1439                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              7137                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6011                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               121899                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               72636                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  741898                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          1193650                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  410008                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1228037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 118562                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   200366                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3057                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5107                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2001644                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1263839                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1433397                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    233574                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7031                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3524                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                145422                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   205332                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1423197                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          92993                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2151                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    214909                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            592                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1254                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2248243                       # The number of ROB reads
system.cpu.rob.rob_writes                     2517951                       # The number of ROB writes
system.cpu.timesIdled                            1338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      930                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     264                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6846                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        15422                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5666                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5666                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       428608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  428608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6846                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6846    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6846                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8124500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35353000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7166                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1963                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2219                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4948                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          149                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 23772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       267648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       454400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 722048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010942                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8351     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8352                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           10904119                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9048498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3328500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          288                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1505                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 422                       # number of overall hits
system.l2.overall_hits::.cpu.data                 795                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          288                       # number of overall hits
system.l2.overall_hits::total                    1505                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5189                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6698                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1509                       # number of overall misses
system.l2.overall_misses::.cpu.data              5189                       # number of overall misses
system.l2.overall_misses::total                  6698                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    118045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    391070500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        509116000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    118045500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    391070500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       509116000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.781460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.867146                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.816531                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.781460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.867146                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.816531                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78227.634195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75365.291964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76010.152284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78227.634195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75365.291964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76010.152284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6698                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    102955500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    339190500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    442146000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    102955500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    339190500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    442146000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.781460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.867146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.816531                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.781460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.867146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.816531                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68227.634195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65367.219117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66011.645267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68227.634195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65367.219117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66011.645267                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1962                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1962                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1962                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1962                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     82259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      82259000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79708.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     71949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69718.023256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69718.023256                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    118045500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118045500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.781460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.680036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78227.634195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78227.634195                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    102955500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102955500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.781460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.680036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68227.634195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68227.634195                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    308811500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    308811500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.840137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.840137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74287.106086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74287.106086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    267241500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    267241500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.840137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64287.106086                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64287.106086                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2819500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2819500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19050.675676                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19050.675676                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3501.251998                       # Cycle average of tags in use
system.l2.tags.total_refs                       15272                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6846                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.230792                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      91.502422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1246.307093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2163.442484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.038034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.066023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.106850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6845                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5693                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208893                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    130214                       # Number of tag accesses
system.l2.tags.data_accesses                   130214                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             428608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96576                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6697                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         161816413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         556331049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             718147462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    161816413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        161816413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        161816413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        556331049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            718147462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000660000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6698                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6698                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41847250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               167434750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6247.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24997.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6698                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.163855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   331.371056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.601110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          154     18.55%     18.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          158     19.04%     37.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78      9.40%     46.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      7.47%     54.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      5.30%     59.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      3.86%     63.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      3.01%     66.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      2.41%     69.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          257     30.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          830                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 428672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  428672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       718.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    718.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     596808000                       # Total gap between requests
system.mem_ctrls.avgGap                      89102.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 161816413.367748826742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 556438282.945824146271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40882000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    126552750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27092.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24388.66                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2977380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1578720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24511620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        168099270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         87623520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          331503150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.444942                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    225402250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     19760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    351662250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2955960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1571130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23312100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        161302590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         93347040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          329201460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.588382                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    240405250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    336659250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       231191                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231191                       # number of overall hits
system.cpu.icache.overall_hits::total          231191                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2754                       # number of overall misses
system.cpu.icache.overall_misses::total          2754                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165644999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165644999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165644999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165644999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       233945                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       233945                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       233945                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       233945                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011772                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011772                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011772                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011772                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60147.058460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60147.058460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60147.058460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60147.058460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          789                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               135                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         1963                       # number of writebacks
system.cpu.icache.writebacks::total              1963                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          823                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          823                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          823                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          823                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1931                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1931                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1931                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2219                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125735499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125735499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125735499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      3466006                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129201505                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008254                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008254                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008254                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009485                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65114.189021                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65114.189021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65114.189021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12034.743056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58225.103650                       # average overall mshr miss latency
system.cpu.icache.replacements                   1963                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       231191                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231191                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2754                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165644999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165644999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       233945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       233945                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60147.058460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60147.058460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          823                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          823                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125735499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125735499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008254                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65114.189021                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65114.189021                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          288                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          288                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      3466006                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      3466006                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12034.743056                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12034.743056                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.266343                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              233410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2219                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.187021                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   220.972535                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    29.293807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.863174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.114429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.132812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            470109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           470109                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147831                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147841                       # number of overall hits
system.cpu.dcache.overall_hits::total          147841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21642                       # number of overall misses
system.cpu.dcache.overall_misses::total         21642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1376091327                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1376091327                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1376091327                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1376091327                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169483                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169483                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.127691                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.127691                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.127694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.127694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63590.172227                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63590.172227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63584.295675                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63584.295675                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8626                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               241                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.792531                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1118                       # number of writebacks
system.cpu.dcache.writebacks::total              1118                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6128                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6128                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6130                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    412684894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    412684894                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    412869394                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    412869394                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036169                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67344.140666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67344.140666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67352.266558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67352.266558                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5107                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1128839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1128839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.166368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63091.828750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63091.828750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12949                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    324185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    324185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.045962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65584.766336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65584.766336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    242802420                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    242802420                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67276.924356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67276.924356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84188487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84188487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80486.125239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80486.125239                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4449907                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4449907                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32013.719424                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32013.719424                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4310907                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4310907                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31013.719424                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31013.719424                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       292000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       292000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007168                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005376                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005376                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 67166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           835.115708                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155056                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.290491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.115708                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.815543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            347273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           347273                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    596824500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    596824500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
