Source Block: oh/elink/hdl/etx_protocol.v@143:159@HdlStmProcess
   reg tx_rd_wait_reg;   
   reg tx_io_wait_reg; 
   reg tx_burst_reg;
   //reg tx_burst;   
   //sample to align up witth tx_access   
   always @ (posedge clk) 
     begin
	tx_burst_reg      <= tx_burst_in & tx_access_reg;
	tx_rd_wait_reg    <= tx_rd_wait;
	tx_wr_wait_reg    <= tx_wr_wait;
	tx_io_wait_reg    <= tx_io_wait;
     end

   assign tx_burst  = tx_burst_reg & 
//		      tx_burst_in & 
		       ~(tx_wr_wait | tx_rd_wait);
     

Diff Content:
- 148    always @ (posedge clk) 
- 149      begin
- 150 	tx_burst_reg      <= tx_burst_in & tx_access_reg;
- 151 	tx_rd_wait_reg    <= tx_rd_wait;
- 152 	tx_wr_wait_reg    <= tx_wr_wait;
- 153 	tx_io_wait_reg    <= tx_io_wait;
- 154      end

Clone Blocks:
