/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.28
Hash     : 67fa7a4
Date     : Jul 14 2024
Type     : Engineering
Log Time   : Mon Jul 15 08:50:27 2024 GMT

[ 13:50:27 ] Analysis has started
[ 13:50:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/ram_style_attributes_logic/ram_true_dp_dc_512x32_logic/results_dir/ram_true_dp_dc_512x32_logic/run_1/synth_1_1/analysis/ram_true_dp_dc_512x32_logic_analyzer.cmd
[ 13:50:27 ] Duration: 111 ms. Max utilization: 44 MB
[ 13:50:27 ] Synthesize has started
[ 13:50:27 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/yosys -s ram_true_dp_dc_512x32_logic.ys -l ram_true_dp_dc_512x32_logic_synth.log
[ 13:50:27 ] Duration: 390 ms. Max utilization: 54 MB
