Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sun Nov 27 21:07:27 2016
| Host             : Georges-T460p running 64-bit major release  (build 9200)
| Command          : report_power -file noip_top_power_routed.rpt -pb noip_top_power_summary_routed.pb -rpx noip_top_power_routed.rpx
| Design           : noip_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.268 |
| Dynamic (W)              | 0.138 |
| Device Static (W)        | 0.130 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 81.9  |
| Junction Temperature (C) | 28.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.009 |       14 |       --- |             --- |
| Slice Logic    |     0.010 |    26437 |       --- |             --- |
|   LUT as Logic |     0.009 |    14936 |     53200 |           28.08 |
|   CARRY4       |     0.001 |     2429 |     13300 |           18.26 |
|   F7/F8 Muxes  |    <0.001 |      948 |     53200 |            1.78 |
|   Register     |    <0.001 |     5558 |    106400 |            5.22 |
|   Others       |     0.000 |      288 |       --- |             --- |
| Signals        |     0.026 |    24240 |       --- |             --- |
| Block RAM      |     0.002 |      129 |       140 |           92.14 |
| MMCM           |     0.085 |        1 |         4 |           25.00 |
| DSPs           |    <0.001 |        8 |       220 |            3.64 |
| I/O            |     0.005 |       35 |       200 |           17.50 |
| Static Power   |     0.130 |          |           |                 |
| Total          |     0.268 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.058 |       0.048 |      0.010 |
| Vccaux    |       1.800 |     0.066 |       0.047 |      0.019 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+---------------------------------+-----------------+
| Clock                 | Domain                          | Constraint (ns) |
+-----------------------+---------------------------------+-----------------+
| clk_24MHz_clk_wiz_0   | clkgen/inst/clk_24MHz_clk_wiz_0 |            41.7 |
| clk_24MHz_clk_wiz_0_1 | clkgen/inst/clk_24MHz_clk_wiz_0 |            41.7 |
| clk_25MHz_clk_wiz_0   | clkgen/inst/clk_25MHz_clk_wiz_0 |            40.0 |
| clk_25MHz_clk_wiz_0_1 | clkgen/inst/clk_25MHz_clk_wiz_0 |            40.0 |
| clk_50MHz_clk_wiz_0   | clkgen/inst/clk_50MHz_clk_wiz_0 |            20.0 |
| clk_50MHz_clk_wiz_0_1 | clkgen/inst/clk_50MHz_clk_wiz_0 |            20.0 |
| clk_5MHz_clk_wiz_0    | clkgen/inst/clk_5MHz_clk_wiz_0  |           200.0 |
| clk_5MHz_clk_wiz_0_1  | clkgen/inst/clk_5MHz_clk_wiz_0  |           200.0 |
| clkfbout_clk_wiz_0    | clkgen/inst/clkfbout_clk_wiz_0  |            10.0 |
| clkfbout_clk_wiz_0_1  | clkgen/inst/clkfbout_clk_wiz_0  |            10.0 |
| clock                 | sysclk                          |            10.0 |
| sysclk                | sysclk                          |            10.0 |
+-----------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| noip_top                                       |     0.138 |
|   clkgen                                       |     0.085 |
|     inst                                       |     0.085 |
|   clks                                         |    <0.001 |
|   deb                                          |    <0.001 |
|   disp                                         |     0.037 |
|     maxd_reg[0]                                |    <0.001 |
|     maxd_reg[1]                                |    <0.001 |
|     maxd_reg[4]                                |    <0.001 |
|   fifo_buffer                                  |     0.007 |
|     left                                       |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |     0.003 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|     right                                      |     0.003 |
|       U0                                       |     0.003 |
|         inst_blk_mem_gen                       |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                         |     0.003 |
|               bindec_a.bindec_inst_a           |     0.000 |
|               bindec_b.bindec_inst_b           |    <0.001 |
|               has_mux_b.B                      |     0.002 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|   resultant                                    |     0.002 |
|     U0                                         |     0.002 |
|       inst_blk_mem_gen                         |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.002 |
|           valid.cstr                           |     0.002 |
|             has_mux_b.B                        |    <0.001 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[10].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[11].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[12].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[13].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[14].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[15].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[16].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[17].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[18].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[19].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[20].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[21].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[22].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[23].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[24].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[25].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[26].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[27].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[28].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[29].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[2].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[30].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[31].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[32].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[33].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[34].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[35].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[36].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[37].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[38].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[39].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[3].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[40].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[41].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[42].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[43].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[44].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[45].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[46].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[47].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[48].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[49].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[4].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[50].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[51].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[52].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[53].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[54].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[55].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[56].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[57].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[58].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[59].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[5].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[60].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[61].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[62].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[63].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[64].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[65].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[66].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[67].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[68].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[69].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[6].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[70].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[71].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[72].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[73].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[74].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[7].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[8].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[9].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|   vga                                          |    <0.001 |
+------------------------------------------------+-----------+


