# do CPUDesign.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPUDesign
# 
# Top level modules:
# 	CPUDesign
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CPUDesign_vlg_vec_tst
# 
# Top level modules:
# 	CPUDesign_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.CPUDesign_vlg_vec_tst 
# Loading work.CPUDesign_vlg_vec_tst
# Loading work.CPUDesign
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform.vwf.vt(44): [TFMPC] - Too few port connections. Expected 7, found 3.
# 
#         Region: /CPUDesign_vlg_vec_tst/i1
# ** Warning: (vsim-3722) Waveform.vwf.vt(44): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(44): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(44): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) Waveform.vwf.vt(44): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) CPUDesign.vo(14921): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CPUDesign_vlg_vec_tst/i1/altera_internal_jtag
# ** Warning: (vsim-3722) CPUDesign.vo(14921): [TFMPC] - Missing connection for port 'ntrst'.
# 
# ** Warning: (vsim-3017) CPUDesign.vo(20211): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /CPUDesign_vlg_vec_tst/i1/\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT 
# ** Warning: (vsim-3722) CPUDesign.vo(20211): [TFMPC] - Missing connection for port 'pllen'.
# 
# ** Warning: (vsim-3017) CPUDesign.vo(20247): [TFMPC] - Too few port connections. Expected 24, found 23.
# 
#         Region: /CPUDesign_vlg_vec_tst/i1/\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL 
# ** Warning: (vsim-3722) CPUDesign.vo(20247): [TFMPC] - Missing connection for port 'vsspl'.
# 
# ** Warning: Design size of 106508 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 416 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 832 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = CPUDesign_vlg_vec_tst.i1.\pll_cpu_inst|pll_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 1248 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /CPUDesign_vlg_vec_tst
