 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Mon Mar 27 19:58:31 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Nets                                                                4
    Unloaded nets (LINT-2)                                          4
--------------------------------------------------------------------------------

Warning: In design 'writeback_controller', net 'delay_d3_n4' driven by pin 'delay_d3_U5/Y' has no loads. (LINT-2)
Warning: In design 'writeback_controller', net 'delay_d3_n3' driven by pin 'delay_d3_U3/Y' has no loads. (LINT-2)
Warning: In design 'writeback_controller', net 'delay_d2_n4' driven by pin 'delay_d2_U5/Y' has no loads. (LINT-2)
Warning: In design 'writeback_controller', net 'delay_d2_n3' driven by pin 'delay_d2_U3/Y' has no loads. (LINT-2)
1
 
****************************************
Report : area
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:31 2023
****************************************

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Number of ports:                           87
Number of nets:                           297
Number of cells:                          238
Number of combinational cells:            144
Number of sequential cells:                94
Number of macros/black boxes:               0
Number of buf/inv:                         39
Number of references:                      34

Combinational area:               1130.400034
Buf/Inv area:                      210.240008
Noncombinational area:            2810.879986
Macro/Black Box area:                0.000000
Net Interconnect area:           29120.149475

Total cell area:                  3941.280020
Total area:                      33061.429495
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:31 2023
****************************************


Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
writeback_controller   ibm13_wl10        typical


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
writeback_controller                      0.241    1.591 1.19e+05    1.833 100.0
1
 
****************************************
Report : design
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:31 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    typical (File: /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db)

Local Link Library:

    {typical.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : typical
    Library : typical
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   ibm13_wl10
Location       :   typical
Resistance     :   8.5e-08
Capacitance    :   0.00015
Area           :   0.7
Slope          :   66.667
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    66.67



Wire Loading Model Mode: segmented.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:31 2023
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U79                       CLKBUFX2TR      typical         5.760000  
U80                       CLKBUFX2TR      typical         5.760000  
U81                       NOR2X2TR        typical         7.200000  
U82                       INVX2TR         typical         4.320000  
U83                       NOR2BX4TR       typical         12.960000 
U84                       NOR2X1TR        typical         5.760000  
U85                       INVX2TR         typical         4.320000  
U86                       INVX1TR         typical         4.320000  
U87                       INVX1TR         typical         4.320000  
U88                       CLKBUFX2TR      typical         5.760000  
U89                       NOR2X6TR        typical         14.400000 
U90                       NAND2X6TR       typical         14.400000 
U91                       BUFX6TR         typical         11.520000 
U92                       NAND2X4TR       typical         11.520000 
U93                       NAND2X1TR       typical         5.760000  
U94                       INVX1TR         typical         4.320000  
U95                       OAI2BB1X1TR     typical         8.640000  
U96                       NOR2X4TR        typical         11.520000 
U97                       INVX1TR         typical         4.320000  
U98                       INVX1TR         typical         4.320000  
U99                       INVX1TR         typical         4.320000  
U100                      INVX1TR         typical         4.320000  
U101                      INVX1TR         typical         4.320000  
U102                      INVX1TR         typical         4.320000  
U103                      INVX1TR         typical         4.320000  
U104                      INVX1TR         typical         4.320000  
U105                      INVX1TR         typical         4.320000  
U106                      INVX1TR         typical         4.320000  
U107                      INVX1TR         typical         4.320000  
U108                      INVX1TR         typical         4.320000  
U109                      INVX1TR         typical         4.320000  
U110                      INVX1TR         typical         4.320000  
U111                      INVX1TR         typical         4.320000  
U112                      INVX1TR         typical         4.320000  
U113                      NAND2X2TR       typical         7.200000  
U114                      OAI2BB1X2TR     typical         11.520000 
U115                      CLKINVX3TR      typical         5.760000  
U117                      CLKINVX2TR      typical         4.320000  
U118                      OAI2BB1X1TR     typical         8.640000  
U119                      XNOR2X1TR       typical         11.520000 
U120                      INVX1TR         typical         4.320000  
U121                      CLKINVX1TR      typical         4.320000  
U122                      CLKINVX2TR      typical         4.320000  
U123                      NAND2X1TR       typical         5.760000  
U124                      OAI21X1TR       typical         7.200000  
U125                      NAND3BX1TR      typical         8.640000  
U126                      NOR2X8TR        typical         18.719999 
U127                      NAND2X1TR       typical         5.760000  
U128                      CLKBUFX3TR      typical         7.200000  
U129                      AOI22X1TR       typical         8.640000  
U130                      INVX4TR         typical         5.760000  
U131                      NAND2X2TR       typical         7.200000  
U132                      NOR2X1TR        typical         5.760000  
U133                      NAND2X2TR       typical         7.200000  
U134                      NAND2X2TR       typical         7.200000  
U135                      NAND2X2TR       typical         7.200000  
U136                      INVX6TR         typical         8.640000  
U137                      NAND2X1TR       typical         5.760000  
U138                      XOR2X1TR        typical         11.520000 
U139                      AOI22X1TR       typical         8.640000  
U140                      NAND2X2TR       typical         7.200000  
U141                      NAND2X1TR       typical         5.760000  
U142                      XNOR2X1TR       typical         11.520000 
U143                      AOI22X1TR       typical         8.640000  
U144                      NOR2X2TR        typical         7.200000  
U145                      NAND2X2TR       typical         7.200000  
U146                      NOR2X4TR        typical         11.520000 
U147                      NAND2X2TR       typical         7.200000  
U148                      NOR2X4TR        typical         11.520000 
U149                      AOI22X1TR       typical         8.640000  
U150                      OR2X2TR         typical         7.200000  
U151                      AOI22X1TR       typical         8.640000  
U152                      AOI22X1TR       typical         8.640000  
U153                      NAND2X1TR       typical         5.760000  
U154                      AOI22X1TR       typical         8.640000  
U155                      AOI22X1TR       typical         8.640000  
U156                      NAND2X1TR       typical         5.760000  
U157                      AOI22X1TR       typical         8.640000  
U158                      AOI22X1TR       typical         8.640000  
U159                      NAND2X1TR       typical         5.760000  
U160                      AOI22X1TR       typical         8.640000  
U161                      AOI22X1TR       typical         8.640000  
U162                      NAND2X1TR       typical         5.760000  
U163                      AOI22X1TR       typical         8.640000  
U164                      AOI22X1TR       typical         8.640000  
U165                      NAND2X1TR       typical         5.760000  
U166                      AOI22X1TR       typical         8.640000  
U167                      AOI22X1TR       typical         8.640000  
U168                      NAND2X1TR       typical         5.760000  
U169                      AOI22X1TR       typical         8.640000  
U170                      AOI22X1TR       typical         8.640000  
U171                      NAND2X1TR       typical         5.760000  
U172                      AOI22X1TR       typical         8.640000  
U173                      AOI22X1TR       typical         8.640000  
U174                      NAND2X1TR       typical         5.760000  
U175                      CLKBUFX2TR      typical         5.760000  
U176                      CLKBUFX2TR      typical         5.760000  
U177                      NAND3BX1TR      typical         8.640000  
U178                      NAND3BX1TR      typical         8.640000  
U179                      NAND3BX1TR      typical         8.640000  
U180                      XNOR2X1TR       typical         11.520000 
U181                      AOI22X1TR       typical         8.640000  
U182                      OAI2BB1X1TR     typical         8.640000  
U183                      XNOR2X1TR       typical         11.520000 
U184                      AOI22X1TR       typical         8.640000  
U185                      OAI2BB1X1TR     typical         8.640000  
U186                      NAND2X1TR       typical         5.760000  
U187                      XOR2X1TR        typical         11.520000 
U188                      AOI22X1TR       typical         8.640000  
U189                      OAI2BB1X1TR     typical         8.640000  
U190                      XOR2X1TR        typical         11.520000 
U191                      AOI22X1TR       typical         8.640000  
U192                      OAI2BB1X1TR     typical         8.640000  
U193                      NOR2X1TR        typical         5.760000  
U194                      XNOR2X1TR       typical         11.520000 
U195                      AOI22X1TR       typical         8.640000  
U196                      OAI2BB1X1TR     typical         8.640000  
U197                      NOR2X2TR        typical         7.200000  
U198                      XNOR2X1TR       typical         11.520000 
U199                      AOI22X1TR       typical         8.640000  
U200                      OAI2BB1X1TR     typical         8.640000  
U201                      NAND2X1TR       typical         5.760000  
U202                      XOR2X1TR        typical         11.520000 
U203                      AOI22X1TR       typical         8.640000  
U204                      OAI2BB1X1TR     typical         8.640000  
U205                      XNOR2X1TR       typical         11.520000 
U206                      AOI22X1TR       typical         8.640000  
U207                      OAI2BB1X1TR     typical         8.640000  
U208                      XOR2X1TR        typical         11.520000 
U209                      AOI22X1TR       typical         8.640000  
U210                      OAI2BB1X1TR     typical         8.640000  
U211                      XOR2X1TR        typical         11.520000 
U212                      AOI22X1TR       typical         8.640000  
U213                      OAI2BB1X1TR     typical         8.640000  
U214                      XNOR2X1TR       typical         11.520000 
U215                      AOI22X1TR       typical         8.640000  
U216                      OAI2BB1X1TR     typical         8.640000  
U217                      XOR2X1TR        typical         11.520000 
U218                      AOI22X1TR       typical         8.640000  
U219                      OAI2BB1X1TR     typical         8.640000  
clk_r_REG0_S1             DFFHQX2TR       typical         31.680000 n
clk_r_REG1_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG2_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG3_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG4_S2             DFFQX4TR        typical         27.360001 n
clk_r_REG5_S2             DFFQX1TR        typical         24.480000 n
clk_r_REG6_S2             DFFQX4TR        typical         27.360001 n
clk_r_REG7_S2             DFFQX4TR        typical         27.360001 n
clk_r_REG8_S2             DFFQX4TR        typical         27.360001 n
clk_r_REG9_S2             DFFHQX2TR       typical         31.680000 n
clk_r_REG10_S2            DFFHQX2TR       typical         31.680000 n
clk_r_REG11_S2            DFFHQX2TR       typical         31.680000 n
clk_r_REG12_S2            DFFHQX2TR       typical         31.680000 n
clk_r_REG13_S2            DFFQX4TR        typical         27.360001 n
clk_r_REG14_S2            DFFQX4TR        typical         27.360001 n
clk_r_REG15_S2            DFFHQX2TR       typical         31.680000 n
clk_r_REG16_S1_IP         DFFTRX1TR       typical         30.240000 n
clk_r_REG17_S2_IP         DFFTRX1TR       typical         30.240000 n
clk_r_REG18_S3_IP         DFFTRX1TR       typical         30.240000 n
clk_r_REG19_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG20_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG21_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG22_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG23_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG24_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG25_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG26_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG27_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG28_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG29_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG30_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG31_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG32_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG33_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG34_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG35_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG36_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG37_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG38_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG39_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG40_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG41_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG42_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG43_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG44_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG45_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG46_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG47_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG48_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG49_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG50_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG51_S1_IP         DFFTRX1TR       typical         30.240000 n
clk_r_REG52_S2_IP         DFFTRX1TR       typical         30.240000 n
clk_r_REG53_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG54_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG55_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG56_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG57_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG58_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG59_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG60_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG61_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG62_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG63_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG64_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG65_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG66_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG67_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG68_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG69_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG70_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG71_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG72_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG73_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG74_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG75_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG76_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG77_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG78_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG79_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG80_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG81_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG82_S2            DFFTRX1TR       typical         30.240000 n
clk_r_REG83_S3            DFFTRX1TR       typical         30.240000 n
clk_r_REG84_S4            DFFTRX1TR       typical         30.240000 n
clk_r_REG85_S1_IP         DFFTRX2TR       typical         30.240000 n
clk_r_REG86_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG87_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG88_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG89_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG90_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG91_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG92_S1            DFFTRX1TR       typical         30.240000 n
clk_r_REG93_S1            DFFTRX1TR       typical         30.240000 n
delay_d2_U3               CLKBUFX4TR      typical         8.640000  d
delay_d2_U5               CLKBUFX4TR      typical         8.640000  d
delay_d3_U3               CLKBUFX4TR      typical         8.640000  d
delay_d3_U5               CLKBUFX4TR      typical         8.640000  d
--------------------------------------------------------------------------------
Total 238 cells                                           3941.280020
1
 
****************************************
Report : port
        -verbose
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:31 2023
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
DRAM_wbegin_sft[0]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[1]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[2]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[3]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[4]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[5]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[6]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[7]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[8]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[9]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[10]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[11]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[12]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[13]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[14]
               in      0.0000   0.0000    1.02    0.17   --         
DRAM_wbegin_sft[15]
               in      0.0000   0.0000    1.02    0.17   --         
clk            in      0.0000   0.0000    1.02    0.17   --         d
pk_out_0__PE_state__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__PE_state__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__PE_state__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__3_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__4_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__5_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__6_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_0__data__7_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__PE_state__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__PE_state__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__PE_state__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__3_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__4_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__5_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__6_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_1__data__7_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__PE_state__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__PE_state__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__PE_state__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__3_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__4_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__5_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__6_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_2__data__7_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__PE_state__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__PE_state__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__PE_state__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__0_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__1_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__2_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__3_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__4_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__5_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__6_
               in      0.0000   0.0000    1.02    0.17   --         
pk_out_3__data__7_
               in      0.0000   0.0000    1.02    0.17   --         
reset          in      0.0000   0.0000    1.02    0.17   --         
DRAM_in3_Addr__0_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__1_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__2_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__3_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__4_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__5_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__6_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__7_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__8_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__9_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__10_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__11_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__12_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__13_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__14_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Addr__15_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__0_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__1_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__2_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__3_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__4_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__5_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__6_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_Data__7_
               out     0.0100   0.0000   --      --      --         
DRAM_in3_WEN_  out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
DRAM_wbegin_sft[0]
                   1      --              --              --        -- 
DRAM_wbegin_sft[1]
                   1      --              --              --        -- 
DRAM_wbegin_sft[2]
                   1      --              --              --        -- 
DRAM_wbegin_sft[3]
                   1      --              --              --        -- 
DRAM_wbegin_sft[4]
                   1      --              --              --        -- 
DRAM_wbegin_sft[5]
                   1      --              --              --        -- 
DRAM_wbegin_sft[6]
                   1      --              --              --        -- 
DRAM_wbegin_sft[7]
                   1      --              --              --        -- 
DRAM_wbegin_sft[8]
                   1      --              --              --        -- 
DRAM_wbegin_sft[9]
                   1      --              --              --        -- 
DRAM_wbegin_sft[10]
                   1      --              --              --        -- 
DRAM_wbegin_sft[11]
                   1      --              --              --        -- 
DRAM_wbegin_sft[12]
                   1      --              --              --        -- 
DRAM_wbegin_sft[13]
                   1      --              --              --        -- 
DRAM_wbegin_sft[14]
                   1      --              --              --        -- 
DRAM_wbegin_sft[15]
                   1      --              --              --        -- 
clk                1      --              --              --        -- 
pk_out_0__PE_state__0_
                   1      --              --              --        -- 
pk_out_0__PE_state__1_
                   1      --              --              --        -- 
pk_out_0__PE_state__2_
                   1      --              --              --        -- 
pk_out_0__data__0_
                   1      --              --              --        -- 
pk_out_0__data__1_
                   1      --              --              --        -- 
pk_out_0__data__2_
                   1      --              --              --        -- 
pk_out_0__data__3_
                   1      --              --              --        -- 
pk_out_0__data__4_
                   1      --              --              --        -- 
pk_out_0__data__5_
                   1      --              --              --        -- 
pk_out_0__data__6_
                   1      --              --              --        -- 
pk_out_0__data__7_
                   1      --              --              --        -- 
pk_out_1__PE_state__0_
                   1      --              --              --        -- 
pk_out_1__PE_state__1_
                   1      --              --              --        -- 
pk_out_1__PE_state__2_
                   1      --              --              --        -- 
pk_out_1__data__0_
                   1      --              --              --        -- 
pk_out_1__data__1_
                   1      --              --              --        -- 
pk_out_1__data__2_
                   1      --              --              --        -- 
pk_out_1__data__3_
                   1      --              --              --        -- 
pk_out_1__data__4_
                   1      --              --              --        -- 
pk_out_1__data__5_
                   1      --              --              --        -- 
pk_out_1__data__6_
                   1      --              --              --        -- 
pk_out_1__data__7_
                   1      --              --              --        -- 
pk_out_2__PE_state__0_
                   1      --              --              --        -- 
pk_out_2__PE_state__1_
                   1      --              --              --        -- 
pk_out_2__PE_state__2_
                   1      --              --              --        -- 
pk_out_2__data__0_
                   1      --              --              --        -- 
pk_out_2__data__1_
                   1      --              --              --        -- 
pk_out_2__data__2_
                   1      --              --              --        -- 
pk_out_2__data__3_
                   1      --              --              --        -- 
pk_out_2__data__4_
                   1      --              --              --        -- 
pk_out_2__data__5_
                   1      --              --              --        -- 
pk_out_2__data__6_
                   1      --              --              --        -- 
pk_out_2__data__7_
                   1      --              --              --        -- 
pk_out_3__PE_state__0_
                   1      --              --              --        -- 
pk_out_3__PE_state__1_
                   1      --              --              --        -- 
pk_out_3__PE_state__2_
                   1      --              --              --        -- 
pk_out_3__data__0_
                   1      --              --              --        -- 
pk_out_3__data__1_
                   1      --              --              --        -- 
pk_out_3__data__2_
                   1      --              --              --        -- 
pk_out_3__data__3_
                   1      --              --              --        -- 
pk_out_3__data__4_
                   1      --              --              --        -- 
pk_out_3__data__5_
                   1      --              --              --        -- 
pk_out_3__data__6_
                   1      --              --              --        -- 
pk_out_3__data__7_
                   1      --              --              --        -- 
reset              1      --              --              --        -- 
DRAM_in3_Addr__0_
                   1      --              --              --        -- 
DRAM_in3_Addr__1_
                   1      --              --              --        -- 
DRAM_in3_Addr__2_
                   1      --              --              --        -- 
DRAM_in3_Addr__3_
                   1      --              --              --        -- 
DRAM_in3_Addr__4_
                   1      --              --              --        -- 
DRAM_in3_Addr__5_
                   1      --              --              --        -- 
DRAM_in3_Addr__6_
                   1      --              --              --        -- 
DRAM_in3_Addr__7_
                   1      --              --              --        -- 
DRAM_in3_Addr__8_
                   1      --              --              --        -- 
DRAM_in3_Addr__9_
                   1      --              --              --        -- 
DRAM_in3_Addr__10_
                   1      --              --              --        -- 
DRAM_in3_Addr__11_
                   1      --              --              --        -- 
DRAM_in3_Addr__12_
                   1      --              --              --        -- 
DRAM_in3_Addr__13_
                   1      --              --              --        -- 
DRAM_in3_Addr__14_
                   1      --              --              --        -- 
DRAM_in3_Addr__15_
                   1      --              --              --        -- 
DRAM_in3_Data__0_
                   1      --              --              --        -- 
DRAM_in3_Data__1_
                   1      --              --              --        -- 
DRAM_in3_Data__2_
                   1      --              --              --        -- 
DRAM_in3_Data__3_
                   1      --              --              --        -- 
DRAM_in3_Data__4_
                   1      --              --              --        -- 
DRAM_in3_Data__5_
                   1      --              --              --        -- 
DRAM_in3_Data__6_
                   1      --              --              --        -- 
DRAM_in3_Data__7_
                   1      --              --              --        -- 
DRAM_in3_WEN_      1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
DRAM_wbegin_sft[0]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[1]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[2]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[3]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[4]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[5]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[6]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[7]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[8]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[9]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[10]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[11]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[12]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[13]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[14]
              0.10    0.10    0.10    0.10  clk       --    
DRAM_wbegin_sft[15]
              0.10    0.10    0.10    0.10  clk       --    
clk           --      --      --      --      --      -- 
pk_out_0__PE_state__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__PE_state__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__PE_state__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__3_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__4_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__5_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__6_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_0__data__7_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__PE_state__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__PE_state__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__PE_state__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__3_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__4_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__5_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__6_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_1__data__7_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__PE_state__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__PE_state__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__PE_state__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__3_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__4_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__5_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__6_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_2__data__7_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__PE_state__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__PE_state__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__PE_state__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__0_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__1_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__2_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__3_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__4_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__5_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__6_
              0.10    0.10    0.10    0.10  clk       --    
pk_out_3__data__7_
              0.10    0.10    0.10    0.10  clk       --    
reset         0.10    0.10    0.10    0.10  clk       --    


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
DRAM_wbegin_sft[0]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[1]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[2]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[3]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[4]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[5]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[6]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[7]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[8]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[9]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[10]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[11]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[12]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[13]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[14]
             INVX2TR            INVX2TR              -- /  --     
DRAM_wbegin_sft[15]
             INVX2TR            INVX2TR              -- /  --     
clk          INVX2TR            INVX2TR              -- /  --     
pk_out_0__PE_state__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__PE_state__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__PE_state__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__3_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__4_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__5_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__6_
             INVX2TR            INVX2TR              -- /  --     
pk_out_0__data__7_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__PE_state__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__PE_state__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__PE_state__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__3_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__4_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__5_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__6_
             INVX2TR            INVX2TR              -- /  --     
pk_out_1__data__7_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__PE_state__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__PE_state__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__PE_state__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__3_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__4_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__5_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__6_
             INVX2TR            INVX2TR              -- /  --     
pk_out_2__data__7_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__PE_state__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__PE_state__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__PE_state__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__0_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__1_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__2_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__3_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__4_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__5_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__6_
             INVX2TR            INVX2TR              -- /  --     
pk_out_3__data__7_
             INVX2TR            INVX2TR              -- /  --     
reset        INVX2TR            INVX2TR              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
DRAM_wbegin_sft[0]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[1]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[2]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[3]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[4]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[5]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[6]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[7]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[8]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[9]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[10]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[11]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[12]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[13]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[14]
              --      --     --      --     --      --     --     --        -- 
DRAM_wbegin_sft[15]
              --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
pk_out_0__PE_state__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__PE_state__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__PE_state__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__3_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__4_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__5_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__6_
              --      --     --      --     --      --     --     --        -- 
pk_out_0__data__7_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__PE_state__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__PE_state__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__PE_state__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__3_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__4_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__5_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__6_
              --      --     --      --     --      --     --     --        -- 
pk_out_1__data__7_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__PE_state__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__PE_state__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__PE_state__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__3_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__4_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__5_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__6_
              --      --     --      --     --      --     --     --        -- 
pk_out_2__data__7_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__PE_state__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__PE_state__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__PE_state__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__0_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__1_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__2_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__3_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__4_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__5_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__6_
              --      --     --      --     --      --     --     --        -- 
pk_out_3__data__7_
              --      --     --      --     --      --     --     --        -- 
reset         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
DRAM_wbegin_sft[0]
              --      --      --      -- 
DRAM_wbegin_sft[1]
              --      --      --      -- 
DRAM_wbegin_sft[2]
              --      --      --      -- 
DRAM_wbegin_sft[3]
              --      --      --      -- 
DRAM_wbegin_sft[4]
              --      --      --      -- 
DRAM_wbegin_sft[5]
              --      --      --      -- 
DRAM_wbegin_sft[6]
              --      --      --      -- 
DRAM_wbegin_sft[7]
              --      --      --      -- 
DRAM_wbegin_sft[8]
              --      --      --      -- 
DRAM_wbegin_sft[9]
              --      --      --      -- 
DRAM_wbegin_sft[10]
              --      --      --      -- 
DRAM_wbegin_sft[11]
              --      --      --      -- 
DRAM_wbegin_sft[12]
              --      --      --      -- 
DRAM_wbegin_sft[13]
              --      --      --      -- 
DRAM_wbegin_sft[14]
              --      --      --      -- 
DRAM_wbegin_sft[15]
              --      --      --      -- 
clk           --      --      --      -- 
pk_out_0__PE_state__0_
              --      --      --      -- 
pk_out_0__PE_state__1_
              --      --      --      -- 
pk_out_0__PE_state__2_
              --      --      --      -- 
pk_out_0__data__0_
              --      --      --      -- 
pk_out_0__data__1_
              --      --      --      -- 
pk_out_0__data__2_
              --      --      --      -- 
pk_out_0__data__3_
              --      --      --      -- 
pk_out_0__data__4_
              --      --      --      -- 
pk_out_0__data__5_
              --      --      --      -- 
pk_out_0__data__6_
              --      --      --      -- 
pk_out_0__data__7_
              --      --      --      -- 
pk_out_1__PE_state__0_
              --      --      --      -- 
pk_out_1__PE_state__1_
              --      --      --      -- 
pk_out_1__PE_state__2_
              --      --      --      -- 
pk_out_1__data__0_
              --      --      --      -- 
pk_out_1__data__1_
              --      --      --      -- 
pk_out_1__data__2_
              --      --      --      -- 
pk_out_1__data__3_
              --      --      --      -- 
pk_out_1__data__4_
              --      --      --      -- 
pk_out_1__data__5_
              --      --      --      -- 
pk_out_1__data__6_
              --      --      --      -- 
pk_out_1__data__7_
              --      --      --      -- 
pk_out_2__PE_state__0_
              --      --      --      -- 
pk_out_2__PE_state__1_
              --      --      --      -- 
pk_out_2__PE_state__2_
              --      --      --      -- 
pk_out_2__data__0_
              --      --      --      -- 
pk_out_2__data__1_
              --      --      --      -- 
pk_out_2__data__2_
              --      --      --      -- 
pk_out_2__data__3_
              --      --      --      -- 
pk_out_2__data__4_
              --      --      --      -- 
pk_out_2__data__5_
              --      --      --      -- 
pk_out_2__data__6_
              --      --      --      -- 
pk_out_2__data__7_
              --      --      --      -- 
pk_out_3__PE_state__0_
              --      --      --      -- 
pk_out_3__PE_state__1_
              --      --      --      -- 
pk_out_3__PE_state__2_
              --      --      --      -- 
pk_out_3__data__0_
              --      --      --      -- 
pk_out_3__data__1_
              --      --      --      -- 
pk_out_3__data__2_
              --      --      --      -- 
pk_out_3__data__3_
              --      --      --      -- 
pk_out_3__data__4_
              --      --      --      -- 
pk_out_3__data__5_
              --      --      --      -- 
pk_out_3__data__6_
              --      --      --      -- 
pk_out_3__data__7_
              --      --      --      -- 
reset         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
DRAM_in3_Addr__0_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__1_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__2_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__3_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__4_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__5_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__6_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__7_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__8_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__9_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__10_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__11_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__12_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__13_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__14_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Addr__15_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__0_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__1_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__2_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__3_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__4_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__5_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__6_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_Data__7_
              0.10    0.10    0.10    0.10  clk       0.00  
DRAM_in3_WEN_
              0.10    0.10    0.10    0.10  clk       0.00  

1
 
****************************************
Report : compile_options
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:32 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
writeback_controller                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled
                                         multibit_options
                                           optimization_mode    non_timing_driven
                                           minimum_width        2
                                           exclude_registers_with_timing_exceptions false
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:32 2023
****************************************


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : writeback_controller
Version: T-2022.03-SP3
Date   : Mon Mar 27 19:58:32 2023
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: segmented

  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__7_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U161/Y (AOI22X1TR)                       0.10       1.11 f
  U162/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__7_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__6_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U158/Y (AOI22X1TR)                       0.10       1.11 f
  U159/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__6_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__5_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U155/Y (AOI22X1TR)                       0.10       1.11 f
  U156/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__5_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__4_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U173/Y (AOI22X1TR)                       0.10       1.11 f
  U174/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__4_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U152/Y (AOI22X1TR)                       0.10       1.11 f
  U153/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__3_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U170/Y (AOI22X1TR)                       0.10       1.11 f
  U171/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__2_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U164/Y (AOI22X1TR)                       0.10       1.11 f
  U165/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__1_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 r
  pk_out_0__PE_state__2_ (in)              0.03       0.13 r
  U125/Y (NAND3BX1TR)                      0.25       0.38 r
  U85/Y (INVX2TR)                          0.25       0.63 f
  U84/Y (NOR2X1TR)                         0.22       0.85 r
  U91/Y (BUFX6TR)                          0.16       1.01 r
  U167/Y (AOI22X1TR)                       0.10       1.11 f
  U168/Y (NAND2X1TR)                       0.19       1.30 r
  DRAM_in3_Data__0_ (out)                  0.00       1.30 r
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG1_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG12_S2/CK (DFFHQX2TR)            0.00       0.00 r
  clk_r_REG12_S2/Q (DFFHQX2TR)             0.28       0.28 r
  U131/Y (NAND2X2TR)                       0.10       0.38 f
  U132/Y (NOR2X1TR)                        0.18       0.56 r
  U135/Y (NAND2X2TR)                       0.12       0.68 f
  U146/Y (NOR2X4TR)                        0.12       0.80 r
  U147/Y (NAND2X2TR)                       0.09       0.89 f
  U148/Y (NOR2X4TR)                        0.09       0.98 r
  U119/Y (XNOR2X1TR)                       0.14       1.12 r
  U118/Y (OAI2BB1X1TR)                     0.17       1.29 r
  clk_r_REG1_S2/D (DFFQX1TR)               0.00       1.29 r
  data arrival time                                   1.29

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG1_S2/CK (DFFQX1TR)              0.00       1.40 r
  library setup time                      -0.11       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__7_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U161/Y (AOI22X1TR)                       0.19       1.17 r
  U162/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__7_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__6_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U158/Y (AOI22X1TR)                       0.19       1.17 r
  U159/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__6_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__5_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U155/Y (AOI22X1TR)                       0.19       1.17 r
  U156/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__5_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__4_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U173/Y (AOI22X1TR)                       0.19       1.17 r
  U174/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__4_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__3_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U152/Y (AOI22X1TR)                       0.19       1.17 r
  U153/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__3_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__2_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U170/Y (AOI22X1TR)                       0.19       1.17 r
  U171/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__2_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__1_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U164/Y (AOI22X1TR)                       0.19       1.17 r
  U165/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__1_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pk_out_0__PE_state__2_
              (input port clocked by clk)
  Endpoint: DRAM_in3_Data__0_
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.10       0.10 f
  pk_out_0__PE_state__2_ (in)              0.01       0.11 f
  U125/Y (NAND3BX1TR)                      0.22       0.33 f
  U85/Y (INVX2TR)                          0.38       0.71 r
  U84/Y (NOR2X1TR)                         0.12       0.83 f
  U91/Y (BUFX6TR)                          0.15       0.98 f
  U167/Y (AOI22X1TR)                       0.19       1.17 r
  U168/Y (NAND2X1TR)                       0.12       1.30 f
  DRAM_in3_Data__0_ (out)                  0.00       1.30 f
  data arrival time                                   1.30

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  output external delay                   -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.30
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: clk_r_REG12_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG6_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG12_S2/CK (DFFHQX2TR)            0.00       0.00 r
  clk_r_REG12_S2/Q (DFFHQX2TR)             0.28       0.28 r
  U131/Y (NAND2X2TR)                       0.10       0.38 f
  U132/Y (NOR2X1TR)                        0.18       0.56 r
  U135/Y (NAND2X2TR)                       0.12       0.68 f
  U136/Y (INVX6TR)                         0.10       0.78 r
  U141/Y (NAND2X1TR)                       0.12       0.90 f
  U81/Y (NOR2X2TR)                         0.12       1.02 r
  U142/Y (XNOR2X1TR)                       0.15       1.17 r
  U114/Y (OAI2BB1X2TR)                     0.12       1.29 r
  clk_r_REG6_S2/D (DFFQX4TR)               0.00       1.29 r
  data arrival time                                   1.29

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG6_S2/CK (DFFQX4TR)              0.00       1.40 r
  library setup time                      -0.10       1.30
  data required time                                  1.30
  -----------------------------------------------------------
  data required time                                  1.30
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: clk_r_REG9_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG1_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG9_S2/CK (DFFHQX2TR)             0.00       0.00 r
  clk_r_REG9_S2/Q (DFFHQX2TR)              0.28       0.28 r
  U131/Y (NAND2X2TR)                       0.10       0.38 f
  U132/Y (NOR2X1TR)                        0.18       0.56 r
  U135/Y (NAND2X2TR)                       0.12       0.68 f
  U146/Y (NOR2X4TR)                        0.12       0.80 r
  U147/Y (NAND2X2TR)                       0.09       0.89 f
  U148/Y (NOR2X4TR)                        0.09       0.98 r
  U119/Y (XNOR2X1TR)                       0.14       1.11 r
  U118/Y (OAI2BB1X1TR)                     0.17       1.28 r
  clk_r_REG1_S2/D (DFFQX1TR)               0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG1_S2/CK (DFFQX1TR)              0.00       1.40 r
  library setup time                      -0.11       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: clk_r_REG11_S2
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG1_S2
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  writeback_controller
                     ibm13_wl10            typical

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG11_S2/CK (DFFHQX2TR)            0.00       0.00 r
  clk_r_REG11_S2/Q (DFFHQX2TR)             0.31       0.31 r
  U113/Y (NAND2X2TR)                       0.07       0.38 f
  U132/Y (NOR2X1TR)                        0.18       0.55 r
  U135/Y (NAND2X2TR)                       0.12       0.68 f
  U146/Y (NOR2X4TR)                        0.12       0.80 r
  U147/Y (NAND2X2TR)                       0.09       0.89 f
  U148/Y (NOR2X4TR)                        0.09       0.98 r
  U119/Y (XNOR2X1TR)                       0.14       1.11 r
  U118/Y (OAI2BB1X1TR)                     0.17       1.28 r
  clk_r_REG1_S2/D (DFFQX1TR)               0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                    1.50       1.50
  clock network delay (ideal)              0.00       1.50
  clock uncertainty                       -0.10       1.40
  clk_r_REG1_S2/CK (DFFQX1TR)              0.00       1.40 r
  library setup time                      -0.11       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
