QuestaSim-64 vcover 2021.2_1 Coverage Utility 2021.05 May 15 2021
Start time: 21:00:39 on May 25,2025
vcover report -details -all apb_uart_coverage.ucdb 
Coverage Report by instance with details

=================================================================================
=== Instance: /testbench/APB
=== Design Unit: work.apb_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        174        83        91    47.70%

================================Toggle Details================================

Toggle Coverage for instance /testbench/APB --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                       paddr[11-5]           0           0                                0.00 
                                        paddr[4-2]           1           1                              100.00 
                                        paddr[1-0]           0           0                                0.00 
                                           penable           1           1                              100.00 
                                      prdata[31-5]           0           0                                0.00 
                                         prdata[4]           0           1                               50.00 
                                       prdata[3-1]           0           0                                0.00 
                                         prdata[0]           0           1                               50.00 
                                            pready           1           1                              100.00 
                                          preset_n           0           1                               50.00 
                                              psel           1           1                              100.00 
                                           pslverr           0           0                                0.00 
                                        pstrb[3-0]           0           0                                0.00 
                                      pwdata[31-0]           1           1                              100.00 
                                            pwrite           1           1                              100.00 

Total Node Count     =         87 
Toggled Node Count   =         40 
Untoggled Node Count =         47 

Toggle Coverage      =      47.70% (83 of 174 bins)

=================================================================================
=== Instance: /testbench/RX_UART
=== Design Unit: work.serial_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         6         4    60.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/RX_UART --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                         handshake           0           0                                0.00 
                                             sdata           0           0                                0.00 
                                           tick_rx           1           1                              100.00 
                                           tick_tx           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          3 
Untoggled Node Count =          2 

Toggle Coverage      =      60.00% (6 of 10 bins)

=================================================================================
=== Instance: /testbench/TX_UART
=== Design Unit: work.serial_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         8         2    80.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/TX_UART --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                         handshake           0           0                                0.00 
                                             sdata           1           1                              100.00 
                                           tick_rx           1           1                              100.00 
                                           tick_tx           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      80.00% (8 of 10 bins)

=================================================================================
=== Instance: /testbench/IRQ
=== Design Unit: work.interrupt_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          6         4         2    66.66%

================================Toggle Details================================

Toggle Coverage for instance /testbench/IRQ --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            baud_o           1           1                              100.00 
                                               clk           1           1                              100.00 
                                               irq           0           0                                0.00 

Total Node Count     =          3 
Toggled Node Count   =          2 
Untoggled Node Count =          1 

Toggle Coverage      =      66.66% (4 of 6 bins)

=================================================================================
=== Instance: /testbench/DUT/apb_slave_inst/apb_controller_inst
=== Design Unit: work.apb_controller
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/apb_slave_inst/apb_controller_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/apb/apb_controller.sv
------------------------------------IF Branch------------------------------------
    23                                       995     Count coming in to IF
    23              1                          2     
    25              1                        993     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    32                                      1186     Count coming in to CASE
    33              1                        225     
    39              1                        576     
    45              1                        192     
    48              1                        192     
    55              1                          1     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                       225     Count coming in to IF
    34              1                        192     
                                              33     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                       576     Count coming in to IF
    40              1                        192     
    41              1                        384     
    42              1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    49                                       192     Count coming in to IF
    49              1                        192     
    51              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    64                                       962     Count coming in to CASE
    65              1                        193     
    69              1                        384     
    72              1                        192     
    75              1                        192     
                                               1     All False Count
Branch totals: 5 hits of 5 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/apb_slave_inst/apb_controller_inst --

  File ../../hdl/apb/apb_controller.sv
----------------Focused Condition View-------------------
Line       34 Item    1  (psel_i & ~penable_i)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      psel_i         Y
   penable_i         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  psel_i_0              ~penable_i                    
  Row   2:          1  psel_i_1              ~penable_i                    
  Row   3:          1  penable_i_0           psel_i                        
  Row   4:    ***0***  penable_i_1           psel_i                        


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         0         2     0.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/apb_slave_inst/apb_controller_inst --

  File ../../hdl/apb/apb_controller.sv
----------------Focused Expression View-----------------
Line       13 Item    1  (addr_err_i & pready_o)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  addr_err_i         N  '_1' not hit             Hit '_1'
    pready_o         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  addr_err_i_0          pready_o                      
  Row   2:    ***0***  addr_err_i_1          pready_o                      
  Row   3:    ***0***  pready_o_0            addr_err_i                    
  Row   4:    ***0***  pready_o_1            addr_err_i                    


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       4         4         0   100.00%
    FSM Transitions                  7         5         2    71.42%

================================FSM Details================================

FSM Coverage for instance /testbench/DUT/apb_slave_inst/apb_controller_inst --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  33                IDLE                   0
  39               SETUP                   1
  45               WAIT_                   2
  48              ACCESS                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 227          
                   SETUP                 384          
                   WAIT_                 192          
                  ACCESS                 192          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  35                   0                 192          IDLE -> SETUP                 
  41                   1                 192          SETUP -> WAIT_                
  40                   2                 192          SETUP -> IDLE                 
  46                   3                 192          WAIT_ -> ACCESS               
  50                   6                 192          ACCESS -> SETUP               
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  24                   4          WAIT_ -> IDLE       
  52                   5          ACCESS -> IDLE      


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         4         0   100.00%
        FSM Transitions              7         5         2    71.42%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        17         2    89.47%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/apb_slave_inst/apb_controller_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/apb/apb_controller.sv
    13              1                        387     
    22              1                        995     
    24              1                          2     
    26              1                        993     
    30              1                       1186     
    31              1                       1186     
    35              1                        192     
    40              1                        192     
    41              1                        384     
    42              1                    ***0***     
    46              1                        192     
    50              1                        192     
    52              1                    ***0***     
    55              1                          1     
    60              1                        962     
    61              1                        962     
    62              1                        962     
    73              1                        192     
    76              1                        192     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         24        17         7    70.83%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/apb_slave_inst/apb_controller_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          act_en_o           1           1                              100.00 
                                        addr_err_i           0           0                                0.00 
                                               clk           1           1                              100.00 
                                     current_state               ENUM type       Value       Count 
                                                                      IDLE           1      100.00 
                                                                     SETUP           1      100.00 
                                                                     WAIT_           1      100.00 
                                                                    ACCESS           1      100.00 
                                        next_state               ENUM type       Value       Count 
                                                                      IDLE         769      100.00 
                                                                     SETUP         192      100.00 
                                                                     WAIT_           0        0.00 
                                                                    ACCESS           0        0.00 
                                         penable_i           1           1                              100.00 
                                          pready_o           1           1                              100.00 
                                            psel_i           1           1                              100.00 
                                         pslverr_o           0           0                                0.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =         16 
Toggled Node Count   =         11 
Untoggled Node Count =          5 

Toggle Coverage      =      70.83% (17 of 24 bins)

=================================================================================
=== Instance: /testbench/DUT/apb_slave_inst/register_file_inst
=== Design Unit: work.register_file
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        72        28        44    38.88%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/apb_slave_inst/register_file_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/apb/register_file.sv
------------------------------------IF Branch------------------------------------
    31                                       678     Count coming in to IF
    31              1                          2     
    40              1                        676     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                       676     Count coming in to IF
    42              1                         32     
                                             644     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                       676     Count coming in to IF
    45              1                        160     
    95              1                         32     
                                             484     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    46                                       160     Count coming in to CASE
    47              1                         32     
    56              1                         32     
    63              1                         64     
    71              1                         32     
    79              1                    ***0***     
    86              1                    ***0***     
    92              1                    ***0***     
Branch totals: 4 hits of 7 branches = 57.14%

------------------------------------IF Branch------------------------------------
    48                                        32     Count coming in to IF
    48              1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                        32     Count coming in to IF
    49              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                        32     Count coming in to IF
    50              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                        32     Count coming in to IF
    51              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                        32     Count coming in to IF
    57              1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                        32     Count coming in to IF
    58              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                        32     Count coming in to IF
    59              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                        32     Count coming in to IF
    60              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                        64     Count coming in to IF
    64              1                         64     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    65                                        64     Count coming in to IF
    65              1                    ***0***     
                                              64     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    66                                        64     Count coming in to IF
    66              1                    ***0***     
                                              64     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                        64     Count coming in to IF
    67              1                    ***0***     
                                              64     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                        32     Count coming in to IF
    72              1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    73                                        32     Count coming in to IF
    73              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    74                                        32     Count coming in to IF
    74              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                        32     Count coming in to IF
    75              1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    80                                   ***0***     Count coming in to IF
    80              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    81                                   ***0***     Count coming in to IF
    81              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    89                                   ***0***     Count coming in to IF
    89              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    90                                   ***0***     Count coming in to IF
    90              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    96                                        32     Count coming in to CASE
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    100             1                    ***0***     
    101             1                         32     
    102             1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    105             1                    ***0***     
    106             1                    ***0***     
Branch totals: 1 hit of 10 branches = 10.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         3         1    75.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/apb_slave_inst/register_file_inst --

  File ../../hdl/apb/register_file.sv
----------------Focused Condition View-------------------
Line       45 Item    1  (en_i & wr_rd_i)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        en_i         Y
     wr_rd_i         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  en_i_0                wr_rd_i                       
  Row   2:          1  en_i_1                wr_rd_i                       
  Row   3:          1  wr_rd_i_0             en_i                          
  Row   4:          1  wr_rd_i_1             en_i                          

----------------Focused Condition View-------------------
Line       95 Item    1  (en_i & ~wr_rd_i)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        en_i         Y
     wr_rd_i         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  en_i_0                ~wr_rd_i                      
  Row   2:          1  en_i_1                ~wr_rd_i                      
  Row   3:          1  wr_rd_i_0             en_i                          
  Row   4:    ***0***  wr_rd_i_1             en_i                          


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        16        31    34.04%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/apb_slave_inst/register_file_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/apb/register_file.sv
    30              1                        678     
    32              1                          2     
    33              1                          2     
    34              1                          2     
    35              1                          2     
    36              1                          2     
    37              1                          2     
    38              1                          2     
    39              1                          2     
    41              1                        676     
    43              1                         32     
    48              1                         32     
    49              1                    ***0***     
    50              1                    ***0***     
    51              1                    ***0***     
    57              1                         32     
    58              1                    ***0***     
    59              1                    ***0***     
    60              1                    ***0***     
    64              1                         64     
    65              1                    ***0***     
    66              1                    ***0***     
    67              1                    ***0***     
    72              1                         32     
    73              1                    ***0***     
    74              1                    ***0***     
    75              1                    ***0***     
    80              1                    ***0***     
    81              1                    ***0***     
    82              1                    ***0***     
    83              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
    89              1                    ***0***     
    90              1                    ***0***     
    92              1                    ***0***     
    97              1                    ***0***     
    98              1                    ***0***     
    99              1                    ***0***     
    100             1                    ***0***     
    101             1                         32     
    102             1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    105             1                    ***0***     
    107             1                    ***0***     
    108             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        748       115       633    15.37%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/apb_slave_inst/register_file_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                        addr_err_o           0           0                                0.00 
                                       addr_i[0-1]           0           0                                0.00 
                                       addr_i[2-4]           1           1                              100.00 
                                      addr_i[5-11]           0           0                                0.00 
                                byte_strobe_i[0-3]           0           0                                0.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                       fcr_o[31-1]           0           0                                0.00 
                                          fcr_o[0]           0           1                               50.00 
                                       hcr_o[31-0]           0           0                                0.00 
                                       ier_o[31-0]           0           0                                0.00 
                                       iir_i[0-31]           0           0                                0.00 
                                       lcr_o[31-5]           0           0                                0.00 
                                          lcr_o[4]           0           1                               50.00 
                                        lcr_o[3-0]           1           1                              100.00 
                                          lsr_i[0]           1           1                              100.00 
                                        lsr_i[1-3]           0           0                                0.00 
                                          lsr_i[4]           1           1                              100.00 
                                       lsr_i[5-31]           0           0                                0.00 
                                       ocr_o[31-3]           0           0                                0.00 
                                          ocr_o[2]           0           1                               50.00 
                                          ocr_o[1]           1           1                              100.00 
                                          ocr_o[0]           0           1                               50.00 
                                    prdata_o[31-5]           0           0                                0.00 
                                       prdata_o[4]           0           1                               50.00 
                                     prdata_o[3-1]           0           0                                0.00 
                                       prdata_o[0]           0           1                               50.00 
                                    pwdata_i[0-31]           1           1                              100.00 
                                       rdr_i[0-31]           0           0                                0.00 
                                           reset_n           0           1                               50.00 
                                    start_tx_pulse           1           1                              100.00 
                                       tdr_o[31-8]           0           0                                0.00 
                                        tdr_o[7-0]           1           1                              100.00 
                                           wr_rd_i           1           1                              100.00 

Total Node Count     =        374 
Toggled Node Count   =         54 
Untoggled Node Count =        320 

Toggle Coverage      =      15.37% (115 of 748 bins)

=================================================================================
=== Instance: /testbench/DUT/apb_slave_inst
=== Design Unit: work.apb_slave
=================================================================================

Assertion Coverage:
    Assertions                      11        11         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/testbench/DUT/apb_slave_inst/RESET_VALID
                     ../../hdl/apb/apb_slave.sv(68)
                                                        0          1
/testbench/DUT/apb_slave_inst/PSEL_VALID
                     ../../hdl/apb/apb_slave.sv(69)
                                                        0          1
/testbench/DUT/apb_slave_inst/PADDR_VALID
                     ../../hdl/apb/apb_slave.sv(77)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWRITE_VALID
                     ../../hdl/apb/apb_slave.sv(78)
                                                        0          1
/testbench/DUT/apb_slave_inst/PENABLE_VALID
                     ../../hdl/apb/apb_slave.sv(79)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWDATA_VALID
                     ../../hdl/apb/apb_slave.sv(87)
                                                        0          1
/testbench/DUT/apb_slave_inst/PREADY_VALID
                     ../../hdl/apb/apb_slave.sv(93)
                                                        0          1
/testbench/DUT/apb_slave_inst/PSLVERR_VALID
                     ../../hdl/apb/apb_slave.sv(94)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWRITE_STABLE
                     ../../hdl/apb/apb_slave.sv(115)
                                                        0          1
/testbench/DUT/apb_slave_inst/PADDR_STABLE
                     ../../hdl/apb/apb_slave.sv(116)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWDATA_STABLE
                     ../../hdl/apb/apb_slave.sv(117)
                                                        0          1
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        754       119       635    15.78%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/apb_slave_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          addr_err           0           0                                0.00 
                                               clk           1           1                              100.00 
                                         fcr[31-1]           0           0                                0.00 
                                            fcr[0]           0           1                               50.00 
                                         hcr[31-0]           0           0                                0.00 
                                         ier[31-0]           0           0                                0.00 
                                         iir[0-31]           0           0                                0.00 
                                         lcr[31-5]           0           0                                0.00 
                                            lcr[4]           0           1                               50.00 
                                          lcr[3-0]           1           1                              100.00 
                                            lsr[0]           1           1                              100.00 
                                          lsr[1-3]           0           0                                0.00 
                                            lsr[4]           1           1                              100.00 
                                         lsr[5-31]           0           0                                0.00 
                                         ocr[31-3]           0           0                                0.00 
                                            ocr[2]           0           1                               50.00 
                                            ocr[1]           1           1                              100.00 
                                            ocr[0]           0           1                               50.00 
                                        paddr[0-1]           0           0                                0.00 
                                        paddr[2-4]           1           1                              100.00 
                                       paddr[5-11]           0           0                                0.00 
                                           penable           1           1                              100.00 
                                         prdata[0]           0           1                               50.00 
                                       prdata[1-3]           0           0                                0.00 
                                         prdata[4]           0           1                               50.00 
                                      prdata[5-31]           0           0                                0.00 
                                            pready           1           1                              100.00 
                                          preset_n           0           1                               50.00 
                                              psel           1           1                              100.00 
                                           pslverr           0           0                                0.00 
                                        pstrb[0-3]           0           0                                0.00 
                                      pwdata[0-31]           1           1                              100.00 
                                            pwrite           1           1                              100.00 
                                         rdr[0-31]           0           0                                0.00 
                                register_access_en           1           1                              100.00 
                                          tdr[0-7]           1           1                              100.00 
                                         tdr[8-31]           0           0                                0.00 

Total Node Count     =        377 
Toggled Node Count   =         56 
Untoggled Node Count =        321 

Toggle Coverage      =      15.78% (119 of 754 bins)

=================================================================================
=== Instance: /testbench/DUT/baud_gen_inst
=== Design Unit: work.baud_generator
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/baud_gen_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/baud_generator.sv
------------------------------------IF Branch------------------------------------
    28                                         3     Count coming in to IF
    28              1                          2     
    31              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                   6676662     Count coming in to IF
    39              1                          6     
    42              1                    6676656     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                   6676656     Count coming in to IF
    43              1                        320     
    46              1                    6676336     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                   6676662     Count coming in to IF
    55              1                          6     
    58              1                    6676656     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    59                                   6676656     Count coming in to IF
    59              1                       5128     
    62              1                    6671528     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         4         2    66.66%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/baud_gen_inst --

  File ../../hdl/baud_generator.sv
----------------Focused Condition View-------------------
Line       39 Item    1  (~reset_n || baud_changed)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
       reset_n         Y
  baud_changed         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  reset_n_0             -                             
  Row   2:          1  reset_n_1             ~baud_changed                 
  Row   3:          1  baud_changed_0        reset_n                       
  Row   4:    ***0***  baud_changed_1        reset_n                       

----------------Focused Condition View-------------------
Line       43 Item    1  (counter_tx == (BIT_PERIOD_TX - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (counter_tx == (BIT_PERIOD_TX - 1))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (counter_tx == (BIT_PERIOD_TX - 1))_0  -                             
  Row   2:          1  (counter_tx == (BIT_PERIOD_TX - 1))_1  -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (~reset_n || baud_changed)
Condition totals: 1 of 2 input terms covered = 50.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
       reset_n         Y
  baud_changed         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  reset_n_0             -                             
  Row   2:          1  reset_n_1             ~baud_changed                 
  Row   3:          1  baud_changed_0        reset_n                       
  Row   4:    ***0***  baud_changed_1        reset_n                       

----------------Focused Condition View-------------------
Line       59 Item    1  (counter_rx == (BIT_PERIOD_RX - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (counter_rx == (BIT_PERIOD_RX - 1))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  (counter_rx == (BIT_PERIOD_RX - 1))_0  -                             
  Row   2:          1  (counter_rx == (BIT_PERIOD_RX - 1))_1  -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      1         0         1     0.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/baud_gen_inst --

  File ../../hdl/baud_generator.sv
----------------Focused Expression View-----------------
Line       32 Item    1  (baud_sl_i != baud_sl_prev)
Expression totals: 0 of 1 input term covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (baud_sl_i != baud_sl_prev)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  (baud_sl_i != baud_sl_prev)_0  -                             
  Row   2:    ***0***  (baud_sl_i != baud_sl_prev)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        23         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/baud_gen_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/baud_generator.sv
    20              1                          2     
    21              1                          2     
    22              1                          2     
    23              1                          2     
    27              1                          3     
    29              1                          2     
    30              1                          2     
    32              1                          1     
    33              1                          1     
    38              1                    6676662     
    40              1                          6     
    41              1                          6     
    44              1                        320     
    45              1                        320     
    47              1                    6676336     
    48              1                    6676336     
    54              1                    6676662     
    56              1                          6     
    57              1                          6     
    60              1                       5128     
    61              1                       5128     
    63              1                    6671528     
    64              1                    6671528     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        342        59       283    17.25%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/baud_gen_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                               BIT_PERIOD_RX[31-0]           0           0                                0.00 
                               BIT_PERIOD_TX[31-0]           0           0                                0.00 
                                      baud_changed           0           0                                0.00 
                                   baud_rate[31-0]           0           0                                0.00 
                                    baud_sl_i[0-2]           0           0                                0.00 
                                 baud_sl_prev[2-0]           0           0                                0.00 
                                               clk           1           1                              100.00 
                                 counter_rx[31-11]           0           0                                0.00 
                                  counter_rx[10-0]           1           1                              100.00 
                                 counter_tx[31-15]           0           0                                0.00 
                                  counter_tx[14-0]           1           1                              100.00 
                                           reset_n           0           1                               50.00 
                                           tick_rx           1           1                              100.00 
                                           tick_tx           1           1                              100.00 

Total Node Count     =        171 
Toggled Node Count   =         29 
Untoggled Node Count =        142 

Toggle Coverage      =      17.25% (59 of 342 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/inst_synchronizer
=== Design Unit: work.synchronizer
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/inst_synchronizer

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/synchronizer.sv
------------------------------------IF Branch------------------------------------
    10                                         4     Count coming in to IF
    10              1                          2     
    13              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/inst_synchronizer --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/synchronizer.sv
    9               1                          4     
    11              1                          2     
    12              1                          2     
    14              1                          2     
    15              1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         3         7    30.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/inst_synchronizer --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             async           0           0                                0.00 
                                               clk           1           1                              100.00 
                                                d1           0           0                                0.00 
                                           reset_n           0           1                               50.00 
                                              sync           0           0                                0.00 

Total Node Count     =          5 
Toggled Node Count   =          1 
Untoggled Node Count =          4 

Toggle Coverage      =      30.00% (3 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/fifo_tx_inst
=== Design Unit: work.transmitter_fifo
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/fifo_tx_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/fifo/transmitter_fifo.sv
------------------------------------IF Branch------------------------------------
    23                                       163     Count coming in to IF
    23              1                          2     
    27              1                        161     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    28                                       161     Count coming in to IF
    28              1                         32     
                                             129     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                       161     Count coming in to IF
    33              1                         32     
                                             129     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         3         3    50.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/uart_tx_top_inst/fifo_tx_inst --

  File ../../hdl/fifo/transmitter_fifo.sv
----------------Focused Condition View-------------------
Line       23 Item    1  (~reset_n | fifo_tx_reset_i)
Condition totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
          reset_n         Y
  fifo_tx_reset_i         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  reset_n_0             ~fifo_tx_reset_i              
  Row   2:          1  reset_n_1             ~fifo_tx_reset_i              
  Row   3:          1  fifo_tx_reset_i_0     reset_n                       
  Row   4:    ***0***  fifo_tx_reset_i_1     reset_n                       

----------------Focused Condition View-------------------
Line       28 Item    1  (fifo_tx_push_i & ~fifo_tx_full_o)
Condition totals: 1 of 2 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  fifo_tx_push_i         Y
  fifo_tx_full_o         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_tx_push_i_0      ~fifo_tx_full_o               
  Row   2:          1  fifo_tx_push_i_1      ~fifo_tx_full_o               
  Row   3:          1  fifo_tx_full_o_0      fifo_tx_push_i                
  Row   4:    ***0***  fifo_tx_full_o_1      fifo_tx_push_i                

----------------Focused Condition View-------------------
Line       33 Item    1  (fifo_tx_pop_i & ~fifo_tx_empty_o)
Condition totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
    fifo_tx_pop_i         Y
  fifo_tx_empty_o         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_tx_pop_i_0       ~fifo_tx_empty_o              
  Row   2:          1  fifo_tx_pop_i_1       ~fifo_tx_empty_o              
  Row   3:          1  fifo_tx_empty_o_0     fifo_tx_pop_i                 
  Row   4:    ***0***  fifo_tx_empty_o_1     fifo_tx_pop_i                 


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_tx_top_inst/fifo_tx_inst --

  File ../../hdl/fifo/transmitter_fifo.sv
----------------Focused Expression View-----------------
Line       17 Item    1  (count == 0)
Expression totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Expression View-----------------
Line       18 Item    1  (count == 16)
Expression totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 16)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 16)_0       -                             
  Row   2:    ***0***  (count == 16)_1       -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/fifo_tx_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/fifo/transmitter_fifo.sv
    17              1                         66     
    18              1                         66     
    20              1                         66     
    22              1                        163     
    24              1                          2     
    25              1                          2     
    26              1                          2     
    29              1                         32     
    30              1                         32     
    31              1                         32     
    34              1                         32     
    35              1                         32     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        59        13    81.94%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/fifo_tx_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                        count[4-1]           0           0                                0.00 
                                          count[0]           1           1                              100.00 
                                   fifo_tx_empty_o           1           1                              100.00 
                                    fifo_tx_full_o           0           0                                0.00 
                                    fifo_tx_i[0-7]           1           1                              100.00 
                                    fifo_tx_o[7-0]           1           1                              100.00 
                                     fifo_tx_pop_i           1           1                              100.00 
                                    fifo_tx_push_i           1           1                              100.00 
                                   fifo_tx_reset_i           0           0                                0.00 
                                       rd_ptr[3-0]           1           1                              100.00 
                                           reset_n           0           1                               50.00 
                                       wr_ptr[3-0]           1           1                              100.00 

Total Node Count     =         36 
Toggled Node Count   =         29 
Untoggled Node Count =          7 

Toggle Coverage      =      81.94% (59 of 72 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/parity_inst
=== Design Unit: work.parity
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/parity_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/parity.sv
------------------------------------CASE Branch------------------------------------
    11                                       124     Count coming in to CASE
    12              1                         33     
    13              1                         30     
    14              1                         30     
    15              1                         30     
    16              1                          1     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    20                                       123     Count coming in to IF
    20              1                         58     
    20              2                         65     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/parity_inst --

  File ../../hdl/transmitter/parity.sv
-----------Focused Expression View (Bimodal)------------
Line       20 Item    1  (parity_type_i? parity_calculated: ~parity_calculated)
Expression totals: 2 of 2 input terms covered = 100.00%

           Input Term   Covered  Reason for no coverage                  Hint
          -----------  --------  --------------------------------------  --------------
        parity_type_i         Y
    parity_calculated         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target             Non-masking condition(s)           

---------  ----------  ----------  --------------------   -------------------------          
 Row   1:           1           1  parity_type_i_0        -                                  
 Row   2:           0           1  parity_type_i_1        -                                  
 Row   3:           0           1  parity_calculated_0    parity_type_i, ~parity_type_i      
 Row   4:           1           0  parity_calculated_1    parity_type_i, ~parity_type_i      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/parity_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/parity.sv
    10              1                        124     
    12              1                         33     
    13              1                         30     
    14              1                         30     
    15              1                         30     
    16              1                          1     
    20              1                        124     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         26        25         1    96.15%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/parity_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                               data_bit_num_i[0-1]           1           1                              100.00 
                                       data_i[0-7]           1           1                              100.00 
                                      parity_bit_o           1           1                              100.00 
                                 parity_calculated           1           1                              100.00 
                                     parity_type_i           0           1                               50.00 

Total Node Count     =         13 
Toggled Node Count   =         12 
Untoggled Node Count =          1 

Toggle Coverage      =      96.15% (25 of 26 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/transmitter_controller_inst
=== Design Unit: work.transmitter_controller
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        41        37         4    90.24%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/transmitter_controller_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/transmitter_controller.sv
------------------------------------IF Branch------------------------------------
    32                                       390     Count coming in to IF
    32              1                          2     
    34              1                        388     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                        99     Count coming in to IF
    40              1                          2     
    42              1                         97     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    49                                       131     Count coming in to IF
    49              1                          2     
    52              1                        129     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    59                                       874     Count coming in to CASE
    60              1                         36     
    61              1                         33     
    62              1                        100     
    63              1                         64     
    64              1                        448     
    65              1                         32     
    66              1                        128     
    67              1                         32     
    68              1                          1     
Branch totals: 9 hits of 9 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                        36     Count coming in to IF
    60              2                         33     
    60              3                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                        33     Count coming in to IF
    61              2                         33     
    61              3                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              4                    ***0***     
    61              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                       100     Count coming in to IF
    62              2                    ***0***     
    62              3                        100     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    62                                       100     Count coming in to IF
    62              4                         32     
    62              5                         68     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                        64     Count coming in to IF
    63              2                         32     
    63              3                         32     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                       448     Count coming in to IF
    64              2                         16     
    64              3                        432     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                       432     Count coming in to IF
    64              4                         16     
    64              5                        416     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                        32     Count coming in to IF
    65              2                         16     
    65              3                         16     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    66                                       128     Count coming in to IF
    66              2                         32     
    66              3                         96     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    75                                       244     Count coming in to CASE
    76              1                         32     
    79              1                         32     
    82              1                         16     
    85              1                         32     
    88              1                         32     
                                             100     All False Count
Branch totals: 6 hits of 6 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         3         1    75.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/transmitter_controller_inst --

  File ../../hdl/transmitter/transmitter_controller.sv
----------------Focused Condition View-------------------
Line       64 Item    1  (trans_data_fi_i & parity_en_i)
Condition totals: 2 of 2 input terms covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  trans_data_fi_i         Y
      parity_en_i         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  trans_data_fi_i_0     parity_en_i                   
  Row   2:          1  trans_data_fi_i_1     parity_en_i                   
  Row   3:          1  parity_en_i_0         trans_data_fi_i               
  Row   4:          1  parity_en_i_1         trans_data_fi_i               

----------------Focused Condition View-------------------
Line       64 Item    2  (trans_data_fi_i & ~parity_en_i)
Condition totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  trans_data_fi_i         Y
      parity_en_i         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  trans_data_fi_i_0     ~parity_en_i                  
  Row   2:          1  trans_data_fi_i_1     ~parity_en_i                  
  Row   3:          1  parity_en_i_0         trans_data_fi_i               
  Row   4:    ***0***  parity_en_i_1         trans_data_fi_i               


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/transmitter_controller_inst --

  File ../../hdl/transmitter/transmitter_controller.sv
----------------Focused Expression View-----------------
Line       46 Item    1  (start_tx_d & ~start_tx_i)
Expression totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  start_tx_d         Y
  start_tx_i         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  start_tx_d_0          ~start_tx_i                   
  Row   2:          1  start_tx_d_1          ~start_tx_i                   
  Row   3:          1  start_tx_i_0          start_tx_d                    
  Row   4:          1  start_tx_i_1          start_tx_d                    


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 15         9         6    60.00%

================================FSM Details================================

FSM Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/transmitter_controller_inst --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  60                IDLE                   0
  61                 CTS                   1
  62                WAIT                   2
  63         TRANS_START                   3
  64          TRANS_DATA                   4
  66          TRANS_STOP                   6
  65        TRANS_PARITY                   5
  67              FINISH                   7
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                  35          
                     CTS                  33          
                    WAIT                  66          
             TRANS_START                  64          
              TRANS_DATA                  64          
              TRANS_STOP                  64          
            TRANS_PARITY                  32          
                  FINISH                  32          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  60                   0                  33          IDLE -> CTS                   
  61                   2                  33          CTS -> WAIT                   
  62                   3                  32          WAIT -> TRANS_START           
  63                   5                  32          TRANS_START -> TRANS_DATA          
  64                   7                  16          TRANS_DATA -> TRANS_STOP          
  64                   8                  16          TRANS_DATA -> TRANS_PARITY          
  66                  10                  32          TRANS_STOP -> FINISH          
  65                  12                  16          TRANS_PARITY -> TRANS_STOP          
  67                  14                  32          FINISH -> IDLE                
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  61                   1          CTS -> IDLE         
  62                   4          WAIT -> IDLE        
  33                   6          TRANS_START -> IDLE 
  33                   9          TRANS_DATA -> IDLE  
  33                  11          TRANS_STOP -> IDLE  
  33                  13          TRANS_PARITY -> IDLE


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         8         0   100.00%
        FSM Transitions             15         9         6    60.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/transmitter_controller_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/transmitter_controller.sv
    31              1                        390     
    33              1                          2     
    35              1                        388     
    39              1                         99     
    41              1                          2     
    43              1                         97     
    46              1                        131     
    48              1                        131     
    50              1                          2     
    51              1                          2     
    53              1                        129     
    54              1                        129     
    58              1                        874     
    60              1                         36     
    61              1                         33     
    62              1                        100     
    63              1                         64     
    64              1                        448     
    65              1                         32     
    66              1                        128     
    67              1                         32     
    68              1                          1     
    72              1                        244     
    73              1                        244     
    74              1                        244     
    77              1                         32     
    80              1                         32     
    83              1                         16     
    86              1                         32     
    88              1                         32     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        42         4    91.30%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/transmitter_controller_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                            cts_ni           0           0                                0.00 
                                     current_state               ENUM type       Value       Count 
                                                                      IDLE           9      100.00 
                                                                       CTS           9      100.00 
                                                                      WAIT           9      100.00 
                                                               TRANS_START           9      100.00 
                                                                TRANS_DATA           9      100.00 
                                                              TRANS_PARITY           1      100.00 
                                                                TRANS_STOP           8      100.00 
                                                                    FINISH           8      100.00 
                                     negedge_start           1           1                              100.00 
                                        next_state               ENUM type       Value       Count 
                                                                      IDLE           9      100.00 
                                                                       CTS           9      100.00 
                                                                      WAIT           9      100.00 
                                                               TRANS_START           9      100.00 
                                                                TRANS_DATA           9      100.00 
                                                              TRANS_PARITY           1      100.00 
                                                                TRANS_STOP           8      100.00 
                                                                    FINISH           8      100.00 
                                       parity_en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 
                                        start_en_d           1           1                              100.00 
                                       start_en_d1           1           1                              100.00 
                                        start_tx_d           1           1                              100.00 
                                        start_tx_i           1           1                              100.00 
                                          tick_d_i           1           1                              100.00 
                                   trans_data_fi_i           1           1                              100.00 
                                        trans_en_o           1           1                              100.00 
                                   trans_stop_fi_i           1           1                              100.00 
                                           tx_en_i           0           1                               50.00 
                                       tx_finish_o           1           1                              100.00 

Total Node Count     =         31 
Toggled Node Count   =         28 
Untoggled Node Count =          3 

Toggle Coverage      =      91.30% (42 of 46 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_1_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_1_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        690     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        384     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_1_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        690     
    10              1                          2     
    12              1                        304     
    13              1                        384     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_1_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_2_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_2_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        642     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        336     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_2_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        642     
    10              1                          2     
    12              1                        304     
    13              1                        336     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_2_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_3_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_3_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        644     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        338     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_3_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        644     
    10              1                          2     
    12              1                        304     
    13              1                        338     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_3_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_4_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_4_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        641     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        335     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_4_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        641     
    10              1                          2     
    12              1                        304     
    13              1                        335     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_4_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_5_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_5_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        643     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        337     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_5_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        643     
    10              1                          2     
    12              1                        304     
    13              1                        337     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_5_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_6_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_6_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        638     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        332     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_6_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        638     
    10              1                          2     
    12              1                        304     
    13              1                        332     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_6_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_7_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_7_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        630     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        324     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_7_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        630     
    10              1                          2     
    12              1                        304     
    13              1                        324     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_7_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_8_inst
=== Design Unit: work.ff
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_8_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
------------------------------------IF Branch------------------------------------
    9                                        621     Count coming in to IF
    9               1                          2     
    11              1                        304     
    13              1                        315     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_8_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/ff.sv
    8               1                        621     
    10              1                          2     
    12              1                        304     
    13              1                        315     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst/ff_8_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                                 D           1           1                              100.00 
                                                 Q           1           1                              100.00 
                                               clk           1           1                              100.00 
                                              en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst
=== Design Unit: work.piso
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        18         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/piso.sv
------------------------------------IF Branch------------------------------------
    12                                        90     Count coming in to IF
    12              1                         32     
    12              2                         58     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    13                                       109     Count coming in to IF
    13              1                         37     
    13              2                         72     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    14                                       139     Count coming in to IF
    14              1                         41     
    14              2                         98     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    15                                       157     Count coming in to IF
    15              1                         46     
    15              2                        111     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    16                                       171     Count coming in to IF
    16              1                         48     
    16              2                        123     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    17                                       185     Count coming in to IF
    17              1                         45     
    17              2                        140     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    18                                       211     Count coming in to IF
    18              1                         49     
    18              2                        162     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    19                                       245     Count coming in to IF
    19              1                         65     
    19              2                        180     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    19                                       180     Count coming in to IF
    19              3                         48     
    19              4                        132     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     18        18         0   100.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst --

  File ../../hdl/transmitter/piso.sv
-----------Focused Expression View (Bimodal)------------
Line       13 Item    1  (load_en_i? data_i[6]: f7)
Expression totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    load_en_i         Y
    data_i[6]         Y
           f7         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  load_en_i_0           -                                  
 Row   2:           1           1  load_en_i_1           -                                  
 Row   3:           1           0  data_i[6]_0           load_en_i                          
 Row   4:           0           1  data_i[6]_1           load_en_i                          
 Row   5:           1           0  f7_0                  ~load_en_i                         
 Row   6:           0           1  f7_1                  ~load_en_i                         

-----------Focused Expression View (Bimodal)------------
Line       14 Item    1  (load_en_i? data_i[5]: f6)
Expression totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    load_en_i         Y
    data_i[5]         Y
           f6         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  load_en_i_0           -                                  
 Row   2:           0           1  load_en_i_1           -                                  
 Row   3:           1           0  data_i[5]_0           load_en_i                          
 Row   4:           0           1  data_i[5]_1           load_en_i                          
 Row   5:           1           0  f6_0                  ~load_en_i                         
 Row   6:           0           1  f6_1                  ~load_en_i                         

-----------Focused Expression View (Bimodal)------------
Line       15 Item    1  (load_en_i? data_i[4]: f5)
Expression totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    load_en_i         Y
    data_i[4]         Y
           f5         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  load_en_i_0           -                                  
 Row   2:           1           1  load_en_i_1           -                                  
 Row   3:           1           0  data_i[4]_0           load_en_i                          
 Row   4:           0           1  data_i[4]_1           load_en_i                          
 Row   5:           1           0  f5_0                  ~load_en_i                         
 Row   6:           0           1  f5_1                  ~load_en_i                         

-----------Focused Expression View (Bimodal)------------
Line       16 Item    1  (load_en_i? data_i[3]: f4)
Expression totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    load_en_i         Y
    data_i[3]         Y
           f4         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  load_en_i_0           -                                  
 Row   2:           1           0  load_en_i_1           -                                  
 Row   3:           1           0  data_i[3]_0           load_en_i                          
 Row   4:           0           1  data_i[3]_1           load_en_i                          
 Row   5:           1           0  f4_0                  ~load_en_i                         
 Row   6:           0           1  f4_1                  ~load_en_i                         

-----------Focused Expression View (Bimodal)------------
Line       17 Item    1  (load_en_i? data_i[2]: f3)
Expression totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    load_en_i         Y
    data_i[2]         Y
           f3         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  load_en_i_0           -                                  
 Row   2:           1           0  load_en_i_1           -                                  
 Row   3:           1           0  data_i[2]_0           load_en_i                          
 Row   4:           0           1  data_i[2]_1           load_en_i                          
 Row   5:           1           0  f3_0                  ~load_en_i                         
 Row   6:           0           1  f3_1                  ~load_en_i                         

-----------Focused Expression View (Bimodal)------------
Line       18 Item    1  (load_en_i? data_i[1]: f2)
Expression totals: 3 of 3 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
    load_en_i         Y
    data_i[1]         Y
           f2         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  load_en_i_0           -                                  
 Row   2:           1           0  load_en_i_1           -                                  
 Row   3:           1           0  data_i[1]_0           load_en_i                          
 Row   4:           0           1  data_i[1]_1           load_en_i                          
 Row   5:           1           0  f2_0                  ~load_en_i                         
 Row   6:           0           1  f2_1                  ~load_en_i                         


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/piso.sv
    12              1                         91     
    13              1                        110     
    14              1                        140     
    15              1                        158     
    16              1                        172     
    17              1                        186     
    18              1                        212     
    19              1                        246     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         58        57         1    98.27%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst/piso_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                         data[7-0]           1           1                              100.00 
                                       data_i[0-7]           1           1                              100.00 
                                                f1           1           1                              100.00 
                                                f2           1           1                              100.00 
                                                f3           1           1                              100.00 
                                                f4           1           1                              100.00 
                                                f5           1           1                              100.00 
                                                f6           1           1                              100.00 
                                                f7           1           1                              100.00 
                                         load_d0_i           1           1                              100.00 
                                         load_en_i           1           1                              100.00 
                                           reset_n           0           1                               50.00 
                                        shift_en_i           1           1                              100.00 
                                              tx_o           1           1                              100.00 

Total Node Count     =         29 
Toggled Node Count   =         28 
Untoggled Node Count =          1 

Toggle Coverage      =      98.27% (57 of 58 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst/uart_tx_inst
=== Design Unit: work.uart_transmitter
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/uart_transmitter.sv
------------------------------------IF Branch------------------------------------
    23                                       706     Count coming in to IF
    23              1                        640     
    23              2                         66     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                         8     Count coming in to IF
    24              1                          4     
    24              2                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    27                                        99     Count coming in to CASE
    28              1                         26     
    32              1                         24     
    36              1                         24     
    40              1                         24     
                                               1     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    52                                       196     Count coming in to IF
    52              1                          2     
    56              1                        194     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                       963     Count coming in to IF
    64              1                          2     
    66              1                        961     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                       707     Count coming in to IF
    72              1                          2     
    74              1                        304     
    76              1                         65     
                                             336     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                      373     Count coming in to IF
    110             1                          2     
    115             1                        371     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      9         9         0   100.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst --

  File ../../hdl/transmitter/uart_transmitter.sv
----------------Focused Expression View-----------------
Line       23 Item    1  (trans_en? tick_i: 1'b0)
Expression totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    trans_en         Y
      tick_i         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  trans_en_0            -                             
  Row   2:          1  trans_en_1            tick_i                        
  Row   3:          1  tick_i_0              trans_en                      
  Row   4:          1  tick_i_1              trans_en                      

----------------Focused Expression View-----------------
Line       93 Item    1  (cnt_data_trans == (1 + data_size_sampled))
Expression totals: 1 of 1 input term covered = 100.00%

                                   Input Term   Covered  Reason for no coverage   Hint
                                  -----------  --------  -----------------------  --------------
  (cnt_data_trans == (1 + data_size_sampled))         Y

     Rows:       Hits  FEC Target                                     Non-masking condition(s)      
 ---------  ---------  --------------------                           -------------------------     
  Row   1:          1  (cnt_data_trans == (1 + data_size_sampled))_0  -                             
  Row   2:          1  (cnt_data_trans == (1 + data_size_sampled))_1  -                             

----------------Focused Expression View-----------------
Line       94 Item    1  (cnt_data_trans == total_data_sampled)
Expression totals: 1 of 1 input term covered = 100.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
  (cnt_data_trans == total_data_sampled)         Y

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:          1  (cnt_data_trans == total_data_sampled)_0  -                             
  Row   2:          1  (cnt_data_trans == total_data_sampled)_1  -                             

----------------Focused Expression View-----------------
Line       97 Item    1  (~|cnt_data_trans | ((~parity_bit_o & parity_en_i) & trans_data_fi))
Expression totals: 4 of 4 input terms covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  ~|cnt_data_trans         Y
      parity_bit_o         Y
       parity_en_i         Y
     trans_data_fi         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  ~|cnt_data_trans_0    ~((~parity_bit_o & parity_en_i) & trans_data_fi)
  Row   2:          1  ~|cnt_data_trans_1    ~((~parity_bit_o & parity_en_i) & trans_data_fi)
  Row   3:          1  parity_bit_o_0        (~~|cnt_data_trans && trans_data_fi && parity_en_i)
  Row   4:          1  parity_bit_o_1        (~~|cnt_data_trans && trans_data_fi && parity_en_i)
  Row   5:          1  parity_en_i_0         (~~|cnt_data_trans && trans_data_fi && ~parity_bit_o)
  Row   6:          1  parity_en_i_1         (~~|cnt_data_trans && trans_data_fi && ~parity_bit_o)
  Row   7:          1  trans_data_fi_0       (~~|cnt_data_trans && (~parity_bit_o & parity_en_i))
  Row   8:          1  trans_data_fi_1       (~~|cnt_data_trans && (~parity_bit_o & parity_en_i))

----------------Focused Expression View-----------------
Line       101 Item    1  (cnt_data_trans == 1)
Expression totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (cnt_data_trans == 1)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (cnt_data_trans == 1)_0  -                             
  Row   2:          1  (cnt_data_trans == 1)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        39         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/transmitter/uart_transmitter.sv
    23              1                        707     
    24              1                          9     
    25              1                         99     
    29              1                         26     
    30              1                         26     
    33              1                         24     
    34              1                         24     
    37              1                         24     
    38              1                         24     
    41              1                         24     
    42              1                         24     
    45              1                         99     
    51              1                        196     
    53              1                          2     
    54              1                          2     
    55              1                          2     
    57              1                        194     
    58              1                        194     
    59              1                        194     
    63              1                        963     
    65              1                          2     
    67              1                        961     
    71              1                        707     
    73              1                          2     
    75              1                        304     
    77              1                         65     
    93              1                        370     
    94              1                        370     
    97              1                        475     
    101             1                        338     
    109             1                        373     
    111             1                          2     
    112             1                          2     
    113             1                          2     
    114             1                          2     
    116             1                        371     
    117             1                        371     
    118             1                        371     
    119             1                        371     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        142       137         5    96.47%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst/uart_tx_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                               cnt_data_trans[3-0]           1           1                              100.00 
                                            cts_ni           0           0                                0.00 
                                         data[7-0]           1           1                              100.00 
                               data_bit_num_i[0-1]           1           1                              100.00 
                                       data_i[0-7]           1           1                              100.00 
                                    data_size[3-0]           1           1                              100.00 
                            data_size_sampled[3-0]           1           1                              100.00 
                                           load_d0           1           1                              100.00 
                                   load_d0_sampled           1           1                              100.00 
                                           load_en           1           1                              100.00 
                                   load_en_sampled           1           1                              100.00 
                                      parity_bit_o           1           1                              100.00 
                                       parity_en_i           1           1                              100.00 
                                     parity_type_i           0           1                               50.00 
                                           reset_n           0           1                               50.00 
                                 sampled_data[7-0]           1           1                              100.00 
                                          shift_en           1           1                              100.00 
                                        start_tx_i           1           1                              100.00 
                                    stop_bit_num_i           1           1                              100.00 
                                stop_bit_size[1-0]           1           1                              100.00 
                                            tick_d           1           1                              100.00 
                                            tick_i           1           1                              100.00 
                                   total_data[3-0]           1           1                              100.00 
                           total_data_sampled[3-0]           1           1                              100.00 
                                     trans_data_fi           1           1                              100.00 
                             trans_data_fi_sampled           1           1                              100.00 
                                          trans_en           1           1                              100.00 
                                        trans_fi_o           1           1                              100.00 
                                     trans_stop_fi           1           1                              100.00 
                             trans_stop_fi_sampled           1           1                              100.00 
                                           tx_en_i           0           1                               50.00 
                                              tx_o           1           1                              100.00 

Total Node Count     =         71 
Toggled Node Count   =         67 
Untoggled Node Count =          4 

Toggle Coverage      =      96.47% (137 of 142 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_tx_top_inst
=== Design Unit: work.uart_tx_top
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13        13         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_tx_top_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/uart_tx_top.sv
------------------------------------IF Branch------------------------------------
    31                                        99     Count coming in to IF
    31              1                          2     
    33              1                         97     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                       227     Count coming in to IF
    62              1                        225     
    65              1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                       131     Count coming in to IF
    72              1                          2     
    74              1                        129     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    80                                        99     Count coming in to IF
    80              1                          2     
    82              1                         32     
    84              1                         65     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    89                                       132     Count coming in to IF
    89              1                          2     
    91              1                         32     
    93              1                         32     
                                              66     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/uart_tx_top_inst --

  File ../../hdl/uart_tx_top.sv
----------------Focused Condition View-------------------
Line       93 Item    1  (start_tx & tx_en_i)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    start_tx         Y
     tx_en_i         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  start_tx_0            tx_en_i                       
  Row   2:          1  start_tx_1            tx_en_i                       
  Row   3:    ***0***  tx_en_i_0             start_tx                      
  Row   4:          1  tx_en_i_1             start_tx                      


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     12         8         4    66.66%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_tx_top_inst --

  File ../../hdl/uart_tx_top.sv
----------------Focused Expression View-----------------
Line       24 Item    1  ((~fifo_tx_empty_o & fifo_en_i) & trans_fi_o)
Expression totals: 2 of 3 input terms covered = 66.66%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  fifo_tx_empty_o         Y
        fifo_en_i         N  '_0' not hit             Hit '_0'
       trans_fi_o         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_tx_empty_o_0     (trans_fi_o && fifo_en_i)     
  Row   2:          1  fifo_tx_empty_o_1     (trans_fi_o && fifo_en_i)     
  Row   3:    ***0***  fifo_en_i_0           (trans_fi_o && ~fifo_tx_empty_o)
  Row   4:          1  fifo_en_i_1           (trans_fi_o && ~fifo_tx_empty_o)
  Row   5:          1  trans_fi_o_0          (~fifo_tx_empty_o & fifo_en_i)
  Row   6:          1  trans_fi_o_1          (~fifo_tx_empty_o & fifo_en_i)

----------------Focused Expression View-----------------
Line       41 Item    1  (~write_data_i & write_data_d)
Expression totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  write_data_i         Y
  write_data_d         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  write_data_i_0        write_data_d                  
  Row   2:          1  write_data_i_1        write_data_d                  
  Row   3:          1  write_data_d_0        ~write_data_i                 
  Row   4:          1  write_data_d_1        ~write_data_i                 

----------------Focused Expression View-----------------
Line       42 Item    1  (fifo_en_i & negedge_write_data_en)
Expression totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
              fifo_en_i         N  '_0' not hit             Hit '_0'
  negedge_write_data_en         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  fifo_en_i_0              negedge_write_data_en         
  Row   2:          1  fifo_en_i_1              negedge_write_data_en         
  Row   3:          1  negedge_write_data_en_0  fifo_en_i                     
  Row   4:          1  negedge_write_data_en_1  fifo_en_i                     

----------------Focused Expression View-----------------
Line       64 Item    1  (start_tx_i | (~fifo_tx_empty_o & tx_busy_pulse))
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
       start_tx_i         Y
  fifo_tx_empty_o         N  '_0' not hit             Hit '_0'
    tx_busy_pulse         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  start_tx_i_0          ~(~fifo_tx_empty_o & tx_busy_pulse)
  Row   2:          1  start_tx_i_1          ~(~fifo_tx_empty_o & tx_busy_pulse)
  Row   3:    ***0***  fifo_tx_empty_o_0     (~start_tx_i && tx_busy_pulse)
  Row   4:          1  fifo_tx_empty_o_1     (~start_tx_i && tx_busy_pulse)
  Row   5:          1  tx_busy_pulse_0       (~start_tx_i && ~fifo_tx_empty_o)
  Row   6:    ***0***  tx_busy_pulse_1       (~start_tx_i && ~fifo_tx_empty_o)

----------------Focused Expression View-----------------
Line       78 Item    1  (~tx_busy & tx_busy_d)
Expression totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     tx_busy         Y
   tx_busy_d         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tx_busy_0             tx_busy_d                     
  Row   2:          1  tx_busy_1             tx_busy_d                     
  Row   3:          1  tx_busy_d_0           ~tx_busy                      
  Row   4:          1  tx_busy_d_1           ~tx_busy                      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        23         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_tx_top_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/uart_tx_top.sv
    24              1                        132     
    30              1                         99     
    32              1                          2     
    34              1                         97     
    41              1                        131     
    42              1                         68     
    61              1                        227     
    63              1                        225     
    64              1                        225     
    66              1                          2     
    67              1                          2     
    71              1                        131     
    73              1                          2     
    75              1                        129     
    78              1                        130     
    79              1                         99     
    81              1                          2     
    83              1                         32     
    85              1                         65     
    88              1                        132     
    90              1                          2     
    92              1                         32     
    94              1                         32     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        108        92        16    85.18%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_tx_top_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                             cts_n           0           0                                0.00 
                                            cts_ni           0           0                                0.00 
                                          cts_sync           0           0                                0.00 
                               data_bit_num_i[0-1]           1           1                              100.00 
                                       data_i[0-7]           1           1                              100.00 
                                fifo_data_out[7-0]           1           1                              100.00 
                                         fifo_en_i           0           1                               50.00 
                                         fifo_push           1           1                              100.00 
                                   fifo_tx_empty_o           1           1                              100.00 
                                    fifo_tx_full_o           0           0                                0.00 
                                       fifo_tx_pop           1           1                              100.00 
                                   fifo_tx_reset_i           0           0                                0.00 
                                           hf_en_i           0           0                                0.00 
                                   negedge_tx_busy           1           1                              100.00 
                             negedge_write_data_en           1           1                              100.00 
                                       parity_en_i           1           1                              100.00 
                                     parity_type_i           0           1                               50.00 
                                           reset_n           0           1                               50.00 
                                          start_tx           1           1                              100.00 
                                        start_tx_i           1           1                              100.00 
                                    stop_bit_num_i           1           1                              100.00 
                                            tick_i           1           1                              100.00 
                                        trans_fi_o           1           1                              100.00 
                                           tx_busy           1           1                              100.00 
                                         tx_busy_d           1           1                              100.00 
                                     tx_busy_pulse           1           1                              100.00 
                                  tx_data_mux[7-0]           1           1                              100.00 
                                           tx_en_i           0           1                               50.00 
                                              tx_o           1           1                              100.00 
                                      write_data_d           1           1                              100.00 
                                      write_data_i           1           1                              100.00 

Total Node Count     =         54 
Toggled Node Count   =         44 
Untoggled Node Count =         10 

Toggle Coverage      =      85.18% (92 of 108 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_rx_top_inst/uart_rx_inst/sync
=== Design Unit: work.synchronizer
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/sync

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/synchronizer.sv
------------------------------------IF Branch------------------------------------
    10                                         5     Count coming in to IF
    10              1                          2     
    13              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/sync --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/synchronizer.sv
    9               1                          5     
    11              1                          2     
    12              1                          2     
    14              1                          3     
    15              1                          3     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         5         5    50.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/sync --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             async           0           0                                0.00 
                                               clk           1           1                              100.00 
                                                d1           0           1                               50.00 
                                           reset_n           0           1                               50.00 
                                              sync           0           1                               50.00 

Total Node Count     =          5 
Toggled Node Count   =          1 
Untoggled Node Count =          4 

Toggle Coverage      =      50.00% (5 of 10 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_rx_top_inst/uart_rx_inst/shift_register_inst
=== Design Unit: work.shift_register
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/shift_register_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/receiver/shift_register.sv
------------------------------------IF Branch------------------------------------
    10                                         4     Count coming in to IF
    10              1                          2     
    12              1                    ***0***     
                                               2     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         2         1    66.66%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/shift_register_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/receiver/shift_register.sv
    9               1                          4     
    11              1                          2     
    13              1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         40         4        36    10.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/shift_register_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                            data_i           0           1                               50.00 
                                       data_o[0-7]           0           0                                0.00 
                                           reset_n           0           1                               50.00 
                                        shift_en_i           0           0                                0.00 
                                   shift_regs[7-0]           0           0                                0.00 

Total Node Count     =         20 
Toggled Node Count   =          1 
Untoggled Node Count =         19 

Toggle Coverage      =      10.00% (4 of 40 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_rx_top_inst/uart_rx_inst/receiver_controller_inst
=== Design Unit: work.receiver_controller
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        36        12        24    33.33%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/receiver_controller_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/receiver/receiver_controller.sv
------------------------------------IF Branch------------------------------------
    31                                         6     Count coming in to IF
    31              1                          2     
    33              1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    41                                      1289     Count coming in to CASE
    42              1                          3     
    43              1                          1     
    44              1                       1284     
    45              1                    ***0***     
    46              1                    ***0***     
    47              1                    ***0***     
    48              1                    ***0***     
    49              1                    ***0***     
                                               1     All False Count
Branch totals: 4 hits of 9 branches = 44.44%

------------------------------------IF Branch------------------------------------
    42                                         3     Count coming in to IF
    42              2                          1     
    42              3                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                         1     Count coming in to IF
    43              2                          1     
    43              3                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              4                    ***0***     
    43              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    44                                      1284     Count coming in to IF
    44              2                    ***0***     
    44              3                       1284     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                      1284     Count coming in to IF
    44              4                    ***0***     
    44              5                       1284     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              2                    ***0***     
    45              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              2                    ***0***     
    46              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                   ***0***     Count coming in to IF
    46              4                    ***0***     
    46              5                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              2                    ***0***     
    47              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              2                    ***0***     
    48              3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    57                                         4     Count coming in to CASE
    58              1                    ***0***     
    62              1                    ***0***     
    65              1                    ***0***     
    68              1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 5 branches = 20.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/receiver_controller_inst --

  File ../../hdl/receiver/receiver_controller.sv
----------------Focused Condition View-------------------
Line       46 Item    1  (receive_data_fi_i & parity_en_i)
Condition totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  receive_data_fi_i         N  No hits                  Hit '_0' and '_1'
        parity_en_i         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  receive_data_fi_i_0   parity_en_i                   
  Row   2:    ***0***  receive_data_fi_i_1   parity_en_i                   
  Row   3:    ***0***  parity_en_i_0         receive_data_fi_i             
  Row   4:    ***0***  parity_en_i_1         receive_data_fi_i             

----------------Focused Condition View-------------------
Line       46 Item    2  (receive_data_fi_i & ~parity_en_i)
Condition totals: 0 of 2 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  receive_data_fi_i         N  No hits                  Hit '_0' and '_1'
        parity_en_i         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  receive_data_fi_i_0   ~parity_en_i                  
  Row   2:    ***0***  receive_data_fi_i_1   ~parity_en_i                  
  Row   3:    ***0***  parity_en_i_0         receive_data_fi_i             
  Row   4:    ***0***  parity_en_i_1         receive_data_fi_i             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         3         5    37.50%
    FSM Transitions                 15         2        13    13.33%

================================FSM Details================================

FSM Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/receiver_controller_inst --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  42                IDLE                   0
  43                 RTS                   1
  44                SCAN                   2
  45          WAIT_START                   3
  46        RECEIVE_DATA                   4
  48        RECEIVE_STOP                   6
  47      RECEIVE_PARITY                   5
  49              FINISH                   7
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                   3          
                     RTS                   1          
                    SCAN                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  42                   0                   1          IDLE -> RTS                   
  43                   2                   1          RTS -> SCAN                   
    Uncovered States :
    ------------------
                   State
                   -----
              WAIT_START
            RECEIVE_DATA
            RECEIVE_STOP
          RECEIVE_PARITY
                  FINISH
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  43                   1          RTS -> IDLE         
  44                   3          SCAN -> WAIT_START  
  44                   4          SCAN -> IDLE        
  45                   5          WAIT_START -> RECEIVE_DATA
  32                   6          WAIT_START -> IDLE  
  46                   7          RECEIVE_DATA -> RECEIVE_STOP
  46                   8          RECEIVE_DATA -> RECEIVE_PARITY
  32                   9          RECEIVE_DATA -> IDLE
  48                  10          RECEIVE_STOP -> FINISH
  32                  11          RECEIVE_STOP -> IDLE
  47                  12          RECEIVE_PARITY -> RECEIVE_STOP
  32                  13          RECEIVE_PARITY -> IDLE
  49                  14          FINISH -> IDLE      


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   8         3         5    37.50%
        FSM Transitions             15         2        13    13.33%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        11        10    52.38%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/receiver_controller_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/receiver/receiver_controller.sv
    30              1                          6     
    32              1                          2     
    34              1                          4     
    40              1                       1289     
    42              1                          3     
    43              1                          1     
    44              1                       1284     
    45              1                    ***0***     
    46              1                    ***0***     
    47              1                    ***0***     
    48              1                    ***0***     
    49              1                    ***0***     
    53              1                          4     
    54              1                          4     
    55              1                          4     
    56              1                          4     
    59              1                    ***0***     
    60              1                    ***0***     
    63              1                    ***0***     
    66              1                    ***0***     
    68              1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         42        18        24    42.85%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst/receiver_controller_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          clk_1x_i           1           1                              100.00 
                                          clk_2x_i           1           1                              100.00 
                                     current_state               ENUM type       Value       Count 
                                                                      IDLE           1      100.00 
                                                                       RTS           1      100.00 
                                                                      SCAN           1      100.00 
                                                                WAIT_START           0        0.00 
                                                              RECEIVE_DATA           0        0.00 
                                                            RECEIVE_PARITY           0        0.00 
                                                              RECEIVE_STOP           0        0.00 
                                                                    FINISH           0        0.00 
                                      data_o_valid           0           0                                0.00 
                                        next_state               ENUM type       Value       Count 
                                                                      IDLE           1      100.00 
                                                                       RTS           1      100.00 
                                                                      SCAN           1      100.00 
                                                                WAIT_START           0        0.00 
                                                              RECEIVE_DATA           0        0.00 
                                                            RECEIVE_PARITY           0        0.00 
                                                              RECEIVE_STOP           0        0.00 
                                                                    FINISH           0        0.00 
                                       parity_en_i           1           1                              100.00 
                                   receive_data_en           0           0                                0.00 
                                 receive_data_fi_i           1           0                               50.00 
                                        receive_en           0           0                                0.00 
                                receive_total_fi_i           1           0                               50.00 
                                           reset_n           0           1                               50.00 
                                            rts_ni           0           0                                0.00 
                                           rx_en_i           0           1                               50.00 
                              start_bit_detected_i           0           0                                0.00 

Total Node Count     =         29 
Toggled Node Count   =         10 
Untoggled Node Count =         19 

Toggle Coverage      =      42.85% (18 of 42 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_rx_top_inst/uart_rx_inst
=== Design Unit: work.uart_receiver
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        22         3    88.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/receiver/uart_receiver.sv
------------------------------------IF Branch------------------------------------
    31                                         6     Count coming in to IF
    31              1                          3     
    33              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    44                                         4     Count coming in to IF
    44              1                          3     
    46              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    64                                         8     Count coming in to IF
    64              1                          4     
    64              2                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                         7     Count coming in to IF
    75              1                          4     
    76              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                         5     Count coming in to IF
    76              2                    ***0***     
    76              3                          5     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    90                                        34     Count coming in to CASE
    91              1                          9     
    95              1                          8     
    99              1                          8     
    103             1                          8     
                                               1     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                       66     Count coming in to IF
    113             1                          2     
    123             1                         64     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                        4     Count coming in to IF
    138             1                          2     
    140             1                    ***0***     
    142             1                          1     
                                               1     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    149                                    10257     Count coming in to IF
    149             1                          2     
    151             1                       5127     
                                            5128     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     22         6        16    27.27%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst --

  File ../../hdl/receiver/uart_receiver.sv
----------------Focused Expression View-----------------
Line       53 Item    1  ((clk_div == 15) & tick_i)
Expression totals: 2 of 2 input terms covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (clk_div == 15)         Y
           tick_i         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (clk_div == 15)_0     tick_i                        
  Row   2:          1  (clk_div == 15)_1     tick_i                        
  Row   3:          1  tick_i_0              (clk_div == 15)               
  Row   4:          1  tick_i_1              (clk_div == 15)               

----------------Focused Expression View-----------------
Line       54 Item    1  ((clk_div == 14) & tick_i)
Expression totals: 2 of 2 input terms covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (clk_div == 14)         Y
           tick_i         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (clk_div == 14)_0     tick_i                        
  Row   2:          1  (clk_div == 14)_1     tick_i                        
  Row   3:          1  tick_i_0              (clk_div == 14)               
  Row   4:          1  tick_i_1              (clk_div == 14)               

----------------Focused Expression View-----------------
Line       57 Item    1  (clk_1x & receive_en)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      clk_1x         N  No hits                  Hit '_0' and '_1'
  receive_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  clk_1x_0              receive_en                    
  Row   2:    ***0***  clk_1x_1              receive_en                    
  Row   3:          1  receive_en_0          clk_1x                        
  Row   4:    ***0***  receive_en_1          clk_1x                        

----------------Focused Expression View-----------------
Line       58 Item    1  (clk_1x & receive_data_en)
Expression totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
           clk_1x         N  No hits                  Hit '_0' and '_1'
  receive_data_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  clk_1x_0              receive_data_en               
  Row   2:    ***0***  clk_1x_1              receive_data_en               
  Row   3:          1  receive_data_en_0     clk_1x                        
  Row   4:    ***0***  receive_data_en_1     clk_1x                        

----------------Focused Expression View-----------------
Line       60 Item    1  (count_data == data_size_sampled)
Expression totals: 1 of 1 input term covered = 100.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (count_data == data_size_sampled)         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (count_data == data_size_sampled)_0  -                             
  Row   2:          1  (count_data == data_size_sampled)_1  -                             

----------------Focused Expression View-----------------
Line       61 Item    1  (count_data == total_data_size_sampled)
Expression totals: 1 of 1 input term covered = 100.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (count_data == total_data_size_sampled)         Y

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:          1  (count_data == total_data_size_sampled)_0  -                             
  Row   2:          1  (count_data == total_data_size_sampled)_1  -                             

----------------Focused Expression View-----------------
Line       63 Item    1  (d1 & ~tx_sync)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
          d1         N  '_1' not hit             Hit '_1'
     tx_sync         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  d1_0                  ~tx_sync                      
  Row   2:    ***0***  d1_1                  ~tx_sync                      
  Row   3:    ***0***  tx_sync_0             d1                            
  Row   4:          1  tx_sync_1             d1                            

----------------Focused Expression View-----------------
Line       67 Item    1  ((count_data == data_size_sampled) & data_receive_en)
Expression totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (count_data == data_size_sampled)         N  No hits                  Hit '_0' and '_1'
                    data_receive_en         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (count_data == data_size_sampled)_0  data_receive_en               
  Row   2:    ***0***  (count_data == data_size_sampled)_1  data_receive_en               
  Row   3:          1  data_receive_en_0                    (count_data == data_size_sampled)
  Row   4:    ***0***  data_receive_en_1                    (count_data == data_size_sampled)

----------------Focused Expression View-----------------
Line       78 Item    1  ((count_data == ((data_size_sampled + parity_en_i) + 1)) && data_receive_en)
Expression totals: 0 of 2 input terms covered = 0.00%

                                               Input Term   Covered  Reason for no coverage   Hint
                                              -----------  --------  -----------------------  --------------
  (count_data == ((data_size_sampled + parity_en_i) + 1))         N  '_1' not hit             Hit '_1'
                                          data_receive_en         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                 Non-masking condition(s)      
 ---------  ---------  --------------------                                       -------------------------     
  Row   1:          1  (count_data == ((data_size_sampled + parity_en_i) + 1))_0  -                             
  Row   2:    ***0***  (count_data == ((data_size_sampled + parity_en_i) + 1))_1  data_receive_en               
  Row   3:    ***0***  data_receive_en_0                                          (count_data == ((data_size_sampled + parity_en_i) + 1))
  Row   4:    ***0***  data_receive_en_1                                          (count_data == ((data_size_sampled + parity_en_i) + 1))

----------------Focused Expression View-----------------
Line       79 Item    1  ((count_data == ((data_size_sampled + parity_en_i) + 2)) && data_receive_en)
Expression totals: 0 of 2 input terms covered = 0.00%

                                               Input Term   Covered  Reason for no coverage   Hint
                                              -----------  --------  -----------------------  --------------
  (count_data == ((data_size_sampled + parity_en_i) + 2))         N  '_1' not hit             Hit '_1'
                                          data_receive_en         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                 Non-masking condition(s)      
 ---------  ---------  --------------------                                       -------------------------     
  Row   1:          1  (count_data == ((data_size_sampled + parity_en_i) + 2))_0  -                             
  Row   2:    ***0***  (count_data == ((data_size_sampled + parity_en_i) + 2))_1  data_receive_en               
  Row   3:    ***0***  data_receive_en_0                                          (count_data == ((data_size_sampled + parity_en_i) + 2))
  Row   4:    ***0***  data_receive_en_1                                          (count_data == ((data_size_sampled + parity_en_i) + 2))

----------------Focused Expression View-----------------
Line       83 Item    1  ((stop_bit_1_check_sampled & ~tx_sync) | ((~tx_sync & stop_bit_num_i) & stop_bit_2_check_sampled))
Expression totals: 0 of 4 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  stop_bit_1_check_sampled         N  '_1' not hit             Hit '_1'
                   tx_sync         N  No hits                  Hit '_0' and '_1'
            stop_bit_num_i         N  No hits                  Hit '_0' and '_1'
  stop_bit_2_check_sampled         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  stop_bit_1_check_sampled_0  (~((~tx_sync & stop_bit_num_i) & stop_bit_2_check_sampled) && ~tx_sync)
  Row   2:    ***0***  stop_bit_1_check_sampled_1  (~((~tx_sync & stop_bit_num_i) & stop_bit_2_check_sampled) && ~tx_sync)
  Row   3:    ***0***  tx_sync_0                   (~((~tx_sync & stop_bit_num_i) & stop_bit_2_check_sampled) && stop_bit_1_check_sampled), (~(stop_bit_1_check_sampled & ~tx_sync) && stop_bit_2_check_sampled && stop_bit_num_i)
  Row   4:    ***0***  tx_sync_1                   stop_bit_1_check_sampled, (stop_bit_2_check_sampled && stop_bit_num_i)
  Row   5:    ***0***  stop_bit_num_i_0            (~(stop_bit_1_check_sampled & ~tx_sync) && stop_bit_2_check_sampled && ~tx_sync)
  Row   6:    ***0***  stop_bit_num_i_1            (~(stop_bit_1_check_sampled & ~tx_sync) && stop_bit_2_check_sampled && ~tx_sync)
  Row   7:    ***0***  stop_bit_2_check_sampled_0  (~(stop_bit_1_check_sampled & ~tx_sync) && (~tx_sync & stop_bit_num_i))
  Row   8:    ***0***  stop_bit_2_check_sampled_1  (~(stop_bit_1_check_sampled & ~tx_sync) && (~tx_sync & stop_bit_num_i))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        51         2    96.22%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/receiver/uart_receiver.sv
    30              1                          6     
    32              1                          3     
    34              1                          3     
    43              1                          4     
    45              1                          3     
    47              1                    ***0***     
    53              1                      10257     
    54              1                      10257     
    57              1                        643     
    58              1                        643     
    60              1                         34     
    61              1                         34     
    63              1                          5     
    64              1                          9     
    67              1                         35     
    75              1                         10     
    78              1                         39     
    79              1                         39     
    83              1                         12     
    89              1                         34     
    92              1                          9     
    93              1                          9     
    96              1                          8     
    97              1                          8     
    100             1                          8     
    101             1                          8     
    104             1                          8     
    105             1                          8     
    108             1                         34     
    112             1                         66     
    114             1                          2     
    115             1                          2     
    116             1                          2     
    117             1                          2     
    118             1                          2     
    119             1                          2     
    120             1                          2     
    121             1                          2     
    124             1                         64     
    125             1                         64     
    126             1                         64     
    127             1                         64     
    128             1                         64     
    129             1                         64     
    130             1                         64     
    131             1                         64     
    137             1                          4     
    139             1                          2     
    141             1                    ***0***     
    143             1                          1     
    148             1                      10257     
    150             1                          2     
    152             1                       5127     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        170        67       103    39.41%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_rx_top_inst/uart_rx_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                            clk_1x           1           1                              100.00 
                                            clk_2x           1           1                              100.00 
                                      clk_div[3-0]           1           1                              100.00 
                                   count_data[3-0]           0           0                                0.00 
                                                d1           0           1                               50.00 
                                         data[7-0]           0           0                                0.00 
                               data_bit_num_i[0-1]           1           1                              100.00 
                                       data_o[7-0]           0           0                                0.00 
                                      data_o_valid           0           0                                0.00 
                                 data_receive[0-7]           0           0                                0.00 
                                   data_receive_en           0           0                                0.00 
                                    data_size[3-0]           1           1                              100.00 
                            data_size_sampled[3-0]           1           1                              100.00 
                                        parity_bit           0           0                                0.00 
                                parity_bit_sampled           0           0                                0.00 
                                      parity_check           0           0                                0.00 
                              parity_check_sampled           0           0                                0.00 
                                       parity_en_i           1           1                              100.00 
                                        parity_err           0           0                                0.00 
                                      parity_err_o           0           0                                0.00 
                                     parity_type_i           0           1                               50.00 
                                   receive_data_en           0           0                                0.00 
                                   receive_data_fi           1           0                               50.00 
                                        receive_en           0           0                                0.00 
                                receive_total_fi_i           1           0                               50.00 
                                           reset_n           0           1                               50.00 
                                            rts_ni           0           0                                0.00 
                                           rx_en_i           0           1                               50.00 
                                  shift_receive_en           0           0                                0.00 
                                start_bit_detected           0           0                                0.00 
                                  stop_bit_1_check           0           0                                0.00 
                          stop_bit_1_check_sampled           0           0                                0.00 
                                  stop_bit_2_check           0           0                                0.00 
                          stop_bit_2_check_sampled           0           0                                0.00 
                                      stop_bit_err           0           0                                0.00 
                                    stop_bit_err_o           0           0                                0.00 
                                    stop_bit_num_i           1           1                              100.00 
                                stop_bit_size[1-0]           1           1                              100.00 
                                            tick_i           1           1                              100.00 
                              total_data_size[3-0]           1           1                              100.00 
                      total_data_size_sampled[3-0]           1           1                              100.00 
                                              tx_i           0           0                                0.00 
                                           tx_sync           0           1                               50.00 

Total Node Count     =         85 
Toggled Node Count   =         30 
Untoggled Node Count =         55 

Toggle Coverage      =      39.41% (67 of 170 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_rx_top_inst/fifo_rx_inst
=== Design Unit: work.receiver_fifo
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         4         2    66.66%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_rx_top_inst/fifo_rx_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/fifo/receiver_fifo.sv
------------------------------------IF Branch------------------------------------
    33                                         3     Count coming in to IF
    33              1                          2     
    37              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                         1     Count coming in to IF
    43              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         1         5    16.66%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/uart_rx_top_inst/fifo_rx_inst --

  File ../../hdl/fifo/receiver_fifo.sv
----------------Focused Condition View-------------------
Line       33 Item    1  (fifo_rx_reset_i | ~reset_n)
Condition totals: 1 of 2 input terms covered = 50.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  fifo_rx_reset_i         N  '_1' not hit             Hit '_1'
          reset_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_rx_reset_i_0     reset_n                       
  Row   2:    ***0***  fifo_rx_reset_i_1     reset_n                       
  Row   3:          1  reset_n_0             ~fifo_rx_reset_i              
  Row   4:          1  reset_n_1             ~fifo_rx_reset_i              

----------------Focused Condition View-------------------
Line       38 Item    1  (fifo_rx_push_i & ~fifo_rx_full_o)
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  fifo_rx_push_i         N  '_1' not hit             Hit '_1'
  fifo_rx_full_o         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fifo_rx_push_i_0      ~fifo_rx_full_o               
  Row   2:    ***0***  fifo_rx_push_i_1      ~fifo_rx_full_o               
  Row   3:    ***0***  fifo_rx_full_o_0      fifo_rx_push_i                
  Row   4:    ***0***  fifo_rx_full_o_1      fifo_rx_push_i                

----------------Focused Condition View-------------------
Line       43 Item    1  (fifo_rx_pop_i & ~fifo_rx_empty_o)
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
    fifo_rx_pop_i         N  No hits                  Hit '_0' and '_1'
  fifo_rx_empty_o         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fifo_rx_pop_i_0       ~fifo_rx_empty_o              
  Row   2:    ***0***  fifo_rx_pop_i_1       ~fifo_rx_empty_o              
  Row   3:    ***0***  fifo_rx_empty_o_0     fifo_rx_pop_i                 
  Row   4:    ***0***  fifo_rx_empty_o_1     fifo_rx_pop_i                 


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         1         2    33.33%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_rx_top_inst/fifo_rx_inst --

  File ../../hdl/fifo/receiver_fifo.sv
----------------Focused Expression View-----------------
Line       26 Item    1  (count >= TRIG_LEVELS[fifo_rx_trig_level_i])
Expression totals: 1 of 1 input term covered = 100.00%

                                    Input Term   Covered  Reason for no coverage   Hint
                                   -----------  --------  -----------------------  --------------
  (count >= TRIG_LEVELS[fifo_rx_trig_level_i])         Y

     Rows:       Hits  FEC Target                                      Non-masking condition(s)      
 ---------  ---------  --------------------                            -------------------------     
  Row   1:          1  (count >= TRIG_LEVELS[fifo_rx_trig_level_i])_0  -                             
  Row   2:          1  (count >= TRIG_LEVELS[fifo_rx_trig_level_i])_1  -                             

----------------Focused Expression View-----------------
Line       28 Item    1  (count == 0)
Expression totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Expression View-----------------
Line       29 Item    1  (count == 16)
Expression totals: 0 of 1 input term covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 16)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 16)_0       -                             
  Row   2:    ***0***  (count == 16)_1       -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         8         5    61.53%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_rx_top_inst/fifo_rx_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/fifo/receiver_fifo.sv
    26              1                          3     
    28              1                          2     
    29              1                          2     
    30              1                          2     
    32              1                          3     
    34              1                          2     
    35              1                          2     
    36              1                          2     
    39              1                    ***0***     
    40              1                    ***0***     
    41              1                    ***0***     
    44              1                    ***0***     
    45              1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         78         3        75     3.84%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_rx_top_inst/fifo_rx_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                        count[4-0]           0           0                                0.00 
                                   fifo_rx_empty_o           0           0                                0.00 
                                    fifo_rx_full_o           0           0                                0.00 
                                    fifo_rx_i[0-7]           0           0                                0.00 
                                    fifo_rx_o[7-0]           0           0                                0.00 
                                     fifo_rx_pop_i           0           0                                0.00 
                                    fifo_rx_push_i           0           0                                0.00 
                                   fifo_rx_reset_i           0           0                                0.00 
                         fifo_rx_trig_level_i[0-1]           0           0                                0.00 
                               fifo_rx_triggered_o           0           0                                0.00 
                                       rd_ptr[3-0]           0           0                                0.00 
                                           reset_n           0           1                               50.00 
                                       wr_ptr[3-0]           0           0                                0.00 

Total Node Count     =         39 
Toggled Node Count   =          1 
Untoggled Node Count =         38 

Toggle Coverage      =       3.84% (3 of 78 bins)

=================================================================================
=== Instance: /testbench/DUT/uart_rx_top_inst
=== Design Unit: work.uart_rx_top
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13         8         5    61.53%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT/uart_rx_top_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/uart_rx_top.sv
------------------------------------IF Branch------------------------------------
    52                                         3     Count coming in to IF
    52              1                          2     
    54              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***     
    57              1                    ***0***     
    59              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                         3     Count coming in to IF
    84              1                          2     
    86              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                         4     Count coming in to IF
    95              1                          1     
    98              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                        6     Count coming in to IF
    104             1                          2     
    107             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT/uart_rx_top_inst --

  File ../../hdl/uart_rx_top.sv
-----------Focused Condition View (Bimodal)--------------
Line       57 Item    1  ((trigger_fifo_lt_14 & fifo_rx_triggered) | (~trigger_fifo_lt_14 & fifo_rx_triggered))
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage                  Hint
           -----------  --------  --------------------------------------  --------------
    trigger_fifo_lt_14         N  No hits                                Hit '_0' and '_1' for different outputs
     fifo_rx_triggered         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target              Non-masking condition(s)               

---------  ----------  ----------  --------------------    -------------------------              
 Row   1:           0           0  trigger_fifo_lt_14_0    fifo_rx_triggered                      
 Row   2:           0           0  trigger_fifo_lt_14_1    fifo_rx_triggered                      
 Row   3:           0           0  fifo_rx_triggered_0     trigger_fifo_lt_14, ~trigger_fifo_lt_14
 Row   4:           0           0  fifo_rx_triggered_1     trigger_fifo_lt_14, ~trigger_fifo_lt_14

-----------Focused Condition View (Bimodal)--------------
Line       59 Item    1  (((trigger_fifo_lt_14 & rts_no) & fifo_rx_empty_o) | (trigger_fifo_lt_14 ~| fifo_rx_triggered))
Condition totals: 0 of 4 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage                  Hint
           -----------  --------  --------------------------------------  --------------
    trigger_fifo_lt_14         N  No hits                                Hit '_0' and '_1' for different outputs
                rts_no         N  No hits                                Hit '_0' and '_1' for different outputs
       fifo_rx_empty_o         N  No hits                                Hit '_0' and '_1' for different outputs
     fifo_rx_triggered         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target              Non-masking condition(s)                                                                               

---------  ----------  ----------  --------------------    -------------------------                                                                              
 Row   1:           0           0  trigger_fifo_lt_14_0    (~(trigger_fifo_lt_14 ~| fifo_rx_triggered) && fifo_rx_empty_o && rts_no), ~fifo_rx_triggered          
 Row   2:           0           0  trigger_fifo_lt_14_1    (fifo_rx_empty_o && rts_no), (~((trigger_fifo_lt_14 & rts_no) & fifo_rx_empty_o) && ~fifo_rx_triggered)
 Row   3:           0           0  rts_no_0                (fifo_rx_empty_o && trigger_fifo_lt_14)                                                                
 Row   4:           0           0  rts_no_1                (fifo_rx_empty_o && trigger_fifo_lt_14)                                                                
 Row   5:           0           0  fifo_rx_empty_o_0       (~(trigger_fifo_lt_14 ~| fifo_rx_triggered) && (trigger_fifo_lt_14 & rts_no))                          
 Row   6:           0           0  fifo_rx_empty_o_1       (~(trigger_fifo_lt_14 ~| fifo_rx_triggered) && (trigger_fifo_lt_14 & rts_no))                          
 Row   7:           0           0  fifo_rx_triggered_0     ~trigger_fifo_lt_14                                                                                    
 Row   8:           0           0  fifo_rx_triggered_1     ~trigger_fifo_lt_14                                                                                    


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     12         0        12     0.00%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT/uart_rx_top_inst --

  File ../../hdl/uart_rx_top.sv
----------------Focused Expression View-----------------
Line       31 Item    1  (fifo_rx_trig_level_i[0] ~& fifo_rx_trig_level_i[1])
Expression totals: 0 of 2 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  fifo_rx_trig_level_i[0]         N  No hits                  Hit '_0' and '_1'
  fifo_rx_trig_level_i[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  fifo_rx_trig_level_i[0]_0  fifo_rx_trig_level_i[1]       
  Row   2:    ***0***  fifo_rx_trig_level_i[0]_1  fifo_rx_trig_level_i[1]       
  Row   3:    ***0***  fifo_rx_trig_level_i[1]_0  fifo_rx_trig_level_i[0]       
  Row   4:    ***0***  fifo_rx_trig_level_i[1]_1  fifo_rx_trig_level_i[0]       

----------------Focused Expression View-----------------
Line       66 Item    1  (fifo_en_i && receiver_data_valid)
Expression totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
            fifo_en_i         N  '_1' not hit             Hit '_1'
  receiver_data_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  fifo_en_i_0            -                             
  Row   2:    ***0***  fifo_en_i_1            receiver_data_valid           
  Row   3:          1  receiver_data_valid_0  fifo_en_i                     
  Row   4:    ***0***  receiver_data_valid_1  fifo_en_i                     

----------------Focused Expression View-----------------
Line       91 Item    1  (~fifo_rx_pop_i & fifo_rx_pop_d)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fifo_rx_pop_i         N  No hits                  Hit '_0' and '_1'
  fifo_rx_pop_d         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fifo_rx_pop_i_0       fifo_rx_pop_d                 
  Row   2:    ***0***  fifo_rx_pop_i_1       fifo_rx_pop_d                 
  Row   3:          1  fifo_rx_pop_d_0       ~fifo_rx_pop_i                
  Row   4:    ***0***  fifo_rx_pop_d_1       ~fifo_rx_pop_i                

----------------Focused Expression View-----------------
Line       92 Item    1  ((fifo_en_i & fifo_rx_full_o) & receiver_data_valid)
Expression totals: 0 of 3 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
            fifo_en_i         N  No hits                  Hit '_0' and '_1'
       fifo_rx_full_o         N  No hits                  Hit '_0' and '_1'
  receiver_data_valid         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  fifo_en_i_0            (receiver_data_valid && fifo_rx_full_o)
  Row   2:    ***0***  fifo_en_i_1            (receiver_data_valid && fifo_rx_full_o)
  Row   3:    ***0***  fifo_rx_full_o_0       (receiver_data_valid && fifo_en_i)
  Row   4:    ***0***  fifo_rx_full_o_1       (receiver_data_valid && fifo_en_i)
  Row   5:    ***0***  receiver_data_valid_0  (fifo_en_i & fifo_rx_full_o)  
  Row   6:    ***0***  receiver_data_valid_1  (fifo_en_i & fifo_rx_full_o)  

-----------Focused Expression View (Bimodal)------------
Line       97 Item    1  ((fifo_rx_empty_o & receiver_data_valid) | (~fifo_rx_empty_o & negedge_rx_pop))
Expression totals: 0 of 3 input terms covered = 0.00%

             Input Term   Covered  Reason for no coverage                  Hint
            -----------  --------  --------------------------------------  --------------
        fifo_rx_empty_o         N  No hits                                Hit '_0' and '_1' for different outputs
    receiver_data_valid         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
         negedge_rx_pop         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target               Non-masking condition(s)                                                         

---------  ----------  ----------  --------------------     -------------------------                                                        
 Row   1:           0           0  fifo_rx_empty_o_0        (~(~fifo_rx_empty_o & negedge_rx_pop) && receiver_data_valid), negedge_rx_pop    
 Row   2:           0           0  fifo_rx_empty_o_1        receiver_data_valid, (~(fifo_rx_empty_o & receiver_data_valid) && negedge_rx_pop)
 Row   3:           1           0  receiver_data_valid_0    fifo_rx_empty_o                                                                  
 Row   4:           0           0  receiver_data_valid_1    fifo_rx_empty_o                                                                  
 Row   5:           0           0  negedge_rx_pop_0         ~fifo_rx_empty_o                                                                 
 Row   6:           0           0  negedge_rx_pop_1         ~fifo_rx_empty_o                                                                 


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        19         3    86.36%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT/uart_rx_top_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/uart_rx_top.sv
    31              1                          2     
    51              1                          3     
    53              1                          2     
    56              1                    ***0***     
    58              1                    ***0***     
    60              1                    ***0***     
    66              1                          4     
    83              1                          3     
    85              1                          2     
    87              1                          1     
    91              1                          2     
    92              1                          5     
    94              1                          4     
    96              1                          1     
    97              1                          1     
    99              1                          3     
    100             1                          3     
    103             1                          6     
    105             1                          2     
    106             1                          2     
    108             1                          4     
    109             1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        126        16       110    12.69%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT/uart_rx_top_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                               data_bit_num_i[0-1]           1           1                              100.00 
                                       data_o[7-0]           0           0                                0.00 
                                      data_o_valid           0           0                                0.00 
                                        data_valid           0           0                                0.00 
                                         fifo_en_i           0           1                               50.00 
                                     fifo_out[7-0]           0           0                                0.00 
                                         fifo_push           0           0                                0.00 
                                   fifo_rx_empty_o           0           0                                0.00 
                                    fifo_rx_full_o           0           0                                0.00 
                                   fifo_rx_overrun           0           0                                0.00 
                                     fifo_rx_pop_d           0           0                                0.00 
                                     fifo_rx_pop_i           0           0                                0.00 
                                   fifo_rx_reset_i           0           0                                0.00 
                         fifo_rx_trig_level_i[0-1]           0           0                                0.00 
                                 fifo_rx_triggered           0           0                                0.00 
                                       force_rts_i           0           0                                0.00 
                                           hf_en_i           0           0                                0.00 
                                          msg[7-0]           0           0                                0.00 
                                    negedge_rx_pop           0           0                                0.00 
                                       parity_en_i           1           1                              100.00 
                                      parity_err_o           0           0                                0.00 
                                     parity_type_i           0           1                               50.00 
                                receiver_data[7-0]           0           0                                0.00 
                               receiver_data_valid           0           0                                0.00 
                                           reset_n           0           1                               50.00 
                                            rts_no           0           0                                0.00 
                                           rx_en_i           0           1                               50.00 
                                    stop_bit_err_o           0           0                                0.00 
                                    stop_bit_num_i           1           1                              100.00 
                                            tick_i           1           1                              100.00 
                                trigger_fifo_lt_14           0           0                                0.00 
                                              tx_i           0           0                                0.00 

Total Node Count     =         63 
Toggled Node Count   =          6 
Untoggled Node Count =         57 

Toggle Coverage      =      12.69% (16 of 126 bins)

=================================================================================
=== Instance: /testbench/DUT
=== Design Unit: work.apb_uart
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        50        33        17    66.00%

================================Branch Details================================

Branch Coverage for instance /testbench/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/apb_uart.sv
------------------------------------IF Branch------------------------------------
    88                                         7     Count coming in to IF
    88              1                          2     
    90              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                      196     Count coming in to IF
    105             1                          2     
    107             1                         32     
    109             1                    ***0***     
                                             162     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    116                                        3     Count coming in to IF
    116             1                          2     
    118             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    195                                      166     Count coming in to IF
    195             1                          2     
    197             1                        164     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    198                                      164     Count coming in to IF
    198             1                         32     
                                             132     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                      164     Count coming in to IF
    201             1                          1     
                                             163     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    205                                      164     Count coming in to IF
    205             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    208                                      164     Count coming in to IF
    208             1                        164     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    212                                      164     Count coming in to IF
    212             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    215                                      164     Count coming in to IF
    215             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    219                                      164     Count coming in to IF
    219             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    222                                      164     Count coming in to IF
    222             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    226                                      164     Count coming in to IF
    226             1                         68     
                                              96     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    229                                      164     Count coming in to IF
    229             1                         96     
                                              68     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    233                                      164     Count coming in to IF
    233             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    236                                      164     Count coming in to IF
    236             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    240                                      164     Count coming in to IF
    240             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    243                                      164     Count coming in to IF
    243             1                    ***0***     
                                             164     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    254                                        5     Count coming in to IF
    254             1                          3     
    257             1                    ***0***     
    260             1                    ***0***     
                                               2     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    273                                      133     Count coming in to IF
    273             1                          2     
    275             1                        131     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    276                                      131     Count coming in to IF
    276             1                    ***0***     
    278             1                        131     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    279                                      131     Count coming in to IF
    279             1                    ***0***     
    281             1                    ***0***     
    283             1                    ***0***     
                                             131     All False Count
Branch totals: 1 hit of 4 branches = 25.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11         0        11     0.00%

================================Condition Details================================

Condition Coverage for instance /testbench/DUT --

  File ../../hdl/apb_uart.sv
-----------Focused Condition View (Bimodal)--------------
Line       109 Item    1  (((fcr[0] ~| tdr_empty) & ocr[1]) | ((fcr[0] & ocr[1]) & fifo_tx_empty))
Condition totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
           fcr[0]         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
        tdr_empty         N  No hits                                Hit '_0' and '_1' for different outputs
           ocr[1]         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    fifo_tx_empty         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                                                  

---------  ----------  ----------  --------------------  -------------------------                                                                 
 Row   1:           0           0  fcr[0]_0              (ocr[1] && ~tdr_empty), (~((fcr[0] ~| tdr_empty) & ocr[1]) && fifo_tx_empty && ocr[1])    
 Row   2:           1           0  fcr[0]_1              (~((fcr[0] & ocr[1]) & fifo_tx_empty) && ocr[1] && ~tdr_empty), (fifo_tx_empty && ocr[1]) 
 Row   3:           0           0  tdr_empty_0           (ocr[1] && ~fcr[0])                                                                       
 Row   4:           0           0  tdr_empty_1           (ocr[1] && ~fcr[0])                                                                       
 Row   5:           1           0  ocr[1]_0              (fcr[0] ~| tdr_empty), (fifo_tx_empty && fcr[0])                                          
 Row   6:           0           0  ocr[1]_1              (~((fcr[0] & ocr[1]) & fifo_tx_empty) && (fcr[0] ~| tdr_empty)), (fifo_tx_empty && fcr[0])
 Row   7:           1           0  fifo_tx_empty_0       (~((fcr[0] ~| tdr_empty) & ocr[1]) && (fcr[0] & ocr[1]))                                  
 Row   8:           0           0  fifo_tx_empty_1       (~((fcr[0] ~| tdr_empty) & ocr[1]) && (fcr[0] & ocr[1]))                                  

----------------Focused Condition View-------------------
Line       279 Item    1  (ier[2] & lsr_stt)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      ier[2]         N  '_1' not hit             Hit '_1'
     lsr_stt         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  ier[2]_0              lsr_stt                       
  Row   2:    ***0***  ier[2]_1              lsr_stt                       
  Row   3:    ***0***  lsr_stt_0             ier[2]                        
  Row   4:    ***0***  lsr_stt_1             ier[2]                        

----------------Focused Condition View-------------------
Line       281 Item    1  (ier[0] & ~rdr_empty)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      ier[0]         N  No hits                  Hit '_0' and '_1'
   rdr_empty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  ier[0]_0              ~rdr_empty                    
  Row   2:    ***0***  ier[0]_1              ~rdr_empty                    
  Row   3:    ***0***  rdr_empty_0           ier[0]                        
  Row   4:    ***0***  rdr_empty_1           ier[0]                        

----------------Focused Condition View-------------------
Line       283 Item    1  ((ier[1] & tdr_empty) & ocr[1])
Condition totals: 0 of 3 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      ier[1]         N  No hits                  Hit '_0' and '_1'
   tdr_empty         N  No hits                  Hit '_0' and '_1'
      ocr[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  ier[1]_0              (ocr[1] && tdr_empty)         
  Row   2:    ***0***  ier[1]_1              (ocr[1] && tdr_empty)         
  Row   3:    ***0***  tdr_empty_0           (ocr[1] && ier[1])            
  Row   4:    ***0***  tdr_empty_1           (ocr[1] && ier[1])            
  Row   5:    ***0***  ocr[1]_0              (ier[1] & tdr_empty)          
  Row   6:    ***0***  ocr[1]_1              (ier[1] & tdr_empty)          


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     53         9        44    16.98%

================================Expression Details================================

Expression Coverage for instance /testbench/DUT --

  File ../../hdl/apb_uart.sv
----------------Focused Expression View-----------------
Line       65 Item    1  ((~pwrite & pready) & (paddr == ADDR_RDR))
Expression totals: 0 of 3 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
               pwrite         N  No hits                  Hit '_0' and '_1'
               pready         N  No hits                  Hit '_0' and '_1'
  (paddr == ADDR_RDR)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  pwrite_0               ((paddr == ADDR_RDR) && pready)
  Row   2:    ***0***  pwrite_1               ((paddr == ADDR_RDR) && pready)
  Row   3:    ***0***  pready_0               ((paddr == ADDR_RDR) && ~pwrite)
  Row   4:    ***0***  pready_1               ((paddr == ADDR_RDR) && ~pwrite)
  Row   5:          1  (paddr == ADDR_RDR)_0  (~pwrite & pready)            
  Row   6:    ***0***  (paddr == ADDR_RDR)_1  (~pwrite & pready)            

----------------Focused Expression View-----------------
Line       66 Item    1  ((pready & pwrite) & (paddr == ADDR_TDR))
Expression totals: 2 of 3 input terms covered = 66.66%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
               pready         Y
               pwrite         N  '_0' not hit             Hit '_0'
  (paddr == ADDR_TDR)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  pready_0               ((paddr == ADDR_TDR) && pwrite)
  Row   2:          1  pready_1               ((paddr == ADDR_TDR) && pwrite)
  Row   3:    ***0***  pwrite_0               ((paddr == ADDR_TDR) && pready)
  Row   4:          1  pwrite_1               ((paddr == ADDR_TDR) && pready)
  Row   5:          1  (paddr == ADDR_TDR)_0  (pready & pwrite)             
  Row   6:          1  (paddr == ADDR_TDR)_1  (pready & pwrite)             

----------------Focused Expression View-----------------
Line       67 Item    1  ((~pwrite & pready) & (paddr == ADDR_LSR))
Expression totals: 1 of 3 input terms covered = 33.33%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
               pwrite         N  '_1' not hit             Hit '_1'
               pready         Y
  (paddr == ADDR_LSR)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  pwrite_0               ((paddr == ADDR_LSR) && pready)
  Row   2:    ***0***  pwrite_1               ((paddr == ADDR_LSR) && pready)
  Row   3:          1  pready_0               ((paddr == ADDR_LSR) && ~pwrite)
  Row   4:          1  pready_1               ((paddr == ADDR_LSR) && ~pwrite)
  Row   5:    ***0***  (paddr == ADDR_LSR)_0  (~pwrite & pready)            
  Row   6:          1  (paddr == ADDR_LSR)_1  (~pwrite & pready)            

----------------Focused Expression View-----------------
Line       68 Item    1  ((~pwrite & pready) & (paddr == ADDR_IIR))
Expression totals: 0 of 3 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
               pwrite         N  No hits                  Hit '_0' and '_1'
               pready         N  No hits                  Hit '_0' and '_1'
  (paddr == ADDR_IIR)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  pwrite_0               ((paddr == ADDR_IIR) && pready)
  Row   2:    ***0***  pwrite_1               ((paddr == ADDR_IIR) && pready)
  Row   3:    ***0***  pready_0               ((paddr == ADDR_IIR) && ~pwrite)
  Row   4:    ***0***  pready_1               ((paddr == ADDR_IIR) && ~pwrite)
  Row   5:          1  (paddr == ADDR_IIR)_0  (~pwrite & pready)            
  Row   6:    ***0***  (paddr == ADDR_IIR)_1  (~pwrite & pready)            

-----------Focused Expression View (Bimodal)------------
Line       80 Item    1  ((fcr[0] ~| rdr_empty) | (fcr[0] & ~fifo_rx_empty))
Expression totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
           fcr[0]         N  No hits                                Hit '_0' and '_1' for different outputs
        rdr_empty         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
    fifo_rx_empty         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                  

---------  ----------  ----------  --------------------  -------------------------                                 
 Row   1:           0           0  fcr[0]_0              ~rdr_empty, (~(fcr[0] ~| rdr_empty) && ~fifo_rx_empty)    
 Row   2:           0           0  fcr[0]_1              (~(fcr[0] & ~fifo_rx_empty) && ~rdr_empty), ~fifo_rx_empty
 Row   3:           0           0  rdr_empty_0           ~fcr[0]                                                   
 Row   4:           1           0  rdr_empty_1           ~fcr[0]                                                   
 Row   5:           0           0  fifo_rx_empty_0       fcr[0]                                                    
 Row   6:           1           0  fifo_rx_empty_1       fcr[0]                                                    

-----------Focused Expression View (Bimodal)------------
Line       83 Item    1  ((~fcr[0] & tdr_empty) | (fcr[0] & fifo_tx_empty))
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
           fcr[0]         N  Both rows hit for same output ->1      Hit either row for output ->0
        tdr_empty         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0
    fifo_tx_empty         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                               

---------  ----------  ----------  --------------------  -------------------------                              
 Row   1:           0           1  fcr[0]_0              tdr_empty, (~(~fcr[0] & tdr_empty) && fifo_tx_empty)   
 Row   2:           0           1  fcr[0]_1              (~(fcr[0] & fifo_tx_empty) && tdr_empty), fifo_tx_empty
 Row   3:           0           0  tdr_empty_0           ~fcr[0]                                                
 Row   4:           0           1  tdr_empty_1           ~fcr[0]                                                
 Row   5:           1           0  fifo_tx_empty_0       fcr[0]                                                 
 Row   6:           0           1  fifo_tx_empty_1       fcr[0]                                                 

----------------Focused Expression View-----------------
Line       84 Item    1  ((fcr[0] & parity_err) & stop_bit_err)
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
        fcr[0]         N  No hits                  Hit '_0' and '_1'
    parity_err         N  No hits                  Hit '_0' and '_1'
  stop_bit_err         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fcr[0]_0              (stop_bit_err && parity_err)  
  Row   2:    ***0***  fcr[0]_1              (stop_bit_err && parity_err)  
  Row   3:    ***0***  parity_err_0          (stop_bit_err && fcr[0])      
  Row   4:    ***0***  parity_err_1          (stop_bit_err && fcr[0])      
  Row   5:    ***0***  stop_bit_err_0        (fcr[0] & parity_err)         
  Row   6:    ***0***  stop_bit_err_1        (fcr[0] & parity_err)         

----------------Focused Expression View-----------------
Line       85 Item    1  (((fcr[0] ~| rdr_empty) & data_o_valid) | fifo_rx_overrun)
Expression totals: 0 of 4 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
           fcr[0]         N  No hits                  Hit '_0' and '_1'
        rdr_empty         N  No hits                  Hit '_0' and '_1'
     data_o_valid         N  No hits                  Hit '_0' and '_1'
  fifo_rx_overrun         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  fcr[0]_0              (~fifo_rx_overrun && data_o_valid && ~rdr_empty)
  Row   2:    ***0***  fcr[0]_1              (~fifo_rx_overrun && data_o_valid && ~rdr_empty)
  Row   3:    ***0***  rdr_empty_0           (~fifo_rx_overrun && data_o_valid && ~fcr[0])
  Row   4:    ***0***  rdr_empty_1           (~fifo_rx_overrun && data_o_valid && ~fcr[0])
  Row   5:    ***0***  data_o_valid_0        (~fifo_rx_overrun && (fcr[0] ~| rdr_empty))
  Row   6:    ***0***  data_o_valid_1        (~fifo_rx_overrun && (fcr[0] ~| rdr_empty))
  Row   7:          1  fifo_rx_overrun_0     ~((fcr[0] ~| rdr_empty) & data_o_valid)
  Row   8:    ***0***  fifo_rx_overrun_1     ~((fcr[0] ~| rdr_empty) & data_o_valid)

----------------Focused Expression View-----------------
Line       96 Item    1  ((~prdata_prev[0] & cpu_read_lsr) & prdata[0])
Expression totals: 3 of 3 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  prdata_prev[0]         Y
    cpu_read_lsr         Y
       prdata[0]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  prdata_prev[0]_0      (prdata[0] && cpu_read_lsr)   
  Row   2:          1  prdata_prev[0]_1      (prdata[0] && cpu_read_lsr)   
  Row   3:          1  cpu_read_lsr_0        (prdata[0] && ~prdata_prev[0])
  Row   4:          1  cpu_read_lsr_1        (prdata[0] && ~prdata_prev[0])
  Row   5:          1  prdata[0]_0           (~prdata_prev[0] & cpu_read_lsr)
  Row   6:          1  prdata[0]_1           (~prdata_prev[0] & cpu_read_lsr)

-----------Focused Expression View (Bimodal)------------
Line       97 Item    1  ((~fcr[0] & rdr_empty) | (fcr[0] & fifo_rx_empty))
Expression totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
           fcr[0]         N  Both rows hit for same output ->1      Hit either row for output ->0
        rdr_empty         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0
    fifo_rx_empty         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->0

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                               

---------  ----------  ----------  --------------------  -------------------------                              
 Row   1:           0           1  fcr[0]_0              rdr_empty, (~(~fcr[0] & rdr_empty) && fifo_rx_empty)   
 Row   2:           0           1  fcr[0]_1              (~(fcr[0] & fifo_rx_empty) && rdr_empty), fifo_rx_empty
 Row   3:           0           0  rdr_empty_0           ~fcr[0]                                                
 Row   4:           0           1  rdr_empty_1           ~fcr[0]                                                
 Row   5:           0           0  fifo_rx_empty_0       fcr[0]                                                 
 Row   6:           0           1  fifo_rx_empty_1       fcr[0]                                                 

----------------Focused Expression View-----------------
Line       98 Item    1  ((~prdata_prev[2] & cpu_read_lsr) & prdata[2])
Expression totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  prdata_prev[2]         N  No hits                  Hit '_0' and '_1'
    cpu_read_lsr         N  No hits                  Hit '_0' and '_1'
       prdata[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  prdata_prev[2]_0      (prdata[2] && cpu_read_lsr)   
  Row   2:    ***0***  prdata_prev[2]_1      (prdata[2] && cpu_read_lsr)   
  Row   3:    ***0***  cpu_read_lsr_0        (prdata[2] && ~prdata_prev[2])
  Row   4:    ***0***  cpu_read_lsr_1        (prdata[2] && ~prdata_prev[2])
  Row   5:          1  prdata[2]_0           (~prdata_prev[2] & cpu_read_lsr)
  Row   6:    ***0***  prdata[2]_1           (~prdata_prev[2] & cpu_read_lsr)

----------------Focused Expression View-----------------
Line       99 Item    1  ((~prdata_prev[3] & cpu_read_lsr) & prdata[3])
Expression totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  prdata_prev[3]         N  No hits                  Hit '_0' and '_1'
    cpu_read_lsr         N  No hits                  Hit '_0' and '_1'
       prdata[3]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  prdata_prev[3]_0      (prdata[3] && cpu_read_lsr)   
  Row   2:    ***0***  prdata_prev[3]_1      (prdata[3] && cpu_read_lsr)   
  Row   3:    ***0***  cpu_read_lsr_0        (prdata[3] && ~prdata_prev[3])
  Row   4:    ***0***  cpu_read_lsr_1        (prdata[3] && ~prdata_prev[3])
  Row   5:          1  prdata[3]_0           (~prdata_prev[3] & cpu_read_lsr)
  Row   6:    ***0***  prdata[3]_1           (~prdata_prev[3] & cpu_read_lsr)

-----------Focused Expression View (Bimodal)------------
Line       100 Item    1  ((fcr[0] ~| tdr_empty) | (fcr[0] & ~fifo_tx_empty))
Expression totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage                  Hint
      -----------  --------  --------------------------------------  --------------
           fcr[0]         N  '_1' hit but '_0' not hit              Hit '_0' for output ->0 or ->1
        tdr_empty         N  '_1' hit but '_0' is not hit           Hit '_0' for output ->1
    fifo_tx_empty         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                  

---------  ----------  ----------  --------------------  -------------------------                                 
 Row   1:           0           0  fcr[0]_0              ~tdr_empty, (~(fcr[0] ~| tdr_empty) && ~fifo_tx_empty)    
 Row   2:           1           1  fcr[0]_1              (~(fcr[0] & ~fifo_tx_empty) && ~tdr_empty), ~fifo_tx_empty
 Row   3:           0           0  tdr_empty_0           ~fcr[0]                                                   
 Row   4:           1           0  tdr_empty_1           ~fcr[0]                                                   
 Row   5:           0           1  fifo_tx_empty_0       fcr[0]                                                    
 Row   6:           1           0  fifo_tx_empty_1       fcr[0]                                                    

----------------Focused Expression View-----------------
Line       101 Item    1  ((~prdata_prev[5] & cpu_read_lsr) & prdata[5])
Expression totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  prdata_prev[5]         N  No hits                  Hit '_0' and '_1'
    cpu_read_lsr         N  No hits                  Hit '_0' and '_1'
       prdata[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  prdata_prev[5]_0      (prdata[5] && cpu_read_lsr)   
  Row   2:    ***0***  prdata_prev[5]_1      (prdata[5] && cpu_read_lsr)   
  Row   3:    ***0***  cpu_read_lsr_0        (prdata[5] && ~prdata_prev[5])
  Row   4:    ***0***  cpu_read_lsr_1        (prdata[5] && ~prdata_prev[5])
  Row   5:          1  prdata[5]_0           (~prdata_prev[5] & cpu_read_lsr)
  Row   6:    ***0***  prdata[5]_1           (~prdata_prev[5] & cpu_read_lsr)

----------------Focused Expression View-----------------
Line       102 Item    1  ((~prdata_prev[6] & cpu_read_lsr) & prdata[6])
Expression totals: 0 of 3 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  prdata_prev[6]         N  No hits                  Hit '_0' and '_1'
    cpu_read_lsr         N  No hits                  Hit '_0' and '_1'
       prdata[6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  prdata_prev[6]_0      (prdata[6] && cpu_read_lsr)   
  Row   2:    ***0***  prdata_prev[6]_1      (prdata[6] && cpu_read_lsr)   
  Row   3:    ***0***  cpu_read_lsr_0        (prdata[6] && ~prdata_prev[6])
  Row   4:    ***0***  cpu_read_lsr_1        (prdata[6] && ~prdata_prev[6])
  Row   5:          1  prdata[6]_0           (~prdata_prev[6] & cpu_read_lsr)
  Row   6:    ***0***  prdata[6]_1           (~prdata_prev[6] & cpu_read_lsr)

----------------Focused Expression View-----------------
Line       113 Item    1  (cpu_read_rdr & ~fifo_rx_empty)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   cpu_read_rdr         N  No hits                  Hit '_0' and '_1'
  fifo_rx_empty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  cpu_read_rdr_0        ~fifo_rx_empty                
  Row   2:    ***0***  cpu_read_rdr_1        ~fifo_rx_empty                
  Row   3:    ***0***  fifo_rx_empty_0       cpu_read_rdr                  
  Row   4:    ***0***  fifo_rx_empty_1       cpu_read_rdr                  

----------------Focused Expression View-----------------
Line       270 Item    1  ((((lsr[2] | lsr[3]) | lsr[4]) | lsr[5]) | lsr[6])
Expression totals: 1 of 5 input terms covered = 20.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      lsr[2]         N  '_1' not hit             Hit '_1'
      lsr[3]         N  '_1' not hit             Hit '_1'
      lsr[4]         Y
      lsr[5]         N  '_1' not hit             Hit '_1'
      lsr[6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  lsr[2]_0              (~lsr[6] && ~lsr[5] && ~lsr[4] && ~lsr[3])
  Row   2:    ***0***  lsr[2]_1              (~lsr[6] && ~lsr[5] && ~lsr[4] && ~lsr[3])
  Row   3:          1  lsr[3]_0              (~lsr[6] && ~lsr[5] && ~lsr[4] && ~lsr[2])
  Row   4:    ***0***  lsr[3]_1              (~lsr[6] && ~lsr[5] && ~lsr[4] && ~lsr[2])
  Row   5:          1  lsr[4]_0              (~lsr[6] && ~lsr[5] && ~(lsr[2] | lsr[3]))
  Row   6:          1  lsr[4]_1              (~lsr[6] && ~lsr[5] && ~(lsr[2] | lsr[3]))
  Row   7:          1  lsr[5]_0              (~lsr[6] && ~((lsr[2] | lsr[3]) | lsr[4]))
  Row   8:    ***0***  lsr[5]_1              (~lsr[6] && ~((lsr[2] | lsr[3]) | lsr[4]))
  Row   9:          1  lsr[6]_0              ~(((lsr[2] | lsr[3]) | lsr[4]) | lsr[5])
 Row   10:    ***0***  lsr[6]_1              ~(((lsr[2] | lsr[3]) | lsr[4]) | lsr[5])


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      55        38        17    69.09%

================================Statement Details================================

Statement Coverage for instance /testbench/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../hdl/apb_uart.sv
    65              1                        579     
    66              1                        579     
    67              1                        579     
    68              1                        579     
    80              1                          5     
    83              1                         70     
    84              1                          3     
    85              1                          6     
    87              1                          7     
    89              1                          2     
    91              1                          5     
    96              1                         70     
    97              1                          5     
    98              1                         68     
    99              1                         68     
    100             1                         70     
    101             1                         68     
    102             1                         68     
    104             1                        196     
    106             1                          2     
    108             1                         32     
    110             1                    ***0***     
    113             1                          3     
    115             1                          3     
    117             1                          2     
    119             1                          1     
    194             1                        166     
    196             1                          2     
    199             1                         32     
    202             1                          1     
    206             1                    ***0***     
    209             1                        164     
    213             1                    ***0***     
    216             1                    ***0***     
    220             1                    ***0***     
    223             1                    ***0***     
    227             1                         68     
    230             1                         96     
    234             1                    ***0***     
    237             1                    ***0***     
    241             1                    ***0***     
    244             1                    ***0***     
    253             1                          5     
    255             1                          3     
    256             1                          3     
    258             1                    ***0***     
    259             1                    ***0***     
    261             1                    ***0***     
    270             1                         70     
    272             1                        133     
    274             1                          2     
    277             1                    ***0***     
    280             1                    ***0***     
    282             1                    ***0***     
    284             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        912       144       768    15.78%

================================Toggle Details================================

Toggle Coverage for instance /testbench/DUT --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            baud_o           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      cpu_read_iir           0           0                                0.00 
                                      cpu_read_lsr           1           1                              100.00 
                                      cpu_read_rdr           0           0                                0.00 
                                     cpu_write_tdr           1           1                              100.00 
                                             cts_n           0           0                                0.00 
                                      data_o_valid           0           0                                0.00 
                                     data_rdy_intr           0           0                                0.00 
                                data_received[0-7]           0           0                                0.00 
                                         fcr[31-1]           0           0                                0.00 
                                            fcr[0]           0           1                               50.00 
                                     fifo_rx_empty           0           0                                0.00 
                                   fifo_rx_overrun           0           0                                0.00 
                                       fifo_rx_pop           0           0                                0.00 
                                 fifo_rx_pop_ready           0           0                                0.00 
                                     fifo_tx_empty           1           1                              100.00 
                                      fifo_tx_full           0           0                                0.00 
                                         hcr[31-0]           0           0                                0.00 
                                         ier[31-0]           0           0                                0.00 
                                         iir[31-0]           0           0                                0.00 
                                               irq           0           0                                0.00 
                                         lcr[31-5]           0           0                                0.00 
                                            lcr[4]           0           1                               50.00 
                                          lcr[3-0]           1           1                              100.00 
                                         lsr[31-5]           0           0                                0.00 
                                            lsr[4]           1           1                              100.00 
                                          lsr[3-1]           0           0                                0.00 
                                            lsr[0]           1           1                              100.00 
                                        lsr0_reset           1           1                              100.00 
                                          lsr0_set           1           1                              100.00 
                                        lsr1_reset           0           0                                0.00 
                                          lsr1_set           0           0                                0.00 
                                        lsr2_reset           0           0                                0.00 
                                          lsr2_set           0           0                                0.00 
                                        lsr3_reset           0           0                                0.00 
                                          lsr3_set           0           0                                0.00 
                                        lsr4_reset           1           1                              100.00 
                                          lsr4_set           1           1                              100.00 
                                        lsr5_reset           0           0                                0.00 
                                          lsr5_set           0           0                                0.00 
                                        lsr6_reset           0           0                                0.00 
                                          lsr6_set           0           0                                0.00 
                                           lsr_stt           1           1                              100.00 
                                         ocr[31-3]           0           0                                0.00 
                                            ocr[2]           0           1                               50.00 
                                            ocr[1]           1           1                              100.00 
                                            ocr[0]           0           1                               50.00 
                                        paddr[0-1]           0           0                                0.00 
                                        paddr[2-4]           1           1                              100.00 
                                       paddr[5-11]           0           0                                0.00 
                                        parity_err           0           0                                0.00 
                                           penable           1           1                              100.00 
                                         prdata[0]           0           1                               50.00 
                                       prdata[1-3]           0           0                                0.00 
                                         prdata[4]           0           1                               50.00 
                                      prdata[5-31]           0           0                                0.00 
                                 prdata_prev[31-5]           0           0                                0.00 
                                    prdata_prev[4]           0           1                               50.00 
                                  prdata_prev[3-1]           0           0                                0.00 
                                    prdata_prev[0]           0           1                               50.00 
                                            pready           1           1                              100.00 
                                          preset_n           0           1                               50.00 
                                              psel           1           1                              100.00 
                                           pslverr           0           0                                0.00 
                                        pstrb[0-3]           0           0                                0.00 
                                      pwdata[0-31]           1           1                              100.00 
                                            pwrite           1           1                              100.00 
                                         rdr[31-0]           0           0                                0.00 
                                         rdr_empty           0           0                                0.00 
                                 received_lsr_intr           0           0                                0.00 
                                             rts_n           0           0                                0.00 
                                                rx           0           0                                0.00 
                                      stop_bit_err           0           0                                0.00 
                                         tdr[31-8]           0           0                                0.00 
                                          tdr[7-0]           1           1                              100.00 
                                         tdr_empty           1           0                               50.00 
                                    tdr_empty_intr           0           0                                0.00 
                                           tick_rx           1           1                              100.00 
                                           tick_tx           1           1                              100.00 
                                                tx           1           1                              100.00 

Total Node Count     =        456 
Toggled Node Count   =         67 
Untoggled Node Count =        389 

Toggle Coverage      =      15.78% (144 of 912 bins)

=================================================================================
=== Instance: /testbench
=== Design Unit: work.testbench
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        17         1    94.44%

================================Statement Details================================

Statement Coverage for instance /testbench --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/testbench.sv
    58              1                          1     
    59              1                          1     
    60              1                          1     
    61              1                          1     
    62              1                          1     
    67              1                          1     
    68              1                          1     
    69              1                         10     
    70              1                         10     
    70              2                         10     
    72              1                          1     
    73              1                          1     
    74              1                   13353312     
    74              2                   13353311     
    91              1                          1     
    92              1                          1     
    93              1                          1     
    94              1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         7         3    70.00%

================================Toggle Details================================

Toggle Coverage for instance /testbench --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          preset_n           0           1                               50.00 
                                             rts_n           0           0                                0.00 
                                           tick_rx           1           1                              100.00 
                                           tick_tx           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          3 
Untoggled Node Count =          2 

Toggle Coverage      =      70.00% (7 of 10 bins)

=================================================================================
=== Instance: /uart_agent_pkg
=== Design Unit: work.uart_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        98        36        62    36.73%

================================Branch Details================================

Branch Coverage for instance /uart_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_agent_pkg.sv
------------------------------------CASE Branch------------------------------------
    10                                        16     Count coming in to CASE
    12              1                          4     
    15              1                          4     
    17              1                          4     
    19              1                          4     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    23                                        16     Count coming in to IF
    23              1                          8     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              3                    ***0***     
    34              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              3                    ***0***     
    48              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    112                                        2     Count coming in to IF
    112             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    119                                        2     Count coming in to IF
    119             1                    ***0***     
    121             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    120                                  ***0***     Count coming in to IF
    120             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    122                                        2     Count coming in to IF
    122             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    141                                  ***0***     Count coming in to IF
    141             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    146                                  ***0***     Count coming in to IF
    146             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    151                                  ***0***     Count coming in to IF
    151             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    157                                  ***0***     Count coming in to IF
    157             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    165                                  ***0***     Count coming in to IF
    165             1                    ***0***     
    167             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    170                                  ***0***     Count coming in to IF
    170             1                    ***0***     
    183             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    172                                  ***0***     Count coming in to IF
    172             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    174                                  ***0***     Count coming in to IF
    174             1                    ***0***     
    179             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    225                                        2     Count coming in to IF
    225             1                    ***0***     
                                               2     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    226                                  ***0***     Count coming in to IF
    226             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    230                                        2     Count coming in to IF
    230             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    267                                       32     Count coming in to IF
    267             1                         24     
    272             1                          4     
                                               4     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    278                                       32     Count coming in to IF
    278             1                         24     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    280                                       24     Count coming in to IF
    280             1                         16     
    285             1                          4     
                                               4     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    292                                       32     Count coming in to IF
    292             1                         16     
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    294                                       16     Count coming in to IF
    294             1                          8     
    299             1                          4     
                                               4     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    306                                       32     Count coming in to IF
    306             1                          4     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    311                                       32     Count coming in to IF
    311             1                         16     
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    315                                       16     Count coming in to IF
    315             1                    ***0***     
    317             1                         16     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    327                                      256     Count coming in to IF
    327             1                    ***0***     
                                             256     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    344                                        2     Count coming in to IF
    344             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    386                                        2     Count coming in to IF
    386             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    387                                        2     Count coming in to IF
    387             1                    ***0***     
                                               2     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    388                                  ***0***     Count coming in to IF
    388             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    390                                        2     Count coming in to IF
    390             1                    ***0***     
    392             1                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    391                                  ***0***     Count coming in to IF
    391             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    393                                        2     Count coming in to IF
    393             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    402                                        2     Count coming in to IF
    402             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      20         8        12    40.00%

================================Condition Details================================

Condition Coverage for instance /uart_agent_pkg --

  File ../src/uvm_tb/uart_agent_pkg.sv
----------------Focused Condition View-------------------
Line       34 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       34 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       48 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       48 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       119 Item    1  (this.sline == null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.sline == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (this.sline == null)_0  -                             
  Row   2:    ***0***  (this.sline == null)_1  -                             

----------------Focused Condition View-------------------
Line       134 Item    1  (this.bitPtr < 5)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (this.bitPtr < 5)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (this.bitPtr < 5)_0   -                             
  Row   2:    ***0***  (this.bitPtr < 5)_1   -                             

----------------Focused Condition View-------------------
Line       141 Item    1  (this.pkt.lcr[1:0] > 0)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.pkt.lcr[1:0] > 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (this.pkt.lcr[1:0] > 0)_0  -                             
  Row   2:    ***0***  (this.pkt.lcr[1:0] > 0)_1  -                             

----------------Focused Condition View-------------------
Line       146 Item    1  (this.pkt.lcr[1:0] > 1)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.pkt.lcr[1:0] > 1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (this.pkt.lcr[1:0] > 1)_0  -                             
  Row   2:    ***0***  (this.pkt.lcr[1:0] > 1)_1  -                             

----------------Focused Condition View-------------------
Line       151 Item    1  (this.pkt.lcr[1:0] > 2)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.pkt.lcr[1:0] > 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (this.pkt.lcr[1:0] > 2)_0  -                             
  Row   2:    ***0***  (this.pkt.lcr[1:0] > 2)_1  -                             

----------------Focused Condition View-------------------
Line       174 Item    1  (this.pkt.lcr[1:0] == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (this.pkt.lcr[1:0] == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  (this.pkt.lcr[1:0] == 0)_0  -                             
  Row   2:    ***0***  (this.pkt.lcr[1:0] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       246 Item    1  (this.sline.sdata !== 1'b1)
Condition totals: 1 of 1 input term covered = 100.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.sline.sdata !== 1'b1)         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  (this.sline.sdata !== 1'b1)_0  -                             
  Row   2:          1  (this.sline.sdata !== 1'b1)_1  -                             

----------------Focused Condition View-------------------
Line       267 Item    1  (this.cfg.lcr[1:0] > 0)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.cfg.lcr[1:0] > 0)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.cfg.lcr[1:0] > 0)_0  -                             
  Row   2:          1  (this.cfg.lcr[1:0] > 0)_1  -                             

----------------Focused Condition View-------------------
Line       278 Item    1  (this.cfg.lcr[1:0] > 0)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.cfg.lcr[1:0] > 0)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.cfg.lcr[1:0] > 0)_0  -                             
  Row   2:          1  (this.cfg.lcr[1:0] > 0)_1  -                             

----------------Focused Condition View-------------------
Line       280 Item    1  (this.cfg.lcr[1:0] > 1)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.cfg.lcr[1:0] > 1)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.cfg.lcr[1:0] > 1)_0  -                             
  Row   2:          1  (this.cfg.lcr[1:0] > 1)_1  -                             

----------------Focused Condition View-------------------
Line       292 Item    1  (this.cfg.lcr[1:0] > 1)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.cfg.lcr[1:0] > 1)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.cfg.lcr[1:0] > 1)_0  -                             
  Row   2:          1  (this.cfg.lcr[1:0] > 1)_1  -                             

----------------Focused Condition View-------------------
Line       294 Item    1  (this.cfg.lcr[1:0] > 2)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.cfg.lcr[1:0] > 2)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.cfg.lcr[1:0] > 2)_0  -                             
  Row   2:          1  (this.cfg.lcr[1:0] > 2)_1  -                             

----------------Focused Condition View-------------------
Line       306 Item    1  (this.cfg.lcr[3] && (this.cfg.lcr[1:0] > 2))
Condition totals: 2 of 2 input terms covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
          this.cfg.lcr[3]         Y
  (this.cfg.lcr[1:0] > 2)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  this.cfg.lcr[3]_0          -                             
  Row   2:          1  this.cfg.lcr[3]_1          (this.cfg.lcr[1:0] > 2)       
  Row   3:          1  (this.cfg.lcr[1:0] > 2)_0  this.cfg.lcr[3]               
  Row   4:          1  (this.cfg.lcr[1:0] > 2)_1  this.cfg.lcr[3]               

----------------Focused Condition View-------------------
Line       315 Item    1  (this.pe != this.parity)
Condition totals: 0 of 1 input term covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (this.pe != this.parity)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (this.pe != this.parity)_0  -                             
  Row   2:    ***0***  (this.pe != this.parity)_1  -                             

----------------Focused Condition View-------------------
Line       390 Item    1  (this.cfg.sline == null)
Condition totals: 0 of 1 input term covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (this.cfg.sline == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (this.cfg.sline == null)_0  -                             
  Row   2:    ***0***  (this.cfg.sline == null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     157        86        71    54.77%

================================Statement Details================================

Statement Coverage for instance /uart_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_agent_pkg.sv
    12              1                          4     
    15              1                          4     
    17              1                          4     
    19              1                          4     
    24              1                          8     
    28              1                         16     
    34              1                    ***0***     
    34              2                    ***0***     
    34              3                    ***0***     
    34              4                    ***0***     
    34              5                    ***0***     
    34              6                    ***0***     
    34              7                    ***0***     
    34              8                    ***0***     
    34              9                    ***0***     
    34             10                    ***0***     
    42              1                          2     
    48              1                    ***0***     
    48              2                    ***0***     
    48              3                    ***0***     
    48              4                    ***0***     
    48              5                    ***0***     
    48              6                    ***0***     
    48              7                    ***0***     
    48              8                    ***0***     
    48              9                    ***0***     
    48             10                    ***0***     
    57              1                          4     
    66              1                    ***0***     
    67              1                    ***0***     
    68              1                    ***0***     
    69              1                    ***0***     
    70              1                    ***0***     
    82              1                    ***0***     
    82              2                    ***0***     
    82              3                    ***0***     
    85              1                          2     
    98              1                    ***0***     
    98              2                    ***0***     
    98              3                    ***0***     
    106             1                          2     
    110             1                          2     
    111             1                          2     
    112             1                          2     
    116             1                          2     
    120             1                    ***0***     
    122             1                          2     
    124             1                          2     
    125             1                          2     
    127             1                          2     
    128             1                    ***0***     
    130             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
    134             1                    ***0***     
    136             1                    ***0***     
    137             1                    ***0***     
    138             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    148             1                    ***0***     
    149             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    159             1                    ***0***     
    161             1                    ***0***     
    162             1                    ***0***     
    166             1                    ***0***     
    168             1                    ***0***     
    169             1                    ***0***     
    176             1                    ***0***     
    177             1                    ***0***     
    180             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    188             1                    ***0***     
    195             1                    ***0***     
    196             1                    ***0***     
    206             1                    ***0***     
    206             2                    ***0***     
    206             3                    ***0***     
    214             1                          2     
    224             1                          2     
    226             1                    ***0***     
    227             1                          2     
    228             1                          2     
    230             1                          2     
    244             1                         34     
    245             1                         34     
    246             1                         36     
    247             1                          2     
    249             1                         34     
    250             1                       5424     
    251             1                       5392     
    257             1                        736     
    257             2                        736     
    258             1                         32     
    259             1                         32     
    260             1                         32     
    261             1                         32     
    262             1                         32     
    263             1                         32     
    264             1                         32     
    265             1                         32     
    266             1                         32     
    269             1                         24     
    270             1                         24     
    274             1                          4     
    275             1                          4     
    282             1                         16     
    283             1                         16     
    287             1                          4     
    288             1                          4     
    296             1                          8     
    297             1                          8     
    301             1                          4     
    302             1                          4     
    308             1                          4     
    309             1                          4     
    313             1                         16     
    316             1                    ***0***     
    318             1                         16     
    322             1                        256     
    323             1                        256     
    324             1                        256     
    326             1                        256     
    328             1                    ***0***     
    330             1                         32     
    337             1                       3584     
    338             1                       3584     
    344             1                          2     
    346             1                          2     
    348             1                         34     
    350             1                         32     
    351             1                         32     
    352             1                         32     
    353             1                         32     
    356             1                         32     
    368             1                    ***0***     
    368             2                    ***0***     
    368             3                    ***0***     
    379             1                          2     
    384             1                          2     
    385             1                          2     
    386             1                          2     
    388             1                    ***0***     
    391             1                    ***0***     
    393             1                          2     
    394             1                          2     
    395             1                          2     
    396             1                          2     
    401             1                          2     
    402             1                          2     
    403             1                          2     
    404             1                          2     
    405             1                          2     
    408             1                          2     

=================================================================================
=== Instance: /common_pkg
=== Design Unit: work.common_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         1         8    11.11%

================================Branch Details================================

Branch Coverage for instance /common_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../inc/common_pkg.sv
------------------------------------CASE Branch------------------------------------
    22                                         2     Count coming in to CASE
    23              1                          2     
    24              1                    ***0***     
    25              1                    ***0***     
    26              1                    ***0***     
    27              1                    ***0***     
    28              1                    ***0***     
    29              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     
Branch totals: 1 hit of 9 branches = 11.11%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         1         8    11.11%

================================Statement Details================================

Statement Coverage for instance /common_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../../inc/common_pkg.sv
    23              1                          2     
    24              1                    ***0***     
    25              1                    ***0***     
    26              1                    ***0***     
    27              1                    ***0***     
    28              1                    ***0***     
    29              1                    ***0***     
    30              1                    ***0***     
    31              1                    ***0***     

=================================================================================
=== Instance: /apb_agent_pkg
=== Design Unit: work.apb_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        63        22        41    34.92%

================================Branch Details================================

Branch Coverage for instance /apb_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/apb_agent_pkg.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***     
    9               4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                       192     Count coming in to IF
    21              1                        192     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    21                                       192     Count coming in to IF
    21              2                    ***0***     
                                             192     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    21                                   ***0***     Count coming in to IF
    21              3                    ***0***     
    21              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    21                                       192     Count coming in to IF
    21              5                        192     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    21                                       192     Count coming in to IF
    21              6                    ***0***     
                                             192     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    64                                         1     Count coming in to IF
    64              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    70                                         1     Count coming in to IF
    70              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    71                                         1     Count coming in to IF
    71              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    100                                      192     Count coming in to IF
    100             1                         32     
                                             160     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    144                                        1     Count coming in to IF
    144             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    160                                  6676661     Count coming in to IF
    160             1                        192     
    182             1                    6676469     
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    168                                      192     Count coming in to IF
    168             1                        160     
    172             1                         32     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    205                                        1     Count coming in to IF
    205             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    206                                        1     Count coming in to IF
    206             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    207                                  ***0***     Count coming in to IF
    207             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    232                                  ***0***     Count coming in to IF
    232             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    232                                  ***0***     Count coming in to IF
    232             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    232                                  ***0***     Count coming in to IF
    232             3                    ***0***     
    232             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    232                                  ***0***     Count coming in to IF
    232             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    232                                  ***0***     Count coming in to IF
    232             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    245                                      192     Count coming in to IF
    245             1                         32     
    245             2                        160     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    257                                      384     Count coming in to IF
    257             1                    ***0***     
                                             384     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    258                                  ***0***     Count coming in to IF
    258             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    262                                      384     Count coming in to IF
    262             1                        320     
    262             2                         64     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         2         8    20.00%

================================Condition Details================================

Condition Coverage for instance /apb_agent_pkg --

  File ../src/uvm_tb/apb_agent_pkg.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       21 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:          1  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       21 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:          1  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       160 Item    1  (this.APB.pready && this.APB.psel && ~sampled)
Condition totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  this.APB.pready         Y
    this.APB.psel         N  '_0' not hit             Hit '_0'
          sampled         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this.APB.pready_0     -                             
  Row   2:          1  this.APB.pready_1     (this.APB.psel && ~sampled)   
  Row   3:    ***0***  this.APB.psel_0       this.APB.pready               
  Row   4:          1  this.APB.psel_1       (this.APB.pready && ~sampled) 
  Row   5:          1  sampled_0             (this.APB.pready && this.APB.psel)
  Row   6:    ***0***  sampled_1             (this.APB.pready && this.APB.psel)

----------------Focused Condition View-------------------
Line       232 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       232 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       245 Item    1  (rw.kind == UVM_READ)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (rw.kind == UVM_READ)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (rw.kind == UVM_READ)_0  -                             
  Row   2:          1  (rw.kind == UVM_READ)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     117        79        38    67.52%

================================Statement Details================================

Statement Coverage for instance /apb_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/apb_agent_pkg.sv
    9               1                    ***0***     
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                    ***0***     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                    ***0***     
    9              10                    ***0***     
    15              1                          1     
    21              1                    ***0***     
    21              2                    ***0***     
    21              3                        192     
    21              4                        192     
    21              5                        192     
    21              6                        192     
    21              7                    ***0***     
    21              8                    ***0***     
    21              9                        192     
    21             10                    ***0***     
    31              1                        385     
    43              1                        192     
    44              1                        192     
    45              1                        192     
    46              1                        192     
    47              1                        192     
    48              1                        192     
    58              1                    ***0***     
    58              2                    ***0***     
    58              3                    ***0***     
    63              1                          1     
    64              1                          1     
    69              1                          1     
    70              1                          1     
    72              1                    ***0***     
    80              1                          1     
    81              1                          1     
    90              1                        192     
    91              1                        192     
    92              1                        192     
    93              1                        192     
    94              1                        192     
    95              1                        192     
    96              1                        192     
    97              1                        192     
    98              1                        192     
    99              1                        192     
    102             1                         32     
    110             1                          1     
    111             1                          1     
    112             1                          1     
    113             1                          1     
    114             1                          1     
    115             1                          1     
    118             1                          1     
    119             1                        193     
    120             1                        193     
    121             1                        193     
    122             1                        192     
    124             1                        192     
    134             1                    ***0***     
    134             2                    ***0***     
    134             3                    ***0***     
    139             1                          1     
    143             1                          1     
    144             1                          1     
    145             1                          1     
    152             1                          1     
    155             1                          1     
    157             1                          1     
    159             1                    6676662     
    164             1                        192     
    165             1                        192     
    167             1                        192     
    170             1                        160     
    174             1                         32     
    177             1                        192     
    181             1                        192     
    182             1                    6676469     
    192             1                    ***0***     
    192             2                    ***0***     
    192             3                    ***0***     
    201             1                          1     
    205             1                          1     
    207             1                    ***0***     
    208             1                          1     
    209             1                          1     
    210             1                          1     
    213             1                          1     
    219             1                          1     
    220             1                          1     
    221             1                          1     
    222             1                          1     
    223             1                          1     
    232             1                    ***0***     
    232             2                    ***0***     
    232             3                    ***0***     
    232             4                    ***0***     
    232             5                    ***0***     
    232             6                    ***0***     
    232             7                    ***0***     
    232             8                    ***0***     
    232             9                    ***0***     
    232            10                    ***0***     
    235             1                          1     
    239             1                        192     
    245             1                        192     
    246             1                        192     
    247             1                        192     
    249             1                        192     
    258             1                    ***0***     
    259             1                    ***0***     
    262             1                        384     
    263             1                        384     
    264             1                        384     
    265             1                        384     

=================================================================================
=== Instance: /apb_uart_coverage_pkg
=== Design Unit: work.apb_uart_coverage_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /apb_uart_coverage_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/apb_uart_coverage_pkg.sv
------------------------------------IF Branch------------------------------------
    46                                       192     Count coming in to IF
    46              1                        192     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    93                                        32     Count coming in to IF
    93              1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%



Covergroup Coverage:
    Covergroups                      2        na        na    63.88%
        Coverpoints/Crosses          7        na        na        na
            Covergroup Bins         62        27        35    43.54%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /apb_uart_coverage_pkg/apb_coverage/apb_cg       61.11%        100          -    Uncovered            
    covered/total bins:                                    12         29          -                      
    missing/total bins:                                    17         29          -                      
    % Hit:                                             41.37%        100          -                      
    Coverpoint cp_paddr                                55.55%        100          -    Uncovered            
        covered/total bins:                                 5          9          -                      
        missing/total bins:                                 4          9          -                      
        % Hit:                                         55.55%        100          -                      
        bin tdr                                            32          1          -    Covered              
        bin rdr                                             0          1          -    ZERO                 
        bin lcr                                            32          1          -    Covered              
        bin ocr                                            64          1          -    Covered              
        bin lsr                                            32          1          -    Covered              
        bin fcr                                            32          1          -    Covered              
        bin ier                                             0          1          -    ZERO                 
        bin iir                                             0          1          -    ZERO                 
        bin hcr                                             0          1          -    ZERO                 
    Coverpoint cp_pwrite                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write                                         160          1          -    Covered              
        bin read                                           32          1          -    Covered              
    Cross cross_apb_transaction                        27.77%        100          -    Uncovered            
        covered/total bins:                                 5         18          -                      
        missing/total bins:                                13         18          -                      
        % Hit:                                         27.77%        100          -                      
        Auto, Default and User Defined Bins:
            bin <lsr,read>                                 32          1          -    Covered              
            bin <fcr,write>                                32          1          -    Covered              
            bin <ocr,write>                                64          1          -    Covered              
            bin <lcr,write>                                32          1          -    Covered              
            bin <tdr,write>                                32          1          -    Covered              
            bin <hcr,*>                                     0          1          2    ZERO                 
            bin <iir,*>                                     0          1          2    ZERO                 
            bin <ier,*>                                     0          1          2    ZERO                 
            bin <rdr,*>                                     0          1          2    ZERO                 
            bin <fcr,read>                                  0          1          1    ZERO                 
            bin <ocr,read>                                  0          1          1    ZERO                 
            bin <lcr,read>                                  0          1          1    ZERO                 
            bin <tdr,read>                                  0          1          1    ZERO                 
            bin <lsr,write>                                 0          1          1    ZERO                 
 TYPE /apb_uart_coverage_pkg/uart_coverage/uart_cg     66.66%        100          -    Uncovered            
    covered/total bins:                                    15         33          -                      
    missing/total bins:                                    18         33          -                      
    % Hit:                                             45.45%        100          -                      
    Coverpoint cp_lcr_data_bits                       100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin five_bits                                       8          1          -    Covered              
        bin six_bits                                        8          1          -    Covered              
        bin seven_bits                                      8          1          -    Covered              
        bin eight_bits                                      8          1          -    Covered              
    Coverpoint cp_lcr_stop_bits                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin stop1                                          16          1          -    Covered              
        bin stop2                                          16          1          -    Covered              
    Coverpoint cp_lcr_parity                           33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        bin no_parity                                       8          1          -    Covered              
        bin even_parity                                     0          1          -    ZERO                 
        bin odd_parity                                      0          1          -    ZERO                 
    Cross cross_lcr_config                             33.33%        100          -    Uncovered            
        covered/total bins:                                 8         24          -                      
        missing/total bins:                                16         24          -                      
        % Hit:                                         33.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <eight_bits,stop2,no_parity>                1          1          -    Covered              
            bin <seven_bits,stop2,no_parity>                1          1          -    Covered              
            bin <six_bits,stop2,no_parity>                  1          1          -    Covered              
            bin <five_bits,stop2,no_parity>                 1          1          -    Covered              
            bin <eight_bits,stop1,no_parity>                1          1          -    Covered              
            bin <seven_bits,stop1,no_parity>                1          1          -    Covered              
            bin <six_bits,stop1,no_parity>                  1          1          -    Covered              
            bin <five_bits,stop1,no_parity>                 1          1          -    Covered              
            bin <*,*,odd_parity>                            0          1          8    ZERO                 
            bin <*,*,even_parity>                           0          1          8    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        10         6    62.50%

================================Statement Details================================

Statement Coverage for instance /apb_uart_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/apb_uart_coverage_pkg.sv
    10              1                    ***0***     
    10              2                    ***0***     
    10              3                    ***0***     
    40              1                          1     
    41              1                          1     
    45              1                        192     
    46              1                        192     
    47              1                        192     
    52              1                    ***0***     
    52              2                    ***0***     
    52              3                    ***0***     
    87              1                          2     
    88              1                          2     
    92              1                         32     
    93              1                         32     
    94              1                         32     

=================================================================================
=== Instance: /uart_reg_pkg
=== Design Unit: work.uart_reg_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       102         1       101     0.98%

================================Branch Details================================

Branch Coverage for instance /uart_reg_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_reg_pkg.sv
------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              3                    ***0***     
    32              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              3                    ***0***     
    51              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              3                    ***0***     
    69              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101             3                    ***0***     
    101             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    101                                  ***0***     Count coming in to IF
    101             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             3                    ***0***     
    127             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    173                                  ***0***     Count coming in to IF
    173             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    173                                  ***0***     Count coming in to IF
    173             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    173                                  ***0***     Count coming in to IF
    173             3                    ***0***     
    173             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    173                                  ***0***     Count coming in to IF
    173             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    173                                  ***0***     Count coming in to IF
    173             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             3                    ***0***     
    201             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    233                                  ***0***     Count coming in to IF
    233             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    233                                  ***0***     Count coming in to IF
    233             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    233                                  ***0***     Count coming in to IF
    233             3                    ***0***     
    233             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    233                                  ***0***     Count coming in to IF
    233             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    233                                  ***0***     Count coming in to IF
    233             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    259                                  ***0***     Count coming in to IF
    259             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    259                                  ***0***     Count coming in to IF
    259             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    259                                  ***0***     Count coming in to IF
    259             3                    ***0***     
    259             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    259                                  ***0***     Count coming in to IF
    259             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    259                                  ***0***     Count coming in to IF
    259             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    285                                  ***0***     Count coming in to IF
    285             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    285                                  ***0***     Count coming in to IF
    285             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    285                                  ***0***     Count coming in to IF
    285             3                    ***0***     
    285             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    285                                  ***0***     Count coming in to IF
    285             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    285                                  ***0***     Count coming in to IF
    285             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    304                                        1     Count coming in to IF
    304             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      20         0        20     0.00%

================================Condition Details================================

Condition Coverage for instance /uart_reg_pkg --

  File ../src/uvm_tb/uart_reg_pkg.sv
----------------Focused Condition View-------------------
Line       32 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       32 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       51 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       51 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       69 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       101 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       101 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       127 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       127 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       173 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       173 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       201 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       201 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       233 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       233 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       259 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       259 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       285 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       285 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     223       123       100    55.15%

================================Statement Details================================

Statement Coverage for instance /uart_reg_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_reg_pkg.sv
    32              1                    ***0***     
    32              2                    ***0***     
    32              3                    ***0***     
    32              4                    ***0***     
    32              5                    ***0***     
    32              6                    ***0***     
    32              7                    ***0***     
    32              8                    ***0***     
    32              9                    ***0***     
    32             10                    ***0***     
    38              1                          1     
    42              1                          1     
    43              1                          1     
    44              1                          1     
    45              1                          1     
    51              1                    ***0***     
    51              2                    ***0***     
    51              3                    ***0***     
    51              4                    ***0***     
    51              5                    ***0***     
    51              6                    ***0***     
    51              7                    ***0***     
    51              8                    ***0***     
    51              9                    ***0***     
    51             10                    ***0***     
    57              1                          1     
    61              1                          1     
    62              1                          1     
    63              1                          1     
    64              1                          1     
    69              1                    ***0***     
    69              2                    ***0***     
    69              3                    ***0***     
    69              4                    ***0***     
    69              5                    ***0***     
    69              6                    ***0***     
    69              7                    ***0***     
    69              8                    ***0***     
    69              9                    ***0***     
    69             10                    ***0***     
    79              1                          1     
    83              1                          1     
    84              1                          1     
    85              1                          1     
    86              1                          1     
    87              1                          1     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    91              1                          1     
    92              1                          1     
    93              1                          1     
    94              1                          1     
    101             1                    ***0***     
    101             2                    ***0***     
    101             3                    ***0***     
    101             4                    ***0***     
    101             5                    ***0***     
    101             6                    ***0***     
    101             7                    ***0***     
    101             8                    ***0***     
    101             9                    ***0***     
    101            10                    ***0***     
    110             1                          1     
    114             1                          1     
    115             1                          1     
    116             1                          1     
    117             1                          1     
    118             1                          1     
    119             1                          1     
    120             1                          1     
    121             1                          1     
    127             1                    ***0***     
    127             2                    ***0***     
    127             3                    ***0***     
    127             4                    ***0***     
    127             5                    ***0***     
    127             6                    ***0***     
    127             7                    ***0***     
    127             8                    ***0***     
    127             9                    ***0***     
    127            10                    ***0***     
    140             1                          1     
    144             1                          1     
    145             1                          1     
    147             1                          1     
    148             1                          1     
    150             1                          1     
    151             1                          1     
    153             1                          1     
    154             1                          1     
    156             1                          1     
    157             1                          1     
    159             1                          1     
    160             1                          1     
    162             1                          1     
    163             1                          1     
    165             1                          1     
    166             1                          1     
    173             1                    ***0***     
    173             2                    ***0***     
    173             3                    ***0***     
    173             4                    ***0***     
    173             5                    ***0***     
    173             6                    ***0***     
    173             7                    ***0***     
    173             8                    ***0***     
    173             9                    ***0***     
    173            10                    ***0***     
    183             1                          1     
    187             1                          1     
    188             1                          1     
    189             1                          1     
    190             1                          1     
    191             1                          1     
    192             1                          1     
    193             1                          1     
    194             1                          1     
    195             1                          1     
    196             1                          1     
    201             1                    ***0***     
    201             2                    ***0***     
    201             3                    ***0***     
    201             4                    ***0***     
    201             5                    ***0***     
    201             6                    ***0***     
    201             7                    ***0***     
    201             8                    ***0***     
    201             9                    ***0***     
    201            10                    ***0***     
    210             1                          1     
    214             1                          1     
    215             1                          1     
    217             1                          1     
    218             1                          1     
    220             1                          1     
    221             1                          1     
    224             1                          1     
    225             1                          1     
    233             1                    ***0***     
    233             2                    ***0***     
    233             3                    ***0***     
    233             4                    ***0***     
    233             5                    ***0***     
    233             6                    ***0***     
    233             7                    ***0***     
    233             8                    ***0***     
    233             9                    ***0***     
    233            10                    ***0***     
    241             1                          1     
    245             1                          1     
    246             1                          1     
    247             1                          1     
    248             1                          1     
    250             1                          1     
    251             1                          1     
    259             1                    ***0***     
    259             2                    ***0***     
    259             3                    ***0***     
    259             4                    ***0***     
    259             5                    ***0***     
    259             6                    ***0***     
    259             7                    ***0***     
    259             8                    ***0***     
    259             9                    ***0***     
    259            10                    ***0***     
    267             1                          1     
    271             1                          1     
    272             1                          1     
    273             1                          1     
    274             1                          1     
    276             1                          1     
    277             1                          1     
    285             1                    ***0***     
    285             2                    ***0***     
    285             3                    ***0***     
    285             4                    ***0***     
    285             5                    ***0***     
    285             6                    ***0***     
    285             7                    ***0***     
    285             8                    ***0***     
    285             9                    ***0***     
    285            10                    ***0***     
    300             1                          1     
    304             1                          1     
    306             1                          1     
    307             1                          1     
    308             1                          1     
    310             1                          1     
    311             1                          1     
    312             1                          1     
    314             1                          1     
    315             1                          1     
    316             1                          1     
    318             1                          1     
    319             1                          1     
    320             1                          1     
    322             1                          1     
    323             1                          1     
    324             1                          1     
    326             1                          1     
    327             1                          1     
    328             1                          1     
    330             1                          1     
    331             1                          1     
    332             1                          1     
    334             1                          1     
    335             1                          1     
    336             1                          1     
    338             1                          1     
    339             1                          1     
    340             1                          1     
    343             1                          1     
    347             1                          1     
    348             1                          1     
    349             1                          1     
    350             1                          1     
    351             1                          1     
    352             1                          1     
    353             1                          1     
    354             1                          1     
    355             1                          1     
    357             1                          1     

=================================================================================
=== Instance: /uart_env_pkg
=== Design Unit: work.uart_env_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       122        25        97    20.49%

================================Branch Details================================

Branch Coverage for instance /uart_env_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_env_pkg.sv
------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              3                    ***0***     
    18              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    18                                   ***0***     Count coming in to IF
    18              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              3                    ***0***     
    53              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    104                                  ***0***     Count coming in to IF
    104             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    116                                      192     Count coming in to IF
    116             1                         32     
                                             160     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                       32     Count coming in to IF
    119             1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    136                                       32     Count coming in to IF
    136             1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                       32     Count coming in to IF
    139             1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    140                                  ***0***     Count coming in to IF
    140             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    143                                       32     Count coming in to IF
    143             1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    146                                       32     Count coming in to CASE
    147             1                          8     
    153             1                          8     
    159             1                          8     
    165             1                          8     
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    148                                        8     Count coming in to IF
    148             1                    ***0***     
                                               8     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    150                                  ***0***     Count coming in to IF
    150             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    154                                        8     Count coming in to IF
    154             1                    ***0***     
                                               8     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    156                                  ***0***     Count coming in to IF
    156             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    160                                        8     Count coming in to IF
    160             1                    ***0***     
                                               8     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    162                                  ***0***     Count coming in to IF
    162             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    166                                        8     Count coming in to IF
    166             1                    ***0***     
                                               8     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    185                                        1     Count coming in to IF
    185             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    186                                        1     Count coming in to IF
    186             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    188                                        1     Count coming in to IF
    188             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    189                                  ***0***     Count coming in to IF
    189             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    191                                        1     Count coming in to IF
    191             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    192                                  ***0***     Count coming in to IF
    192             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    252                                  ***0***     Count coming in to IF
    252             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    270                                      192     Count coming in to IF
    270             1                    ***0***     
                                             192     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    271                                  ***0***     Count coming in to IF
    271             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    273                                  ***0***     Count coming in to IF
    273             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    275                                  ***0***     Count coming in to IF
    275             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    280                                  ***0***     Count coming in to IF
    280             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    285                                  ***0***     Count coming in to IF
    285             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    286                                  ***0***     Count coming in to IF
    286             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    290                                  ***0***     Count coming in to CASE
    291             1                    ***0***     
    297             1                    ***0***     
    303             1                    ***0***     
    309             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 5 branches = 0.00%

------------------------------------IF Branch------------------------------------
    292                                  ***0***     Count coming in to IF
    292             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    294                                  ***0***     Count coming in to IF
    294             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    298                                  ***0***     Count coming in to IF
    298             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    300                                  ***0***     Count coming in to IF
    300             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    304                                  ***0***     Count coming in to IF
    304             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    306                                  ***0***     Count coming in to IF
    306             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    310                                  ***0***     Count coming in to IF
    310             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    312                                  ***0***     Count coming in to IF
    312             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    329                                        1     Count coming in to IF
    329             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    330                                        1     Count coming in to IF
    330             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    332                                        1     Count coming in to IF
    332             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    333                                  ***0***     Count coming in to IF
    333             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    335                                        1     Count coming in to IF
    335             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    336                                  ***0***     Count coming in to IF
    336             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    371                                        1     Count coming in to IF
    371             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    372                                  ***0***     Count coming in to IF
    372             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    393                                        1     Count coming in to IF
    393             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      29         1        28     3.44%

================================Condition Details================================

Condition Coverage for instance /uart_env_pkg --

  File ../src/uvm_tb/uart_env_pkg.sv
----------------Focused Condition View-------------------
Line       18 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       18 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       53 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       53 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       116 Item    1  ((host_req.paddr == ADDR_TDR) & host_req.pwrite)
Condition totals: 1 of 2 input terms covered = 50.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (host_req.paddr == ADDR_TDR)         Y
               host_req.pwrite         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (host_req.paddr == ADDR_TDR)_0  host_req.pwrite               
  Row   2:          1  (host_req.paddr == ADDR_TDR)_1  host_req.pwrite               
  Row   3:    ***0***  host_req.pwrite_0               (host_req.paddr == ADDR_TDR)  
  Row   4:          1  host_req.pwrite_1               (host_req.paddr == ADDR_TDR)  

----------------Focused Condition View-------------------
Line       139 Item    1  (item.pe || item.fe)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     item.pe         N  '_1' not hit             Hit '_1'
     item.fe         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  item.pe_0             ~item.fe                      
  Row   2:    ***0***  item.pe_1             -                             
  Row   3:          1  item.fe_0             ~item.pe                      
  Row   4:    ***0***  item.fe_1             ~item.pe                      

----------------Focused Condition View-------------------
Line       143 Item    1  (size(this.data_q) > 0)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (size(this.data_q) > 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (size(this.data_q) > 0)_0  -                             
  Row   2:          1  (size(this.data_q) > 0)_1  -                             

----------------Focused Condition View-------------------
Line       148 Item    1  (data[4:0] != item.data[4:0])
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (data[4:0] != item.data[4:0])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (data[4:0] != item.data[4:0])_0  -                             
  Row   2:    ***0***  (data[4:0] != item.data[4:0])_1  -                             

----------------Focused Condition View-------------------
Line       154 Item    1  (data[5:0] != item.data[5:0])
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (data[5:0] != item.data[5:0])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (data[5:0] != item.data[5:0])_0  -                             
  Row   2:    ***0***  (data[5:0] != item.data[5:0])_1  -                             

----------------Focused Condition View-------------------
Line       160 Item    1  (data[6:0] != item.data[6:0])
Condition totals: 0 of 1 input term covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
  (data[6:0] != item.data[6:0])         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  (data[6:0] != item.data[6:0])_0  -                             
  Row   2:    ***0***  (data[6:0] != item.data[6:0])_1  -                             

----------------Focused Condition View-------------------
Line       166 Item    1  (data != item.data)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (data != item.data)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (data != item.data)_0  -                             
  Row   2:    ***0***  (data != item.data)_1  -                             

----------------Focused Condition View-------------------
Line       185 Item    1  ((this.no_errors == 0) && (this.no_data_errors == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
       (this.no_errors == 0)         N  '_0' not hit             Hit '_0'
  (this.no_data_errors == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (this.no_errors == 0)_0       -                             
  Row   2:          1  (this.no_errors == 0)_1       (this.no_data_errors == 0)    
  Row   3:    ***0***  (this.no_data_errors == 0)_0  (this.no_errors == 0)         
  Row   4:          1  (this.no_data_errors == 0)_1  (this.no_errors == 0)         

----------------Focused Condition View-------------------
Line       188 Item    1  (this.no_errors != 0)
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (this.no_errors != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (this.no_errors != 0)_0  -                             
  Row   2:    ***0***  (this.no_errors != 0)_1  -                             

----------------Focused Condition View-------------------
Line       191 Item    1  (this.no_data_errors != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.no_data_errors != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.no_data_errors != 0)_0  -                             
  Row   2:    ***0***  (this.no_data_errors != 0)_1  -                             

----------------Focused Condition View-------------------
Line       270 Item    1  ((host_req.paddr == ADDR_RDR) & ~host_req.pwrite)
Condition totals: 0 of 2 input terms covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (host_req.paddr == ADDR_RDR)         N  '_1' not hit             Hit '_1'
               host_req.pwrite         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (host_req.paddr == ADDR_RDR)_0  ~host_req.pwrite              
  Row   2:    ***0***  (host_req.paddr == ADDR_RDR)_1  ~host_req.pwrite              
  Row   3:    ***0***  host_req.pwrite_0               (host_req.paddr == ADDR_RDR)  
  Row   4:    ***0***  host_req.pwrite_1               (host_req.paddr == ADDR_RDR)  

----------------Focused Condition View-------------------
Line       275 Item    1  (size(this.data_q) > 0)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (size(this.data_q) > 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (size(this.data_q) > 0)_0  -                             
  Row   2:    ***0***  (size(this.data_q) > 0)_1  -                             

----------------Focused Condition View-------------------
Line       285 Item    1  (data[9:8] != 0)
Condition totals: 0 of 1 input term covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (data[9:8] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (data[9:8] != 0)_0    -                             
  Row   2:    ***0***  (data[9:8] != 0)_1    -                             

----------------Focused Condition View-------------------
Line       292 Item    1  (msg[4:0] != host_req.pdata[4:0])
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (msg[4:0] != host_req.pdata[4:0])         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (msg[4:0] != host_req.pdata[4:0])_0  -                             
  Row   2:    ***0***  (msg[4:0] != host_req.pdata[4:0])_1  -                             

----------------Focused Condition View-------------------
Line       298 Item    1  (msg[5:0] != host_req.pdata[5:0])
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (msg[5:0] != host_req.pdata[5:0])         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (msg[5:0] != host_req.pdata[5:0])_0  -                             
  Row   2:    ***0***  (msg[5:0] != host_req.pdata[5:0])_1  -                             

----------------Focused Condition View-------------------
Line       304 Item    1  (msg[6:0] != host_req.pdata[6:0])
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (msg[6:0] != host_req.pdata[6:0])         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (msg[6:0] != host_req.pdata[6:0])_0  -                             
  Row   2:    ***0***  (msg[6:0] != host_req.pdata[6:0])_1  -                             

----------------Focused Condition View-------------------
Line       310 Item    1  (msg != host_req.pdata[7:0])
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (msg != host_req.pdata[7:0])         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:    ***0***  (msg != host_req.pdata[7:0])_0  -                             
  Row   2:    ***0***  (msg != host_req.pdata[7:0])_1  -                             

----------------Focused Condition View-------------------
Line       329 Item    1  ((this.no_reported_errors == 0) && (this.no_data_errors == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (this.no_reported_errors == 0)         N  '_0' not hit             Hit '_0'
      (this.no_data_errors == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (this.no_reported_errors == 0)_0  -                             
  Row   2:          1  (this.no_reported_errors == 0)_1  (this.no_data_errors == 0)    
  Row   3:    ***0***  (this.no_data_errors == 0)_0      (this.no_reported_errors == 0)
  Row   4:          1  (this.no_data_errors == 0)_1      (this.no_reported_errors == 0)

----------------Focused Condition View-------------------
Line       332 Item    1  (this.no_reported_errors != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (this.no_reported_errors != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (this.no_reported_errors != 0)_0  -                             
  Row   2:    ***0***  (this.no_reported_errors != 0)_1  -                             

----------------Focused Condition View-------------------
Line       335 Item    1  (this.no_data_errors != 0)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.no_data_errors != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.no_data_errors != 0)_0  -                             
  Row   2:    ***0***  (this.no_data_errors != 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     145        72        73    49.65%

================================Statement Details================================

Statement Coverage for instance /uart_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_env_pkg.sv
    18              1                    ***0***     
    18              2                    ***0***     
    18              3                    ***0***     
    18              4                    ***0***     
    18              5                    ***0***     
    18              6                    ***0***     
    18              7                    ***0***     
    18              8                    ***0***     
    18              9                    ***0***     
    18             10                    ***0***     
    27              1                          1     
    31              1                    ***0***     
    36              1                    ***0***     
    37              1                    ***0***     
    42              1                    ***0***     
    46              1                    ***0***     
    53              1                    ***0***     
    53              2                    ***0***     
    53              3                    ***0***     
    53              4                    ***0***     
    53              5                    ***0***     
    53              6                    ***0***     
    53              7                    ***0***     
    53              8                    ***0***     
    53              9                    ***0***     
    53             10                    ***0***     
    58              1                         33     
    65              1                    ***0***     
    65              2                    ***0***     
    65              3                    ***0***     
    83              1                          1     
    88              1                          1     
    89              1                          1     
    90              1                          1     
    95              1                          1     
    96              1                          1     
    97              1                          1     
    98              1                          1     
    101             1                          1     
    102             1                          1     
    104             1                    ***0***     
    113             1                          1     
    115             1                        193     
    117             1                         32     
    119             1                         32     
    122             1                         32     
    123             1                         32     
    134             1                          1     
    135             1                         33     
    136             1                         32     
    138             1                         32     
    140             1                    ***0***     
    141             1                    ***0***     
    144             1                         32     
    149             1                    ***0***     
    150             1                    ***0***     
    155             1                    ***0***     
    156             1                    ***0***     
    161             1                    ***0***     
    162             1                    ***0***     
    167             1                    ***0***     
    168             1                    ***0***     
    173             1                         32     
    174             1                         32     
    175             1                         32     
    176             1                         32     
    186             1                          1     
    189             1                    ***0***     
    192             1                    ***0***     
    203             1                    ***0***     
    203             2                    ***0***     
    203             3                    ***0***     
    224             1                          1     
    228             1                          1     
    229             1                          1     
    230             1                          1     
    234             1                          1     
    235             1                          1     
    236             1                          1     
    237             1                          1     
    240             1                          1     
    241             1                          1     
    250             1                          1     
    251             1                          1     
    252             1                    ***0***     
    253             1                    ***0***     
    264             1                          1     
    265             1                          1     
    267             1                        193     
    271             1                    ***0***     
    272             1                    ***0***     
    273             1                    ***0***     
    276             1                    ***0***     
    277             1                    ***0***     
    278             1                    ***0***     
    279             1                    ***0***     
    280             1                    ***0***     
    286             1                    ***0***     
    287             1                    ***0***     
    293             1                    ***0***     
    294             1                    ***0***     
    299             1                    ***0***     
    300             1                    ***0***     
    305             1                    ***0***     
    306             1                    ***0***     
    311             1                    ***0***     
    312             1                    ***0***     
    316             1                    ***0***     
    317             1                    ***0***     
    318             1                    ***0***     
    330             1                          1     
    333             1                    ***0***     
    336             1                    ***0***     
    347             1                    ***0***     
    347             2                    ***0***     
    347             3                    ***0***     
    366             1                          1     
    372             1                    ***0***     
    374             1                          1     
    375             1                          1     
    376             1                          1     
    377             1                          1     
    378             1                          1     
    379             1                          1     
    381             1                          1     
    382             1                          1     
    384             1                          1     
    385             1                          1     
    387             1                          1     
    388             1                          1     
    389             1                          1     
    393             1                          1     
    395             1                          1     
    396             1                          1     
    397             1                          1     
    398             1                          1     
    400             1                          1     
    401             1                          1     
    402             1                          1     
    404             1                          1     
    405             1                          1     
    406             1                          1     
    409             1                          1     
    410             1                          1     
    411             1                          1     

=================================================================================
=== Instance: /apb_sequence_pkg
=== Design Unit: work.apb_sequence_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        78         3        75     3.84%

================================Branch Details================================

Branch Coverage for instance /apb_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/apb_sequence_pkg.sv
------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              3                    ***0***     
    14              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    14                                   ***0***     Count coming in to IF
    14              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                        64     Count coming in to IF
    27              1                    ***0***     
                                              64     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              3                    ***0***     
    39              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                   ***0***     Count coming in to IF
    39              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    43                                   ***0***     Count coming in to IF
    43              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                   ***0***     Count coming in to IF
    48              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              3                    ***0***     
    92              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    116                                  ***0***     Count coming in to IF
    116             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    116                                  ***0***     Count coming in to IF
    116             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    116                                  ***0***     Count coming in to IF
    116             3                    ***0***     
    116             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    116                                  ***0***     Count coming in to IF
    116             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    116                                  ***0***     Count coming in to IF
    116             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    145                                  ***0***     Count coming in to IF
    145             1                    ***0***     
    145             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    155                                  ***0***     Count coming in to IF
    155             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             3                    ***0***     
    168             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                  ***0***     Count coming in to IF
    168             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    197                                       32     Count coming in to IF
    197             1                    ***0***     
    197             2                         32     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    207                                       32     Count coming in to IF
    207             1                         32     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    220                                  ***0***     Count coming in to IF
    220             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    220                                  ***0***     Count coming in to IF
    220             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    220                                  ***0***     Count coming in to IF
    220             3                    ***0***     
    220             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    220                                  ***0***     Count coming in to IF
    220             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    220                                  ***0***     Count coming in to IF
    220             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      16         0        16     0.00%

================================Condition Details================================

Condition Coverage for instance /apb_sequence_pkg --

  File ../src/uvm_tb/apb_sequence_pkg.sv
----------------Focused Condition View-------------------
Line       14 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       14 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       39 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       39 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       92 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       116 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       116 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       137 Item    1  (i < this.no_tx_chars)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (i < this.no_tx_chars)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (i < this.no_tx_chars)_0  -                             
  Row   2:    ***0***  (i < this.no_tx_chars)_1  -                             

----------------Focused Condition View-------------------
Line       155 Item    1  (i >= this.no_tx_chars)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (i >= this.no_tx_chars)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (i >= this.no_tx_chars)_0  -                             
  Row   2:    ***0***  (i >= this.no_tx_chars)_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       168 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       189 Item    1  (i < this.no_tx_chars)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (i < this.no_tx_chars)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (i < this.no_tx_chars)_0  -                             
  Row   2:          1  (i < this.no_tx_chars)_1  -                             

----------------Focused Condition View-------------------
Line       207 Item    1  (i >= this.no_tx_chars)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (i >= this.no_tx_chars)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (i >= this.no_tx_chars)_0  -                             
  Row   2:          1  (i >= this.no_tx_chars)_1  -                             

----------------Focused Condition View-------------------
Line       220 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       220 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     136        20       116    14.70%

================================Statement Details================================

Statement Coverage for instance /apb_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/apb_sequence_pkg.sv
    14              1                    ***0***     
    14              2                    ***0***     
    14              3                    ***0***     
    14              4                    ***0***     
    14              5                    ***0***     
    14              6                    ***0***     
    14              7                    ***0***     
    14              8                    ***0***     
    14              9                    ***0***     
    14             10                    ***0***     
    23              1                          2     
    28              1                    ***0***     
    30              1                         64     
    39              1                    ***0***     
    39              2                    ***0***     
    39              3                    ***0***     
    39              4                    ***0***     
    39              5                    ***0***     
    39              6                    ***0***     
    39              7                    ***0***     
    39              8                    ***0***     
    39              9                    ***0***     
    39             10                    ***0***     
    42              1                    ***0***     
    43              1                    ***0***     
    47              1                    ***0***     
    48              1                    ***0***     
    50              1                    ***0***     
    52              1                    ***0***     
    53              1                    ***0***     
    54              1                    ***0***     
    55              1                    ***0***     
    56              1                    ***0***     
    57              1                    ***0***     
    58              1                    ***0***     
    59              1                    ***0***     
    62              1                    ***0***     
    63              1                    ***0***     
    64              1                    ***0***     
    66              1                    ***0***     
    67              1                    ***0***     
    68              1                    ***0***     
    69              1                    ***0***     
    70              1                    ***0***     
    71              1                    ***0***     
    72              1                    ***0***     
    73              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
    78              1                    ***0***     
    79              1                    ***0***     
    80              1                    ***0***     
    81              1                    ***0***     
    82              1                    ***0***     
    83              1                    ***0***     
    84              1                    ***0***     
    92              1                    ***0***     
    92              2                    ***0***     
    92              3                    ***0***     
    92              4                    ***0***     
    92              5                    ***0***     
    92              6                         32     
    92              7                    ***0***     
    92              8                    ***0***     
    92              9                    ***0***     
    92             10                    ***0***     
    99              1                          1     
    103             1                         32     
    104             1                         32     
    106             1                         32     
    107             1                         32     
    116             1                    ***0***     
    116             2                    ***0***     
    116             3                    ***0***     
    116             4                    ***0***     
    116             5                    ***0***     
    116             6                    ***0***     
    116             7                    ***0***     
    116             8                    ***0***     
    116             9                    ***0***     
    116            10                    ***0***     
    119             1                    ***0***     
    126             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    137             1                    ***0***     
    138             1                    ***0***     
    140             1                    ***0***     
    141             1                    ***0***     
    145             1                    ***0***     
    149             1                    ***0***     
    150             1                    ***0***     
    151             1                    ***0***     
    152             1                    ***0***     
    156             1                    ***0***     
    168             1                    ***0***     
    168             2                    ***0***     
    168             3                    ***0***     
    168             4                    ***0***     
    168             5                    ***0***     
    168             6                         32     
    168             7                    ***0***     
    168             8                    ***0***     
    168             9                    ***0***     
    168            10                    ***0***     
    171             1                          1     
    178             1                          1     
    184             1                         32     
    185             1                         32     
    189             1                         32     
    190             1                         32     
    192             1                         32     
    193             1                    ***0***     
    197             1                         32     
    201             1                         32     
    202             1                         32     
    208             1                         32     
    220             1                    ***0***     
    220             2                    ***0***     
    220             3                    ***0***     
    220             4                    ***0***     
    220             5                    ***0***     
    220             6                    ***0***     
    220             7                    ***0***     
    220             8                    ***0***     
    220             9                    ***0***     
    220            10                    ***0***     
    228             1                    ***0***     
    232             1                    ***0***     
    233             1                    ***0***     
    233             2                    ***0***     
    234             1                    ***0***     
    235             1                    ***0***     
    236             1                    ***0***     
    237             1                    ***0***     
    240             1                    ***0***     

=================================================================================
=== Instance: /uart_vsequence_pkg
=== Design Unit: work.uart_vsequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/uart_vsequence_pkg/tx_fifo_vseq/body/#ublk#247429367#145/immed__146
                     ../src/uvm_tb/uart_vsequence_pkg.sv(146)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        68         0        68     0.00%

================================Branch Details================================

Branch Coverage for instance /uart_vsequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_vsequence_pkg.sv
------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              3                    ***0***     
    19              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    19                                   ***0***     Count coming in to IF
    19              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              3                    ***0***     
    38              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                   ***0***     Count coming in to IF
    47              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              3                    ***0***     
    57              4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    106                                  ***0***     Count coming in to IF
    106             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             3                    ***0***     
    117             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    117                                  ***0***     Count coming in to IF
    117             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    177                                  ***0***     Count coming in to IF
    177             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    177                                  ***0***     Count coming in to IF
    177             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    177                                  ***0***     Count coming in to IF
    177             3                    ***0***     
    177             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    177                                  ***0***     Count coming in to IF
    177             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    177                                  ***0***     Count coming in to IF
    177             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    203                                  ***0***     Count coming in to IF
    203             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    217                                  ***0***     Count coming in to IF
    217             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    217                                  ***0***     Count coming in to IF
    217             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    217                                  ***0***     Count coming in to IF
    217             3                    ***0***     
    217             4                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    217                                  ***0***     Count coming in to IF
    217             5                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    217                                  ***0***     Count coming in to IF
    217             6                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12         0        12     0.00%

================================Condition Details================================

Condition Coverage for instance /uart_vsequence_pkg --

  File ../src/uvm_tb/uart_vsequence_pkg.sv
----------------Focused Condition View-------------------
Line       19 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       19 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       38 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       38 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       57 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       57 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       117 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       117 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       177 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       177 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       217 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       217 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     137        23       114    16.78%

================================Statement Details================================

Statement Coverage for instance /uart_vsequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_vsequence_pkg.sv
    19              1                    ***0***     
    19              2                    ***0***     
    19              3                    ***0***     
    19              4                    ***0***     
    19              5                    ***0***     
    19              6                    ***0***     
    19              7                    ***0***     
    19              8                    ***0***     
    19              9                    ***0***     
    19             10                    ***0***     
    31              1                          1     
    38              1                    ***0***     
    38              2                    ***0***     
    38              3                    ***0***     
    38              4                    ***0***     
    38              5                    ***0***     
    38              6                    ***0***     
    38              7                    ***0***     
    38              8                    ***0***     
    38              9                    ***0***     
    38             10                    ***0***     
    41              1                    ***0***     
    46              1                    ***0***     
    47              1                    ***0***     
    48              1                    ***0***     
    57              1                    ***0***     
    57              2                    ***0***     
    57              3                    ***0***     
    57              4                    ***0***     
    57              5                    ***0***     
    57              6                    ***0***     
    57              7                    ***0***     
    57              8                    ***0***     
    57              9                    ***0***     
    57             10                    ***0***     
    60              1                    ***0***     
    64              1                    ***0***     
    65              1                    ***0***     
    74              1                    ***0***     
    75              1                    ***0***     
    76              1                    ***0***     
    77              1                    ***0***     
    78              1                    ***0***     
    80              1                    ***0***     
    83              1                    ***0***     
    84              1                    ***0***     
    85              1                    ***0***     
    91              1                    ***0***     
    92              1                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    100             1                    ***0***     
    101             1                    ***0***     
    103             1                    ***0***     
    104             1                    ***0***     
    106             1                    ***0***     
    107             1                    ***0***     
    117             1                    ***0***     
    117             2                    ***0***     
    117             3                    ***0***     
    117             4                    ***0***     
    117             5                    ***0***     
    117             6                          1     
    117             7                    ***0***     
    117             8                    ***0***     
    117             9                    ***0***     
    117            10                    ***0***     
    120             1                          1     
    124             1                          1     
    125             1                          1     
    134             1                          1     
    135             1                          1     
    136             1                          1     
    137             1                          1     
    138             1                          1     
    140             1                          1     
    143             1                          1     
    144             1                          1     
    145             1                         32     
    151             1                         32     
    152             1                         32     
    153             1                         32     
    154             1                         32     
    160             1                         32     
    161             1                         32     
    163             1                         32     
    164             1                         32     
    167             1                          1     
    177             1                    ***0***     
    177             2                    ***0***     
    177             3                    ***0***     
    177             4                    ***0***     
    177             5                    ***0***     
    177             6                    ***0***     
    177             7                    ***0***     
    177             8                    ***0***     
    177             9                    ***0***     
    177            10                    ***0***     
    185             1                    ***0***     
    189             1                    ***0***     
    192             1                    ***0***     
    193             1                    ***0***     
    199             1                    ***0***     
    201             1                    ***0***     
    204             1                    ***0***     
    205             1                    ***0***     
    207             1                    ***0***     
    217             1                    ***0***     
    217             2                    ***0***     
    217             3                    ***0***     
    217             4                    ***0***     
    217             5                    ***0***     
    217             6                    ***0***     
    217             7                    ***0***     
    217             8                    ***0***     
    217             9                    ***0***     
    217            10                    ***0***     
    220             1                    ***0***     
    224             1                    ***0***     
    225             1                    ***0***     
    226             1                    ***0***     
    234             1                    ***0***     
    236             1                    ***0***     
    237             1                    ***0***     
    238             1                    ***0***     
    240             1                    ***0***     
    241             1                    ***0***     
    242             1                    ***0***     
    245             1                    ***0***     
    250             1                    ***0***     
    251             1                    ***0***     
    252             1                    ***0***     
    255             1                    ***0***     
    256             1                    ***0***     
    257             1                    ***0***     
    259             1                    ***0***     
    261             1                    ***0***     

=================================================================================
=== Instance: /uart_test_pkg
=== Design Unit: work.uart_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        42         8        34    19.04%

================================Branch Details================================

Branch Coverage for instance /uart_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_test_pkg.sv
------------------------------------IF Branch------------------------------------
    36                                         1     Count coming in to IF
    36              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                         1     Count coming in to IF
    44              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                   ***0***     Count coming in to IF
    45              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    49                                         1     Count coming in to IF
    49              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                   ***0***     Count coming in to IF
    50              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    66                                         1     Count coming in to IF
    66              1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    90                                   ***0***     Count coming in to IF
    90              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    100                                  ***0***     Count coming in to IF
    100             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    127                                  ***0***     Count coming in to IF
    127             1                    ***0***     
    130             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    128                                  ***0***     Count coming in to IF
    128             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    131                                  ***0***     Count coming in to IF
    131             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    157                                        1     Count coming in to IF
    157             1                          1     
    160             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    158                                        1     Count coming in to IF
    158             1                          1     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    161                                  ***0***     Count coming in to IF
    161             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    187                                  ***0***     Count coming in to IF
    187             1                    ***0***     
    190             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    191                                  ***0***     Count coming in to IF
    191             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /uart_test_pkg --

  File ../src/uvm_tb/uart_test_pkg.sv
----------------Focused Condition View-------------------
Line       127 Item    1  ((this.m_env.tx_sb.no_errors == 0) && (this.m_env.tx_sb.no_data_errors == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
       (this.m_env.tx_sb.no_errors == 0)         N  No hits                  Hit '_0' and '_1'
  (this.m_env.tx_sb.no_data_errors == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:    ***0***  (this.m_env.tx_sb.no_errors == 0)_0       -                             
  Row   2:    ***0***  (this.m_env.tx_sb.no_errors == 0)_1       (this.m_env.tx_sb.no_data_errors == 0)
  Row   3:    ***0***  (this.m_env.tx_sb.no_data_errors == 0)_0  (this.m_env.tx_sb.no_errors == 0)
  Row   4:    ***0***  (this.m_env.tx_sb.no_data_errors == 0)_1  (this.m_env.tx_sb.no_errors == 0)

----------------Focused Condition View-------------------
Line       157 Item    1  ((this.m_env.tx_sb.no_errors == 0) && (this.m_env.tx_sb.no_data_errors == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
       (this.m_env.tx_sb.no_errors == 0)         N  '_0' not hit             Hit '_0'
  (this.m_env.tx_sb.no_data_errors == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:    ***0***  (this.m_env.tx_sb.no_errors == 0)_0       -                             
  Row   2:          1  (this.m_env.tx_sb.no_errors == 0)_1       (this.m_env.tx_sb.no_data_errors == 0)
  Row   3:    ***0***  (this.m_env.tx_sb.no_data_errors == 0)_0  (this.m_env.tx_sb.no_errors == 0)
  Row   4:          1  (this.m_env.tx_sb.no_data_errors == 0)_1  (this.m_env.tx_sb.no_errors == 0)

----------------Focused Condition View-------------------
Line       187 Item    1  ((this.m_env.rx_sb.no_reported_errors == 0) && (this.m_env.rx_sb.no_data_errors == 0))
Condition totals: 0 of 2 input terms covered = 0.00%

                                  Input Term   Covered  Reason for no coverage   Hint
                                 -----------  --------  -----------------------  --------------
  (this.m_env.rx_sb.no_reported_errors == 0)         N  No hits                  Hit '_0' and '_1'
      (this.m_env.rx_sb.no_data_errors == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                    Non-masking condition(s)      
 ---------  ---------  --------------------                          -------------------------     
  Row   1:    ***0***  (this.m_env.rx_sb.no_reported_errors == 0)_0  -                             
  Row   2:    ***0***  (this.m_env.rx_sb.no_reported_errors == 0)_1  (this.m_env.rx_sb.no_data_errors == 0)
  Row   3:    ***0***  (this.m_env.rx_sb.no_data_errors == 0)_0      (this.m_env.rx_sb.no_reported_errors == 0)
  Row   4:    ***0***  (this.m_env.rx_sb.no_data_errors == 0)_1      (this.m_env.rx_sb.no_reported_errors == 0)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      73        30        43    41.09%

================================Statement Details================================

Statement Coverage for instance /uart_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../src/uvm_tb/uart_test_pkg.sv
    20              1                    ***0***     
    20              2                    ***0***     
    20              3                    ***0***     
    33              1                          1     
    36              1                          1     
    37              1                          1     
    39              1                          1     
    40              1                          1     
    41              1                          1     
    43              1                          1     
    45              1                    ***0***     
    47              1                          1     
    48              1                          1     
    50              1                    ***0***     
    52              1                          1     
    53              1                          1     
    55              1                    ***0***     
    57              1                          1     
    59              1                    ***0***     
    61              1                          1     
    62              1                          1     
    66              1                          1     
    67              1                          1     
    68              1                          1     
    69              1                          1     
    70              1                          1     
    71              1                          1     
    72              1                          1     
    73              1                          1     
    82              1                    ***0***     
    82              2                    ***0***     
    82              3                    ***0***     
    85              1                    ***0***     
    89              1                    ***0***     
    90              1                    ***0***     
    92              1                    ***0***     
    93              1                    ***0***     
    94              1                    ***0***     
    95              1                    ***0***     
    100             1                    ***0***     
    110             1                    ***0***     
    110             2                    ***0***     
    110             3                    ***0***     
    113             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    120             1                    ***0***     
    121             1                    ***0***     
    122             1                    ***0***     
    128             1                    ***0***     
    131             1                    ***0***     
    140             1                    ***0***     
    140             2                    ***0***     
    140             3                          1     
    143             1                          1     
    147             1                          1     
    149             1                          1     
    150             1                          1     
    151             1                          1     
    152             1                          1     
    158             1                          1     
    161             1                    ***0***     
    170             1                    ***0***     
    170             2                    ***0***     
    170             3                    ***0***     
    173             1                    ***0***     
    177             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    188             1                    ***0***     
    191             1                    ***0***     

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /apb_uart_coverage_pkg/apb_coverage/apb_cg       61.11%        100          -    Uncovered            
    covered/total bins:                                    12         29          -                      
    missing/total bins:                                    17         29          -                      
    % Hit:                                             41.37%        100          -                      
    Coverpoint cp_paddr                                55.55%        100          -    Uncovered            
        covered/total bins:                                 5          9          -                      
        missing/total bins:                                 4          9          -                      
        % Hit:                                         55.55%        100          -                      
        bin tdr                                            32          1          -    Covered              
        bin rdr                                             0          1          -    ZERO                 
        bin lcr                                            32          1          -    Covered              
        bin ocr                                            64          1          -    Covered              
        bin lsr                                            32          1          -    Covered              
        bin fcr                                            32          1          -    Covered              
        bin ier                                             0          1          -    ZERO                 
        bin iir                                             0          1          -    ZERO                 
        bin hcr                                             0          1          -    ZERO                 
    Coverpoint cp_pwrite                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin write                                         160          1          -    Covered              
        bin read                                           32          1          -    Covered              
    Cross cross_apb_transaction                        27.77%        100          -    Uncovered            
        covered/total bins:                                 5         18          -                      
        missing/total bins:                                13         18          -                      
        % Hit:                                         27.77%        100          -                      
        Auto, Default and User Defined Bins:
            bin <lsr,read>                                 32          1          -    Covered              
            bin <fcr,write>                                32          1          -    Covered              
            bin <ocr,write>                                64          1          -    Covered              
            bin <lcr,write>                                32          1          -    Covered              
            bin <tdr,write>                                32          1          -    Covered              
            bin <hcr,*>                                     0          1          2    ZERO                 
            bin <iir,*>                                     0          1          2    ZERO                 
            bin <ier,*>                                     0          1          2    ZERO                 
            bin <rdr,*>                                     0          1          2    ZERO                 
            bin <fcr,read>                                  0          1          1    ZERO                 
            bin <ocr,read>                                  0          1          1    ZERO                 
            bin <lcr,read>                                  0          1          1    ZERO                 
            bin <tdr,read>                                  0          1          1    ZERO                 
            bin <lsr,write>                                 0          1          1    ZERO                 
 TYPE /apb_uart_coverage_pkg/uart_coverage/uart_cg     66.66%        100          -    Uncovered            
    covered/total bins:                                    15         33          -                      
    missing/total bins:                                    18         33          -                      
    % Hit:                                             45.45%        100          -                      
    Coverpoint cp_lcr_data_bits                       100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin five_bits                                       8          1          -    Covered              
        bin six_bits                                        8          1          -    Covered              
        bin seven_bits                                      8          1          -    Covered              
        bin eight_bits                                      8          1          -    Covered              
    Coverpoint cp_lcr_stop_bits                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin stop1                                          16          1          -    Covered              
        bin stop2                                          16          1          -    Covered              
    Coverpoint cp_lcr_parity                           33.33%        100          -    Uncovered            
        covered/total bins:                                 1          3          -                      
        missing/total bins:                                 2          3          -                      
        % Hit:                                         33.33%        100          -                      
        bin no_parity                                       8          1          -    Covered              
        bin even_parity                                     0          1          -    ZERO                 
        bin odd_parity                                      0          1          -    ZERO                 
    Cross cross_lcr_config                             33.33%        100          -    Uncovered            
        covered/total bins:                                 8         24          -                      
        missing/total bins:                                16         24          -                      
        % Hit:                                         33.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <eight_bits,stop2,no_parity>                1          1          -    Covered              
            bin <seven_bits,stop2,no_parity>                1          1          -    Covered              
            bin <six_bits,stop2,no_parity>                  1          1          -    Covered              
            bin <five_bits,stop2,no_parity>                 1          1          -    Covered              
            bin <eight_bits,stop1,no_parity>                1          1          -    Covered              
            bin <seven_bits,stop1,no_parity>                1          1          -    Covered              
            bin <six_bits,stop1,no_parity>                  1          1          -    Covered              
            bin <five_bits,stop1,no_parity>                 1          1          -    Covered              
            bin <*,*,odd_parity>                            0          1          8    ZERO                 
            bin <*,*,even_parity>                           0          1          8    ZERO                 

TOTAL COVERGROUP COVERAGE: 63.88%  COVERGROUP TYPES: 2

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/testbench/DUT/apb_slave_inst/RESET_VALID
                     ../../hdl/apb/apb_slave.sv(68)
                                                        0          1
/testbench/DUT/apb_slave_inst/PSEL_VALID
                     ../../hdl/apb/apb_slave.sv(69)
                                                        0          1
/testbench/DUT/apb_slave_inst/PADDR_VALID
                     ../../hdl/apb/apb_slave.sv(77)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWRITE_VALID
                     ../../hdl/apb/apb_slave.sv(78)
                                                        0          1
/testbench/DUT/apb_slave_inst/PENABLE_VALID
                     ../../hdl/apb/apb_slave.sv(79)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWDATA_VALID
                     ../../hdl/apb/apb_slave.sv(87)
                                                        0          1
/testbench/DUT/apb_slave_inst/PREADY_VALID
                     ../../hdl/apb/apb_slave.sv(93)
                                                        0          1
/testbench/DUT/apb_slave_inst/PSLVERR_VALID
                     ../../hdl/apb/apb_slave.sv(94)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWRITE_STABLE
                     ../../hdl/apb/apb_slave.sv(115)
                                                        0          1
/testbench/DUT/apb_slave_inst/PADDR_STABLE
                     ../../hdl/apb/apb_slave.sv(116)
                                                        0          1
/testbench/DUT/apb_slave_inst/PWDATA_STABLE
                     ../../hdl/apb/apb_slave.sv(117)
                                                        0          1
/uart_vsequence_pkg/tx_fifo_vseq/body/#ublk#247429367#145/immed__146
                     ../src/uvm_tb/uart_vsequence_pkg.sv(146)
                                                        0          1

Total Coverage By Instance (filtered view): 50.94%

End time: 21:00:39 on May 25,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
