

================================================================
== Vivado HLS Report for 'simd_mac_DSP2'
================================================================
* Date:           Tue May 10 21:16:35 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.313 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 12.000 ns | 12.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    282|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|     420|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     420|    300|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+---------------------+
    |          Instance         |        Module        |      Expression     |
    +---------------------------+----------------------+---------------------+
    |ultra_net_ama_adddQK_U721  |ultra_net_ama_adddQK  | i0 + (i1 + i2) * i3 |
    +---------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_1_fu_154_p2  |     *    |      0|  0|  33|          23|           4|
    |mul_ln1352_2_fu_226_p2  |     *    |      0|  0|  33|          23|           4|
    |mul_ln1352_3_fu_242_p2  |     *    |      0|  0|  33|          23|           4|
    |add_ln647_1_fu_277_p2   |     +    |      0|  0|  18|          14|          14|
    |add_ln647_fu_273_p2     |     +    |      0|  0|  18|          14|          14|
    |add_ln68_1_fu_142_p2    |     +    |      0|  0|  30|          23|          23|
    |add_ln68_2_fu_174_p2    |     +    |      0|  0|  30|          23|          23|
    |add_ln68_3_fu_194_p2    |     +    |      0|  0|  30|          23|          23|
    |add_ln700_1_fu_261_p2   |     +    |      0|  0|  18|          28|          28|
    |add_ln700_2_fu_267_p2   |     +    |      0|  0|  18|          28|          28|
    |add_ln78_fu_308_p2      |     +    |      0|  0|  21|          14|          14|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 282|         236|         179|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   14|         28|
    |ap_return_1  |   9|          2|   14|         28|
    +-------------+----+-----------+-----+-----------+
    |Total        |  18|          4|   28|         56|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln68_1_reg_386                      |  23|   0|   23|          0|
    |add_ln68_2_reg_396                      |  23|   0|   23|          0|
    |add_ln68_3_reg_401                      |  23|   0|   23|          0|
    |add_ln700_reg_406                       |  27|   0|   27|          0|
    |ap_ce_reg                               |   1|   0|    1|          0|
    |ap_return_0_int_reg                     |  14|   0|   14|          0|
    |ap_return_1_int_reg                     |  14|   0|   14|          0|
    |invec_0_V_read_1_reg_381                |   4|   0|    4|          0|
    |invec_0_V_read_1_reg_381_pp0_iter1_reg  |   4|   0|    4|          0|
    |invec_0_V_read_int_reg                  |   4|   0|    4|          0|
    |invec_1_V_read_1_reg_376                |   4|   0|    4|          0|
    |invec_1_V_read_int_reg                  |   4|   0|    4|          0|
    |invec_2_V_read_1_reg_371                |   4|   0|    4|          0|
    |invec_2_V_read_1_reg_371_pp0_iter1_reg  |   4|   0|    4|          0|
    |invec_2_V_read_int_reg                  |   4|   0|    4|          0|
    |invec_3_V_read_1_reg_366                |   4|   0|    4|          0|
    |invec_3_V_read_1_reg_366_pp0_iter1_reg  |   4|   0|    4|          0|
    |invec_3_V_read_int_reg                  |   4|   0|    4|          0|
    |mul_ln1352_1_reg_391                    |  27|   0|   27|          0|
    |mul_ln1352_2_reg_416                    |  27|   0|   27|          0|
    |mul_ln1352_3_reg_426                    |  27|   0|   27|          0|
    |trunc_ln68_1_reg_431                    |  14|   0|   14|          0|
    |trunc_ln68_reg_421                      |  14|   0|   14|          0|
    |trunc_ln700_reg_411                     |  14|   0|   14|          0|
    |w0vec_0_V_read_1_reg_361                |   8|   0|    8|          0|
    |w0vec_0_V_read_1_reg_361_pp0_iter1_reg  |   8|   0|    8|          0|
    |w0vec_0_V_read_int_reg                  |   8|   0|    8|          0|
    |w0vec_1_V_read_int_reg                  |   8|   0|    8|          0|
    |w0vec_2_V_read_1_reg_356                |   8|   0|    8|          0|
    |w0vec_2_V_read_int_reg                  |   8|   0|    8|          0|
    |w0vec_3_V_read_1_reg_351                |   8|   0|    8|          0|
    |w0vec_3_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_0_V_read_1_reg_346                |   8|   0|    8|          0|
    |w1vec_0_V_read_1_reg_346_pp0_iter1_reg  |   8|   0|    8|          0|
    |w1vec_0_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_1_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_2_V_read_1_reg_341                |   8|   0|    8|          0|
    |w1vec_2_V_read_int_reg                  |   8|   0|    8|          0|
    |w1vec_3_V_read_1_reg_336                |   8|   0|    8|          0|
    |w1vec_3_V_read_int_reg                  |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 420|   0|  420|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_return_0     | out |   14| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_return_1     | out |   14| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|ap_ce           |  in |    1| ap_ctrl_hs |  simd_mac_DSP2 | return value |
|invec_0_V_read  |  in |    4|   ap_none  | invec_0_V_read |    scalar    |
|invec_1_V_read  |  in |    4|   ap_none  | invec_1_V_read |    scalar    |
|invec_2_V_read  |  in |    4|   ap_none  | invec_2_V_read |    scalar    |
|invec_3_V_read  |  in |    4|   ap_none  | invec_3_V_read |    scalar    |
|w0vec_0_V_read  |  in |    8|   ap_none  | w0vec_0_V_read |    scalar    |
|w0vec_1_V_read  |  in |    8|   ap_none  | w0vec_1_V_read |    scalar    |
|w0vec_2_V_read  |  in |    8|   ap_none  | w0vec_2_V_read |    scalar    |
|w0vec_3_V_read  |  in |    8|   ap_none  | w0vec_3_V_read |    scalar    |
|w1vec_0_V_read  |  in |    8|   ap_none  | w1vec_0_V_read |    scalar    |
|w1vec_1_V_read  |  in |    8|   ap_none  | w1vec_1_V_read |    scalar    |
|w1vec_2_V_read  |  in |    8|   ap_none  | w1vec_2_V_read |    scalar    |
|w1vec_3_V_read  |  in |    8|   ap_none  | w1vec_3_V_read |    scalar    |
+----------------+-----+-----+------------+----------------+--------------+

