{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719775132146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719775132147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 16:18:51 2024 " "Processing started: Sun Jun 30 16:18:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719775132147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775132147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab08_FPGA -c Lab08_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab08_FPGA -c Lab08_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775132147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719775132848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719775132848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex08fpga_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex08fpga_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-Behavior " "Found design unit 1: hex7seg-Behavior" {  } { { "Eq01-Ex08FPGA_Hex.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_Hex.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147538 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "Eq01-Ex08FPGA_Hex.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_Hex.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex08fpga_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex08fpga_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-LogicFunction " "Found design unit 1: toplevel-LogicFunction" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147543 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "Eq01-Ex08FPGA_toplevel.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_toplevel.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ex08fpga_ramdisp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ex08fpga_ramdisp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramDisp-a_ram " "Found design unit 1: ramDisp-a_ram" {  } { { "Eq01-Ex08FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_ramdisp.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147546 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramDisp " "Found entity 1: ramDisp" {  } { { "Eq01-Ex08FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_ramdisp.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-un_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-un_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_controle-a_un_controle " "Found design unit 1: un_controle-a_un_controle" {  } { { "Eq01-un_controle.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147551 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_controle " "Found entity 1: un_controle" {  } { { "Eq01-un_controle.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_controle.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-un_atom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-un_atom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_atom-a_un_atom " "Found design unit 1: un_atom-a_un_atom" {  } { { "Eq01-un_atom.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_atom.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147554 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_atom " "Found entity 1: un_atom" {  } { { "Eq01-un_atom.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-un_atom.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ularegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ularegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULARegs-op_ULARegs " "Found design unit 1: ULARegs-op_ULARegs" {  } { { "Eq01-ULARegs.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULARegs.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147558 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULARegs " "Found entity 1: ULARegs" {  } { { "Eq01-ULARegs.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULARegs.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147560 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "Eq01-ULA.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ULA.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-rom_pc_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-rom_pc_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_PC_UC-integration " "Found design unit 1: ROM_PC_UC-integration" {  } { { "Eq01-ROM_PC_UC.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_PC_UC " "Found entity 1: ROM_PC_UC" {  } { { "Eq01-ROM_PC_UC.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-ROM_PC_UC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-a_ram " "Found design unit 1: RegFile-a_ram" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147569 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "Eq01-RegFile.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-RegFile.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-reg16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-reg16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits-a_reg8bits " "Found design unit 1: reg16bits-a_reg8bits" {  } { { "Eq01-reg16bits.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-reg16bits.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147572 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits " "Found entity 1: reg16bits" {  } { { "Eq01-reg16bits.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-reg16bits.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-counting " "Found design unit 1: program_counter-counting" {  } { { "Eq01-program_counter.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-program_counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147574 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "Eq01-program_counter.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-program_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-prime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-prime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prime-calculate " "Found design unit 1: Prime-calculate" {  } { { "Eq01-Prime.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Prime.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prime " "Found entity 1: Prime" {  } { { "Eq01-Prime.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Prime.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-maq_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-maq_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_estados-change_state " "Found design unit 1: maq_estados-change_state" {  } { { "Eq01-maq_estados.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147579 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_estados " "Found entity 1: maq_estados" {  } { { "Eq01-maq_estados.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-maq_estados.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq01-conteudo_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eq01-conteudo_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "Eq01-conteudo_rom.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-conteudo_rom.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147583 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Eq01-conteudo_rom.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-conteudo_rom.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719775147583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147583 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "7 std_logic Eq01-Ex08FPGA_ramdisp.vhd(164) " "VHDL syntax error at Eq01-Ex08FPGA_ramdisp.vhd(164): object with std_logic type cannot contain character '7'" {  } { { "Eq01-Ex08FPGA_ramdisp.vhd" "" { Text "C:/Users/victo/OneDrive/UTFPR/2024.1/Arquitetura e Organizacao de computadores/Labs/ELF61-ArqComp/Lab 8/FPGAVer/Eq01-Ex08FPGA_ramdisp.vhd" 164 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719775147585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719775147768 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 30 16:19:07 2024 " "Processing ended: Sun Jun 30 16:19:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719775147768 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719775147768 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719775147768 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775147768 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719775148468 ""}
