INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host 'tukl-pc' (Linux_x86_64 version 5.15.0-67-generic) on Sat Apr 29 21:55:17 CST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/tukl/Amur/IndividualSyn'
INFO: [HLS 200-10] Opening project '/home/tukl/Amur/IndividualSyn/S4'.
INFO: [HLS 200-10] Adding design file 'S4/weights.hpp' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-27.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-26.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-25.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-24.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-23.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-22.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-21.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/weightMem-20.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/conv1d.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/bnn-library.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-27.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-26.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-25.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-24.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-23.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-22.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-21.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/biasMem-20.h' to the project
INFO: [HLS 200-10] Adding design file 'S4/Compute.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'S4/outputS3.txt' to the project
INFO: [HLS 200-10] Adding test bench file 'S4/my_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/tukl/Amur/IndividualSyn/S4/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z045ffg900-2'
INFO: [HLS 200-10] Analyzing design file 'S4/Compute.cpp' ... 
WARNING: [HLS 200-40] In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:62:15: note: in instantiation of function template specialization 'operator>><32, false>' requested here
      ei = ei >> OutWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:1:
In file included from S4/bnn-library.h:2:
In file included from /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int.h:63:
/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_int_syn.h:3690:512: warning: comparison of unsigned expression >= 0 is always true [-Wtautological-compare]
template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator << (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V << op2) : (op.V >> (-op2)); else r.V = op.V << op2; return r; } template <int _AP_W, bool _AP_S> inline __attribute__((always_inline)) ap_int_base<_AP_W, _AP_S> operator >> (const ap_int_base<_AP_W, _AP_S>& op, unsigned int op2) { ap_int_base<_AP_W, _AP_S> r; if (false) r.V = op2 >= 0 ? (op.V >> op2) : (op.V << (-op2)); else r.V = op.V >> op2; return r; }
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ~~~ ^  ~
S4/conv1d.h:88:15: note: in instantiation of function template specialization 'operator>><8, false>' requested here
      eo = eo >> InWidth;
              ^
S4/Compute.cpp:96:3: note: in instantiation of function template specialization 'StreamingDataWidthConverter_Batch<32, 8, 32768>' requested here
  StreamingDataWidthConverter_Batch<32, 8, 32768>(cnv_90PRL, cnv_91, 1);
  ^
In file included from S4/Compute.cpp:1:
In file included from S4/Compute.cpp:2:
S4/conv1d.h:1964:30: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  for (unsigned int r = 0; r < REMAINDER_PIXELS*NF; r++){
                           ~ ^ ~~~~~~~~~~~~~~~~~~~
S4/Compute.cpp:108:3: note: in instantiation of function template specialization 'StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>' requested here
  StreamingMaxPool_Precision_1d<512, 16, 256, 1, 32>(cnv_99, cnv_100);
  ^
3 warnings generated.\n
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: S4/Compute.cpp:28:11
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 20405 ; free virtual = 65409
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:59 ; elapsed = 00:03:08 . Memory (MB): peak = 349.691 ; gain = 0.094 ; free physical = 20405 ; free virtual = 65409
INFO: [HLS 200-10] Starting code transformations ...
