{"vcs1":{"timestamp_begin":1730784143.647692388, "rt":2.11, "ut":0.86, "st":0.32}}
{"vcselab":{"timestamp_begin":1730784145.850548828, "rt":1.45, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1730784147.386765698, "rt":0.43, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730784142.904995534}
{"VCS_COMP_START_TIME": 1730784142.904995534}
{"VCS_COMP_END_TIME": 1730784171.928941961}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334056}}
{"stitch_vcselab": {"peak_mem": 231596}}
