# ImageProc-Verilog

Hardware-based **image processing system** implemented in Verilog with supporting Python scripts for handling `.bmp` â†” `.mem` conversions.
Supports both **basic pixel filters** (invert, grayscale, brightness, color filters) and **convolution-based filters** (blur, sharpen, sobel, emboss, outline).

---

## ðŸ“‚ Project Structure

```
ImageProc-Verilog/
â”œâ”€â”€ images/              # Input & output images
â”‚   â”œâ”€â”€ all_images/           
â”‚
â”œâ”€â”€ scripts/             # Python helper scripts
â”‚   â”œâ”€â”€ bmp_to_mem.py            # BMP -> .mem
â”‚   â”œâ”€â”€ kernel_mem_generator.py  # BMP -> 3x3 kernel neighborhood
â”‚   â”œâ”€â”€ mem_to_bmp.py            # .mem -> BMP
â”‚
â”œâ”€â”€ verilog/
â”‚   â”œâ”€â”€ tb_convolution/         # Simple pixel-based filters
â”‚   â””â”€â”€ tb_image_proc/     # Convolution testbench + tb_convolution.v
â”‚
â””â”€â”€ README.md            # This file
```

---

## ðŸš€ Workflow

### 1. Prepare Input Image

* Place your test image (e.g., `test.bmp`) into `images/input/`

### 2. Convert BMP â†’ MEM

```bash
cd scripts
python bmp_to_mem.py
```

Generates `input.mem` inside `images/mem/`.

### 3. Generate Kernel Neighborhood (for convolution)

```bash
python kernel_mem_generator.py
```

Produces `kernel_input.mem` for convolution filters.

### 4. Run Verilog Simulation

* Open Vivado, set simulation top to the required testbench (e.g., `tb_convolution`and `tb_image_proc`).
* Run simulation to produce `.mem` outputs in `images/mem/`.

### 5. Convert MEM â†’ BMP

```bash
python mem_to_bmp.py
```

Converts `.mem` files (blur.mem, sobel_edge.mem, etc.) back into `.bmp` inside `images/output/`.

---

## ðŸŽ¨ Filters Implemented

### Basic Filters (`verilog/tb_image_proc/`)

* Invert
* Grayscale
* Brightness Increase / Decrease
* Red / Green / Blue channel filters

### Convolution Filters (`verilog/tb_convolution/`)

* Blur (average filter)
* Motion Blur (diagonal)
* Sharpen
* Sobel Edge Detection
* Emboss
* Outline

---

# ðŸ–¼ Example Outputs

Below are the outputs generated by the Verilog image processing system.  
All images are located in [`images/output/`](images/output/).

---

## ðŸ”¹ tb_image_proc outputs

### Invert
![Invert](https://github.com/adithyarg/ImageProcessing-Verilog/blob/76c6d131de32f2cd0b925cf29fff47c775a248d1/images/1.Invert.bmp)

### Grayscale
![Grayscale](https://github.com/adithyarg/ImageProcessing-Verilog/blob/76c6d131de32f2cd0b925cf29fff47c775a248d1/images/2.Grayscale.bmp)

### Brightness Increase
![Brightness +](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/3.BrightnessInc.bmp)

### Brightness Decrease
![Brightness -](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/4.BrightnessDec.bmp)

### Red Filter
![Red Filter](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/5.RedFilter.bmp)

### Green Filter
![Green Filter](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/6.GreenFilter.bmp)

### Blue Filter
![Blue Filter](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/7.BlueFilter.bmp)

---

## ðŸ”¹ tb_convolution outputs

### Blur
![Blur](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/blur.bmp)

### Motion Blur
![Motion Blur](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/motion_blur.bmp)

### Sharpen
![Sharpen](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/sharpen.bmp)

### Sobel Edge Detection
![Sobel Edge](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/sobel_edge.bmp)

### Emboss
![Emboss](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/emboss.bmp)

### Outline
![Outline](https://github.com/adithyarg/ImageProcessing-Verilog/blob/313dba3d3520cd626076aade8924f283e6ebebce/images/outline.bmp)


## ðŸ›  Requirements

* **Vivado 2024.2** (or compatible)
* **Python 3.8+**
* `Pillow` library for image handling

Install dependencies:

```bash
pip install pillow
```

---

## ðŸ“œ License

This project is for learning and experimentation. Free to use and adapt.
