// Seed: 3155909343
module module_0 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri id_6,
    input wire id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    output supply1 id_12,
    input tri id_13
);
  wire id_15;
  id_16 :
  assert property (@(posedge 1) 1 ? 1'h0 : id_2)
  else $display;
  wire id_17;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    input wand id_7
);
  id_9(
      .id_0(1), .id_1(id_6), .id_2(1)
  ); module_0(
      id_0, id_1, id_1, id_3, id_5, id_3, id_6, id_1, id_3, id_4, id_4, id_5, id_0, id_1
  );
  tri id_10 = 1;
endmodule
