<profile>

<section name = "Vivado HLS Report for 'atan'" level="0">
<item name = "Date">Sat Jun  6 18:25:18 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">CarSimOnFPGA</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.621, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 310, 1, 310, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_atan_generic_double_s_fu_57">atan_generic_double_s, 1, 270, 1, 270, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 182, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 3, 5164, 9376, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 224, -</column>
<column name="Register">-, -, 504, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 3, 16, 55, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_atan_generic_double_s_fu_57">atan_generic_double_s, 4, 0, 1378, 4100, 0</column>
<column name="top_level_dcmp_64tde_U38">top_level_dcmp_64tde, 0, 0, 130, 469, 0</column>
<column name="top_level_ddiv_64sc4_U37">top_level_ddiv_64sc4, 0, 0, 3211, 3658, 0</column>
<column name="top_level_dsub_64rcU_U36">top_level_dsub_64rcU, 0, 3, 445, 1149, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln833_3_fu_128_p2">icmp, 0, 0, 29, 52, 1</column>
<column name="icmp_ln833_fu_122_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="octant1_fu_142_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="din_fu_147_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln639_fu_134_p3">select, 0, 0, 63, 1, 62</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">185, 42, 1, 42</column>
<column name="ap_phi_mux_f_assign_phi_fu_46_p8">9, 2, 64, 128</column>
<column name="ap_return">9, 2, 64, 128</column>
<column name="f_assign_reg_42">21, 4, 64, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="absx_reg_182">63, 0, 64, 1</column>
<column name="ap_CS_fsm">41, 0, 41, 0</column>
<column name="ap_return_preg">64, 0, 64, 0</column>
<column name="din_reg_212">64, 0, 64, 0</column>
<column name="f_assign_reg_42">64, 0, 64, 0</column>
<column name="grp_atan_generic_double_s_fu_57_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln833_reg_189">1, 0, 1, 0</column>
<column name="octant1_reg_202">1, 0, 1, 0</column>
<column name="one_over_x_reg_207">64, 0, 64, 0</column>
<column name="p_Result_s_reg_172">1, 0, 1, 0</column>
<column name="res_1_reg_223">64, 0, 64, 0</column>
<column name="res_reg_217">64, 0, 64, 0</column>
<column name="tmp_4_reg_198">1, 0, 1, 0</column>
<column name="tmp_V_reg_177">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, atan, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, atan, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, atan, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, atan, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, atan, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, atan, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, atan, return value</column>
<column name="x">in, 64, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
