-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_PE_v2 is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    Win_0_dout : IN STD_LOGIC_VECTOR (399 downto 0);
    Win_0_empty_n : IN STD_LOGIC;
    Win_0_read : OUT STD_LOGIC;
    Win_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    Win_1_empty_n : IN STD_LOGIC;
    Win_1_read : OUT STD_LOGIC;
    Win_2_dout : IN STD_LOGIC_VECTOR (49 downto 0);
    Win_2_empty_n : IN STD_LOGIC;
    Win_2_read : OUT STD_LOGIC;
    Xin_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
    Xin_0_empty_n : IN STD_LOGIC;
    Xin_0_read : OUT STD_LOGIC;
    Xin_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    Xin_1_empty_n : IN STD_LOGIC;
    Xin_1_read : OUT STD_LOGIC;
    Xin_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    Xin_2_empty_n : IN STD_LOGIC;
    Xin_2_read : OUT STD_LOGIC;
    ctrl_acf_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_acf_empty_n : IN STD_LOGIC;
    ctrl_acf_read : OUT STD_LOGIC;
    dout_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    dout_0_full_n : IN STD_LOGIC;
    dout_0_write : OUT STD_LOGIC;
    dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_1_full_n : IN STD_LOGIC;
    dout_1_write : OUT STD_LOGIC;
    dout_2_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    dout_2_full_n : IN STD_LOGIC;
    dout_2_write : OUT STD_LOGIC );
end;


architecture behav of p_PE_v2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "p_PE_v2,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.559750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=26,HLS_SYN_FF=8275,HLS_SYN_LUT=7453,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal grp_Summer_fu_144_din_0_read : STD_LOGIC;
    signal grp_Summer_fu_144_din_1_read : STD_LOGIC;
    signal grp_Summer_fu_144_din_2_read : STD_LOGIC;
    signal grp_Summer_fu_144_dout_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Summer_fu_144_dout_0_write : STD_LOGIC;
    signal grp_Summer_fu_144_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Summer_fu_144_dout_1_write : STD_LOGIC;
    signal grp_Summer_fu_144_dout_2_din : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Summer_fu_144_dout_2_write : STD_LOGIC;
    signal grp_Summer_fu_144_ctrl_acf_read : STD_LOGIC;
    signal grp_Summer_fu_144_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_v2_PE_thread_fu_170_Win_0_read : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_Win_1_read : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_Win_2_read : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_Xin_0_read : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_Xin_1_read : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_Xin_2_read : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_3_write : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_4_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_4_write : STD_LOGIC;
    signal grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_5_din : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_5_write : STD_LOGIC;
    signal sc_fifo_chn_3_full_n : STD_LOGIC;
    signal sc_fifo_chn_4_full_n : STD_LOGIC;
    signal sc_fifo_chn_5_full_n : STD_LOGIC;
    signal sc_fifo_chn_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_3_empty_n : STD_LOGIC;
    signal sc_fifo_chn_4_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4_empty_n : STD_LOGIC;
    signal sc_fifo_chn_5_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal sc_fifo_chn_5_empty_n : STD_LOGIC;

    component Summer IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (1 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        ctrl_acf_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_acf_empty_n : IN STD_LOGIC;
        ctrl_acf_read : OUT STD_LOGIC;
        count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC );
    end component;


    component p_PE_v2_PE_thread IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        Win_0_dout : IN STD_LOGIC_VECTOR (399 downto 0);
        Win_0_empty_n : IN STD_LOGIC;
        Win_0_read : OUT STD_LOGIC;
        Win_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        Win_1_empty_n : IN STD_LOGIC;
        Win_1_read : OUT STD_LOGIC;
        Win_2_dout : IN STD_LOGIC_VECTOR (49 downto 0);
        Win_2_empty_n : IN STD_LOGIC;
        Win_2_read : OUT STD_LOGIC;
        Xin_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
        Xin_0_empty_n : IN STD_LOGIC;
        Xin_0_read : OUT STD_LOGIC;
        Xin_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        Xin_1_empty_n : IN STD_LOGIC;
        Xin_1_read : OUT STD_LOGIC;
        Xin_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        Xin_2_empty_n : IN STD_LOGIC;
        Xin_2_read : OUT STD_LOGIC;
        sc_fifo_chn_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        sc_fifo_chn_3_full_n : IN STD_LOGIC;
        sc_fifo_chn_3_write : OUT STD_LOGIC;
        sc_fifo_chn_4_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        sc_fifo_chn_4_full_n : IN STD_LOGIC;
        sc_fifo_chn_4_write : OUT STD_LOGIC;
        sc_fifo_chn_5_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        sc_fifo_chn_5_full_n : IN STD_LOGIC;
        sc_fifo_chn_5_write : OUT STD_LOGIC );
    end component;


    component fifo_w32_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w4_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_Summer_fu_144 : component Summer
    port map (
        din_0_dout => sc_fifo_chn_3_dout,
        din_0_empty_n => sc_fifo_chn_3_empty_n,
        din_0_read => grp_Summer_fu_144_din_0_read,
        din_1_dout => sc_fifo_chn_4_dout,
        din_1_empty_n => sc_fifo_chn_4_empty_n,
        din_1_read => grp_Summer_fu_144_din_1_read,
        din_2_dout => sc_fifo_chn_5_dout,
        din_2_empty_n => sc_fifo_chn_5_empty_n,
        din_2_read => grp_Summer_fu_144_din_2_read,
        dout_0_din => grp_Summer_fu_144_dout_0_din,
        dout_0_full_n => dout_0_full_n,
        dout_0_write => grp_Summer_fu_144_dout_0_write,
        dout_1_din => grp_Summer_fu_144_dout_1_din,
        dout_1_full_n => dout_1_full_n,
        dout_1_write => grp_Summer_fu_144_dout_1_write,
        dout_2_din => grp_Summer_fu_144_dout_2_din,
        dout_2_full_n => dout_2_full_n,
        dout_2_write => grp_Summer_fu_144_dout_2_write,
        ctrl_acf_dout => ctrl_acf_dout,
        ctrl_acf_empty_n => ctrl_acf_empty_n,
        ctrl_acf_read => grp_Summer_fu_144_ctrl_acf_read,
        count_out => grp_Summer_fu_144_count_out,
        clk => clk,
        reset => reset);

    grp_p_PE_v2_PE_thread_fu_170 : component p_PE_v2_PE_thread
    port map (
        ap_clk => clk,
        ap_rst => reset,
        Win_0_dout => Win_0_dout,
        Win_0_empty_n => Win_0_empty_n,
        Win_0_read => grp_p_PE_v2_PE_thread_fu_170_Win_0_read,
        Win_1_dout => Win_1_dout,
        Win_1_empty_n => Win_1_empty_n,
        Win_1_read => grp_p_PE_v2_PE_thread_fu_170_Win_1_read,
        Win_2_dout => Win_2_dout,
        Win_2_empty_n => Win_2_empty_n,
        Win_2_read => grp_p_PE_v2_PE_thread_fu_170_Win_2_read,
        Xin_0_dout => Xin_0_dout,
        Xin_0_empty_n => Xin_0_empty_n,
        Xin_0_read => grp_p_PE_v2_PE_thread_fu_170_Xin_0_read,
        Xin_1_dout => Xin_1_dout,
        Xin_1_empty_n => Xin_1_empty_n,
        Xin_1_read => grp_p_PE_v2_PE_thread_fu_170_Xin_1_read,
        Xin_2_dout => Xin_2_dout,
        Xin_2_empty_n => Xin_2_empty_n,
        Xin_2_read => grp_p_PE_v2_PE_thread_fu_170_Xin_2_read,
        sc_fifo_chn_3_din => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_3_din,
        sc_fifo_chn_3_full_n => sc_fifo_chn_3_full_n,
        sc_fifo_chn_3_write => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_3_write,
        sc_fifo_chn_4_din => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_4_din,
        sc_fifo_chn_4_full_n => sc_fifo_chn_4_full_n,
        sc_fifo_chn_4_write => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_4_write,
        sc_fifo_chn_5_din => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_5_din,
        sc_fifo_chn_5_full_n => sc_fifo_chn_5_full_n,
        sc_fifo_chn_5_write => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_5_write);

    sc_fifo_chn_3_fifo_U : component fifo_w32_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_3_din,
        if_full_n => sc_fifo_chn_3_full_n,
        if_write => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_3_write,
        if_dout => sc_fifo_chn_3_dout,
        if_empty_n => sc_fifo_chn_3_empty_n,
        if_read => grp_Summer_fu_144_din_0_read);

    sc_fifo_chn_4_fifo_U : component fifo_w1_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_4_din,
        if_full_n => sc_fifo_chn_4_full_n,
        if_write => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_4_write,
        if_dout => sc_fifo_chn_4_dout,
        if_empty_n => sc_fifo_chn_4_empty_n,
        if_read => grp_Summer_fu_144_din_1_read);

    sc_fifo_chn_5_fifo_U : component fifo_w4_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_5_din,
        if_full_n => sc_fifo_chn_5_full_n,
        if_write => grp_p_PE_v2_PE_thread_fu_170_sc_fifo_chn_5_write,
        if_dout => sc_fifo_chn_5_dout,
        if_empty_n => sc_fifo_chn_5_empty_n,
        if_read => grp_Summer_fu_144_din_2_read);




    Win_0_read <= grp_p_PE_v2_PE_thread_fu_170_Win_0_read;
    Win_1_read <= grp_p_PE_v2_PE_thread_fu_170_Win_1_read;
    Win_2_read <= grp_p_PE_v2_PE_thread_fu_170_Win_2_read;
    Xin_0_read <= grp_p_PE_v2_PE_thread_fu_170_Xin_0_read;
    Xin_1_read <= grp_p_PE_v2_PE_thread_fu_170_Xin_1_read;
    Xin_2_read <= grp_p_PE_v2_PE_thread_fu_170_Xin_2_read;
    ctrl_acf_read <= grp_Summer_fu_144_ctrl_acf_read;
    dout_0_din <= grp_Summer_fu_144_dout_0_din;
    dout_0_write <= grp_Summer_fu_144_dout_0_write;
    dout_1_din <= grp_Summer_fu_144_dout_1_din;
    dout_1_write <= grp_Summer_fu_144_dout_1_write;
    dout_2_din <= grp_Summer_fu_144_dout_2_din;
    dout_2_write <= grp_Summer_fu_144_dout_2_write;
end behav;
