Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_test_dac_wiring_isim_beh.exe -prj D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_test_dac_wiring_beh.prj work.test_test_dac_wiring 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/AddSub.vhd" into library work
Parsing VHDL file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/kBitCounter.vhd" into library work
Parsing VHDL file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/generator_sine.vhd" into library work
Parsing VHDL file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/dac_single.vhd" into library work
Parsing VHDL file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_dac_wiring.vhd" into library work
Parsing VHDL file "D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_test_dac_wiring.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture dataflow of entity AddSub [addsub_default]
Compiling architecture dataflow of entity kBitCounter [\kBitCounter(4)\]
Compiling architecture dataflow of entity kBitCounter [\kBitCounter(9)\]
Compiling architecture dataflow of entity generator_sine [generator_sine_default]
Compiling architecture dataflow of entity dac_single [dac_single_default]
Compiling architecture dataflow of entity test_dac_wiring [test_dac_wiring_default]
Compiling architecture test_dac_wiring_tbarch of entity test_test_dac_wiring
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 VHDL Units
Built simulation executable D:/Users/Sushant/Documents/GitHub/NoiseCancelingHeadphones/Xilinx/DevCalibration/test_test_dac_wiring_isim_beh.exe
Fuse Memory Usage: 35064 KB
Fuse CPU Usage: 436 ms
