Netgen 1.5.308 compiled on Tue Jan  6 19:09:47 UTC 2026
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Reading SPICE netlist file '/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice'...
Call to undefined subcircuit sg13_lv_nmos
Creating placeholder cell definition.
Call to undefined subcircuit sg13_lv_pmos
Creating placeholder cell definition.
Call to undefined subcircuit dantenna
Creating placeholder cell definition.
Call to undefined subcircuit dpantenna
Creating placeholder cell definition.
Reading SPICE netlist file '/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/spice/sg13g2_io.spi'...
Call to undefined subcircuit sg13_hv_nmos
Creating placeholder cell definition.
Call to undefined subcircuit sg13_hv_pmos
Creating placeholder cell definition.
Call to undefined subcircuit rppd
Creating placeholder cell definition.
Reading Verilog netlist file '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_03-13-23/52-openroad-fillinsertion/heichips25_pudding.pnl.v'...
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module dac128module.
Treating empty subcircuits as black-box cells
Generating JSON file result

Reading setup file /nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/netgen/setup.tcl

Model rppd pin 1 == 2
No property b found for device rppd
Model sg13_hv_nmos pin 1 == 3
No property ng found for device sg13_hv_nmos
No property as found for device sg13_hv_nmos
No property ad found for device sg13_hv_nmos
No property pd found for device sg13_hv_nmos
No property ps found for device sg13_hv_nmos
No property trise found for device sg13_hv_nmos
No property z1 found for device sg13_hv_nmos
No property z2 found for device sg13_hv_nmos
No property wmin found for device sg13_hv_nmos
No property rfmode found for device sg13_hv_nmos
No property pre_layout found for device sg13_hv_nmos
Model sg13_hv_pmos pin 1 == 3
No property ng found for device sg13_hv_pmos
No property as found for device sg13_hv_pmos
No property ad found for device sg13_hv_pmos
No property pd found for device sg13_hv_pmos
No property ps found for device sg13_hv_pmos
No property trise found for device sg13_hv_pmos
No property z1 found for device sg13_hv_pmos
No property z2 found for device sg13_hv_pmos
No property wmin found for device sg13_hv_pmos
No property rfmode found for device sg13_hv_pmos
No property pre_layout found for device sg13_hv_pmos
Model sg13_lv_nmos pin 1 == 3
No property trise found for device sg13_lv_nmos
No property z1 found for device sg13_lv_nmos
No property z2 found for device sg13_lv_nmos
No property wmin found for device sg13_lv_nmos
No property rfmode found for device sg13_lv_nmos
No property pre_layout found for device sg13_lv_nmos
Model sg13_lv_pmos pin 1 == 3
No property trise found for device sg13_lv_pmos
No property z1 found for device sg13_lv_pmos
No property z2 found for device sg13_lv_pmos
No property wmin found for device sg13_lv_pmos
No property rfmode found for device sg13_lv_pmos
No property pre_layout found for device sg13_lv_pmos
No property DEV_A found for device dantenna
No property DEV_P found for device dantenna
No property DEV_C found for device dantenna
No property DEV_A found for device dpantenna
No property DEV_P found for device dpantenna
No property DEV_C found for device dpantenna
Comparison output logged to file /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_03-13-23/69-netgen-lvs/reports/lvs.netgen.rpt
Logging to file "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_03-13-23/69-netgen-lvs/reports/lvs.netgen.rpt" enabled

Contents of circuit 1:  Circuit: 'sg13g2_decap_8'
Circuit sg13g2_decap_8 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sg13g2_decap_8'
Circuit sg13g2_decap_8 contains 2 device instances.
  Class: sg13_lv_pmos          instances:   1
  Class: sg13_lv_nmos          instances:   1
Circuit contains 2 nets.

Circuit sg13g2_decap_8 contains no devices.

Contents of circuit 1:  Circuit: 'sg13g2_inv_1'
Circuit sg13g2_inv_1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sg13g2_inv_1'
Circuit sg13g2_inv_1 contains 2 device instances.
  Class: sg13_lv_pmos          instances:   1
  Class: sg13_lv_nmos          instances:   1
Circuit contains 4 nets.

Circuit sg13g2_inv_1 contains no devices.

Contents of circuit 1:  Circuit: 'sg13g2_fill_1'
Circuit sg13g2_fill_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sg13g2_fill_1'
Circuit sg13g2_fill_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.

Circuit sg13g2_fill_1 contains no devices.

Contents of circuit 1:  Circuit: 'sg13g2_fill_2'
Circuit sg13g2_fill_2 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sg13g2_fill_2'
Circuit sg13g2_fill_2 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.

Circuit sg13g2_fill_2 contains no devices.

Contents of circuit 1:  Circuit: 'sg13g2_buf_1'
Circuit sg13g2_buf_1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sg13g2_buf_1'
Circuit sg13g2_buf_1 contains 4 device instances.
  Class: sg13_lv_pmos          instances:   2
  Class: sg13_lv_nmos          instances:   2
Circuit contains 5 nets.

Circuit sg13g2_buf_1 contains no devices.

Contents of circuit 1:  Circuit: 'sg13g2_decap_4'
Circuit sg13g2_decap_4 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sg13g2_decap_4'
Circuit sg13g2_decap_4 contains 2 device instances.
  Class: sg13_lv_pmos          instances:   1
  Class: sg13_lv_nmos          instances:   1
Circuit contains 2 nets.

Circuit sg13g2_decap_4 contains no devices.

Contents of circuit 1:  Circuit: 'dac128module'
Circuit dac128module contains 0 device instances.
Circuit contains 0 nets, and 266 disconnected pins.
Contents of circuit 2:  Circuit: 'dac128module'
Circuit dac128module contains 0 device instances.
Circuit contains 0 nets.

Circuit dac128module contains no devices.

Contents of circuit 1:  Circuit: 'sg13g2_tiehi'
Circuit sg13g2_tiehi contains 0 device instances.
Circuit contains 0 nets, and 3 disconnected pins.
Contents of circuit 2:  Circuit: 'sg13g2_tiehi'
Circuit sg13g2_tiehi contains 4 device instances.
  Class: sg13_lv_pmos          instances:   2
  Class: sg13_lv_nmos          instances:   2
Circuit contains 6 nets.

Circuit sg13g2_tiehi contains no devices.

Contents of circuit 1:  Circuit: 'heichips25_pudding'
Circuit heichips25_pudding contains 7157 device instances.
  Class: dac128module          instances:   2
  Class: sg13g2_decap_4        instances:  63
  Class: sg13g2_decap_8        instances: 6176
  Class: sg13g2_tiehi          instances:   8
  Class: sg13g2_fill_1         instances: 156
  Class: sg13g2_fill_2         instances:  93
  Class: sg13g2_buf_1          instances: 395
  Class: sg13g2_inv_1          instances: 264
Circuit contains 673 nets, and 15 disconnected pins.
Contents of circuit 2:  Circuit: 'heichips25_pudding'
Circuit heichips25_pudding contains 7157 device instances.
  Class: dac128module          instances:   2
  Class: sg13g2_decap_4        instances:  63
  Class: sg13g2_decap_8        instances: 6176
  Class: sg13g2_tiehi          instances:   8
  Class: sg13g2_fill_1         instances: 156
  Class: sg13g2_fill_2         instances:  93
  Class: sg13g2_buf_1          instances: 395
  Class: sg13g2_inv_1          instances: 264
Circuit contains 673 nets, and 15 disconnected pins.

Circuit was modified by parallel/series device merging.
New circuit summary:

Contents of circuit 1:  Circuit: 'heichips25_pudding'
Circuit heichips25_pudding contains 673 device instances.
  Class: dac128module          instances:   2
  Class: sg13g2_decap_4        instances:   1
  Class: sg13g2_decap_8        instances:   1
  Class: sg13g2_tiehi          instances:   8
  Class: sg13g2_fill_1         instances:   1
  Class: sg13g2_fill_2         instances:   1
  Class: sg13g2_buf_1          instances: 395
  Class: sg13g2_inv_1          instances: 264
Circuit contains 673 nets, and 15 disconnected pins.
Contents of circuit 2:  Circuit: 'heichips25_pudding'
Circuit heichips25_pudding contains 673 device instances.
  Class: dac128module          instances:   2
  Class: sg13g2_decap_4        instances:   1
  Class: sg13g2_decap_8        instances:   1
  Class: sg13g2_tiehi          instances:   8
  Class: sg13g2_fill_1         instances:   1
  Class: sg13g2_fill_2         instances:   1
  Class: sg13g2_buf_1          instances: 395
  Class: sg13g2_inv_1          instances: 264
Circuit contains 673 nets, and 15 disconnected pins.

Circuit 1 contains 673 devices, Circuit 2 contains 673 devices.
Circuit 1 contains 673 nets,    Circuit 2 contains 673 nets.


Final result: 
Circuits match uniquely.
.
Logging to file "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-09_03-13-23/69-netgen-lvs/reports/lvs.netgen.rpt" disabled
LVS Done.
