#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5583063b0cf0 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
P_0x558306386510 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0x7f3de6a24018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5583063ae950_0 .net "clk", 0 0, o0x7f3de6a24018;  0 drivers
o0x7f3de6a24048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5583063b34b0_0 .net "d", 7 0, o0x7f3de6a24048;  0 drivers
o0x7f3de6a24078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5583063d1d50_0 .net "en", 0 0, o0x7f3de6a24078;  0 drivers
v0x5583063d1df0_0 .var "q", 7 0;
o0x7f3de6a240d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5583063d1ed0_0 .net "reset", 0 0, o0x7f3de6a240d8;  0 drivers
E_0x5583063620b0 .event posedge, v0x5583063d1ed0_0, v0x5583063ae950_0;
S_0x5583063ae190 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x5583063dfc00_0 .var "clk", 0 0;
v0x5583063dfcc0_0 .net "dataadr", 31 0, v0x5583063d6970_0;  1 drivers
v0x5583063dfd80_0 .net "memwrite", 0 0, L_0x5583063e0300;  1 drivers
v0x5583063dfe20_0 .var "reset", 0 0;
v0x5583063dff50_0 .net "writedata", 31 0, L_0x5583063f1d90;  1 drivers
E_0x558306324a80 .event negedge, v0x5583063d27a0_0;
S_0x5583063d2070 .scope module, "dut" "top" 3 10, 4 2 0, S_0x5583063ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x5583063df410_0 .net "clk", 0 0, v0x5583063dfc00_0;  1 drivers
v0x5583063df4d0_0 .net "dataadr", 31 0, v0x5583063d6970_0;  alias, 1 drivers
v0x5583063df590_0 .net "instr", 31 0, L_0x5583063e0b10;  1 drivers
v0x5583063df630_0 .net "memwrite", 0 0, L_0x5583063e0300;  alias, 1 drivers
v0x5583063df760_0 .net "pc", 31 0, v0x5583063d9210_0;  1 drivers
v0x5583063df8b0_0 .net "readdata", 31 0, L_0x5583063f2f40;  1 drivers
v0x5583063dfa00_0 .net "reset", 0 0, v0x5583063dfe20_0;  1 drivers
v0x5583063dfaa0_0 .net "writedata", 31 0, L_0x5583063f1d90;  alias, 1 drivers
L_0x5583063f2bb0 .part v0x5583063d9210_0, 2, 6;
S_0x5583063d2210 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0x5583063d2070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x5583063f2f40 .functor BUFZ 32, L_0x5583063f2ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5583063d2440 .array "RAM", 0 63, 31 0;
v0x5583063d2520_0 .net *"_s0", 31 0, L_0x5583063f2ca0;  1 drivers
v0x5583063d2600_0 .net *"_s3", 29 0, L_0x5583063f2d40;  1 drivers
v0x5583063d26c0_0 .net "a", 31 0, v0x5583063d6970_0;  alias, 1 drivers
v0x5583063d27a0_0 .net "clk", 0 0, v0x5583063dfc00_0;  alias, 1 drivers
v0x5583063d28b0_0 .net "rd", 31 0, L_0x5583063f2f40;  alias, 1 drivers
v0x5583063d2990_0 .net "wd", 31 0, L_0x5583063f1d90;  alias, 1 drivers
v0x5583063d2a70_0 .net "we", 0 0, L_0x5583063e0300;  alias, 1 drivers
E_0x558306324d10 .event posedge, v0x5583063d27a0_0;
L_0x5583063f2ca0 .array/port v0x5583063d2440, L_0x5583063f2d40;
L_0x5583063f2d40 .part v0x5583063d6970_0, 2, 30;
S_0x5583063d2bd0 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0x5583063d2070;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x5583063e0b10 .functor BUFZ 32, L_0x5583063f2ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5583063d2dc0 .array "RAM", 17 0, 31 0;
v0x5583063d2ea0_0 .net *"_s0", 31 0, L_0x5583063f2ac0;  1 drivers
v0x5583063d2f80_0 .net "a", 5 0, L_0x5583063f2bb0;  1 drivers
v0x5583063d3040_0 .net "rd", 31 0, L_0x5583063e0b10;  alias, 1 drivers
L_0x5583063f2ac0 .array/port v0x5583063d2dc0, L_0x5583063f2bb0;
S_0x5583063d3180 .scope module, "mips" "mips" 4 9, 7 2 0, S_0x5583063d2070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x5583063de340_0 .net "alucontrol", 3 0, v0x5583063d38f0_0;  1 drivers
v0x5583063de420_0 .net "aluout", 31 0, v0x5583063d6970_0;  alias, 1 drivers
v0x5583063de570_0 .net "alusrc", 0 0, L_0x5583063e0130;  1 drivers
v0x5583063de6a0_0 .net "clk", 0 0, v0x5583063dfc00_0;  alias, 1 drivers
v0x5583063de7d0_0 .net "instr", 31 0, L_0x5583063e0b10;  alias, 1 drivers
v0x5583063de870_0 .net "jump", 0 0, L_0x5583063e0480;  1 drivers
v0x5583063de9a0_0 .net "memtoreg", 0 0, L_0x5583063e03a0;  1 drivers
v0x5583063dead0_0 .net "memwrite", 0 0, L_0x5583063e0300;  alias, 1 drivers
v0x5583063deb70_0 .net "pc", 31 0, v0x5583063d9210_0;  alias, 1 drivers
v0x5583063decc0_0 .net "pcsrc", 0 0, L_0x5583063e0740;  1 drivers
v0x5583063ded60_0 .net "readdata", 31 0, L_0x5583063f2f40;  alias, 1 drivers
v0x5583063dee20_0 .net "regdst", 0 0, L_0x5583063e0090;  1 drivers
v0x5583063def50_0 .net "regwrite", 0 0, L_0x5583063dfff0;  1 drivers
v0x5583063df080_0 .net "reset", 0 0, v0x5583063dfe20_0;  alias, 1 drivers
v0x5583063df120_0 .net "writedata", 31 0, L_0x5583063f1d90;  alias, 1 drivers
v0x5583063df270_0 .net "zero", 0 0, v0x5583063d6a10_0;  1 drivers
L_0x5583063e0880 .part L_0x5583063e0b10, 26, 6;
L_0x5583063e09d0 .part L_0x5583063e0b10, 0, 6;
S_0x5583063d34a0 .scope module, "c" "controller" 7 14, 8 2 0, S_0x5583063d3180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 4 "alucontrol"
L_0x5583063e0740 .functor AND 1, L_0x5583063e01d0, v0x5583063d6a10_0, C4<1>, C4<1>;
v0x5583063d4970_0 .net "alucontrol", 3 0, v0x5583063d38f0_0;  alias, 1 drivers
v0x5583063d4a80_0 .net "aluop", 1 0, L_0x5583063e0520;  1 drivers
v0x5583063d4b20_0 .net "alusrc", 0 0, L_0x5583063e0130;  alias, 1 drivers
v0x5583063d4bf0_0 .net "branch", 0 0, L_0x5583063e01d0;  1 drivers
v0x5583063d4cc0_0 .net "funct", 5 0, L_0x5583063e09d0;  1 drivers
v0x5583063d4db0_0 .net "jump", 0 0, L_0x5583063e0480;  alias, 1 drivers
v0x5583063d4e80_0 .net "memtoreg", 0 0, L_0x5583063e03a0;  alias, 1 drivers
v0x5583063d4f50_0 .net "memwrite", 0 0, L_0x5583063e0300;  alias, 1 drivers
v0x5583063d5040_0 .net "op", 5 0, L_0x5583063e0880;  1 drivers
v0x5583063d5170_0 .net "pcsrc", 0 0, L_0x5583063e0740;  alias, 1 drivers
v0x5583063d5210_0 .net "regdst", 0 0, L_0x5583063e0090;  alias, 1 drivers
v0x5583063d52e0_0 .net "regwrite", 0 0, L_0x5583063dfff0;  alias, 1 drivers
v0x5583063d53b0_0 .net "zero", 0 0, v0x5583063d6a10_0;  alias, 1 drivers
S_0x5583063d3670 .scope module, "ad" "aludec" 8 16, 9 1 0, S_0x5583063d34a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x5583063d38f0_0 .var "alucontrol", 3 0;
v0x5583063d39f0_0 .net "aluop", 1 0, L_0x5583063e0520;  alias, 1 drivers
v0x5583063d3ad0_0 .net "funct", 5 0, L_0x5583063e09d0;  alias, 1 drivers
E_0x5583063b8ad0 .event edge, v0x5583063d39f0_0, v0x5583063d3ad0_0;
S_0x5583063d3c40 .scope module, "md" "maindec" 8 13, 10 2 0, S_0x5583063d34a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x5583063d3f60_0 .net *"_s10", 8 0, v0x5583063d42c0_0;  1 drivers
v0x5583063d4060_0 .net "aluop", 1 0, L_0x5583063e0520;  alias, 1 drivers
v0x5583063d4150_0 .net "alusrc", 0 0, L_0x5583063e0130;  alias, 1 drivers
v0x5583063d4220_0 .net "branch", 0 0, L_0x5583063e01d0;  alias, 1 drivers
v0x5583063d42c0_0 .var "controls", 8 0;
v0x5583063d43f0_0 .net "jump", 0 0, L_0x5583063e0480;  alias, 1 drivers
v0x5583063d44b0_0 .net "memtoreg", 0 0, L_0x5583063e03a0;  alias, 1 drivers
v0x5583063d4570_0 .net "memwrite", 0 0, L_0x5583063e0300;  alias, 1 drivers
v0x5583063d4610_0 .net "op", 5 0, L_0x5583063e0880;  alias, 1 drivers
v0x5583063d46d0_0 .net "regdst", 0 0, L_0x5583063e0090;  alias, 1 drivers
v0x5583063d4790_0 .net "regwrite", 0 0, L_0x5583063dfff0;  alias, 1 drivers
E_0x5583063b8b10 .event edge, v0x5583063d4610_0;
L_0x5583063dfff0 .part v0x5583063d42c0_0, 8, 1;
L_0x5583063e0090 .part v0x5583063d42c0_0, 7, 1;
L_0x5583063e0130 .part v0x5583063d42c0_0, 6, 1;
L_0x5583063e01d0 .part v0x5583063d42c0_0, 5, 1;
L_0x5583063e0300 .part v0x5583063d42c0_0, 4, 1;
L_0x5583063e03a0 .part v0x5583063d42c0_0, 3, 1;
L_0x5583063e0480 .part v0x5583063d42c0_0, 2, 1;
L_0x5583063e0520 .part v0x5583063d42c0_0, 0, 2;
S_0x5583063d5510 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0x5583063d3180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 4 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x5583063dc8c0_0 .net *"_s3", 3 0, L_0x5583063f1180;  1 drivers
v0x5583063dc9c0_0 .net *"_s5", 25 0, L_0x5583063f1220;  1 drivers
L_0x7f3de69db0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583063dcaa0_0 .net/2u *"_s6", 1 0, L_0x7f3de69db0a8;  1 drivers
v0x5583063dcb60_0 .net "alucontrol", 3 0, v0x5583063d38f0_0;  alias, 1 drivers
v0x5583063dcc20_0 .net "aluout", 31 0, v0x5583063d6970_0;  alias, 1 drivers
v0x5583063dcd30_0 .net "alusrc", 0 0, L_0x5583063e0130;  alias, 1 drivers
v0x5583063dcdd0_0 .net "clk", 0 0, v0x5583063dfc00_0;  alias, 1 drivers
v0x5583063dce70_0 .net "instr", 31 0, L_0x5583063e0b10;  alias, 1 drivers
v0x5583063dcf30_0 .net "jump", 0 0, L_0x5583063e0480;  alias, 1 drivers
v0x5583063dcfd0_0 .net "memtoreg", 0 0, L_0x5583063e03a0;  alias, 1 drivers
v0x5583063dd070_0 .net "pc", 31 0, v0x5583063d9210_0;  alias, 1 drivers
v0x5583063dd110_0 .net "pcbranch", 31 0, L_0x5583063f0df0;  1 drivers
v0x5583063dd220_0 .net "pcnext", 31 0, L_0x5583063f1050;  1 drivers
v0x5583063dd330_0 .net "pcnextbr", 31 0, L_0x5583063f0f20;  1 drivers
v0x5583063dd440_0 .net "pcplus4", 31 0, L_0x5583063e0a70;  1 drivers
v0x5583063dd500_0 .net "pcsrc", 0 0, L_0x5583063e0740;  alias, 1 drivers
v0x5583063dd5f0_0 .net "readdata", 31 0, L_0x5583063f2f40;  alias, 1 drivers
v0x5583063dd810_0 .net "regdst", 0 0, L_0x5583063e0090;  alias, 1 drivers
v0x5583063dd8b0_0 .net "regwrite", 0 0, L_0x5583063dfff0;  alias, 1 drivers
v0x5583063dd950_0 .net "reset", 0 0, v0x5583063dfe20_0;  alias, 1 drivers
v0x5583063dd9f0_0 .net "result", 31 0, L_0x5583063f2470;  1 drivers
v0x5583063ddae0_0 .net "signimm", 31 0, L_0x5583063f2840;  1 drivers
v0x5583063ddba0_0 .net "signimmsh", 31 0, L_0x5583063f0d50;  1 drivers
v0x5583063ddcb0_0 .net "srca", 31 0, L_0x5583063f16d0;  1 drivers
v0x5583063ddd70_0 .net "srcb", 31 0, L_0x5583063f2a20;  1 drivers
v0x5583063ddec0_0 .net "writedata", 31 0, L_0x5583063f1d90;  alias, 1 drivers
v0x5583063ddf80_0 .net "writereg", 4 0, L_0x5583063f21b0;  1 drivers
v0x5583063de040_0 .net "zero", 0 0, v0x5583063d6a10_0;  alias, 1 drivers
L_0x5583063f1180 .part L_0x5583063e0a70, 28, 4;
L_0x5583063f1220 .part L_0x5583063e0b10, 0, 26;
L_0x5583063f12c0 .concat [ 2 26 4 0], L_0x7f3de69db0a8, L_0x5583063f1220, L_0x5583063f1180;
L_0x5583063f1f30 .part L_0x5583063e0b10, 21, 5;
L_0x5583063f2000 .part L_0x5583063e0b10, 16, 5;
L_0x5583063f2250 .part L_0x5583063e0b10, 16, 5;
L_0x5583063f2380 .part L_0x5583063e0b10, 11, 5;
L_0x5583063f2930 .part L_0x5583063e0b10, 0, 16;
S_0x5583063d5730 .scope module, "alu" "alu" 11 42, 12 1 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
    .port_info 4 /OUTPUT 1 "Zero"
v0x5583063d6730_0 .net "A", 31 0, L_0x5583063f16d0;  alias, 1 drivers
v0x5583063d6860_0 .net "B", 31 0, L_0x5583063f2a20;  alias, 1 drivers
v0x5583063d6970_0 .var "Result", 31 0;
v0x5583063d6a10_0 .var "Zero", 0 0;
v0x5583063d6ab0_0 .net "aluOp", 3 0, v0x5583063d38f0_0;  alias, 1 drivers
v0x5583063d6c30_0 .net "result_arithmetic", 31 0, v0x5583063d5ec0_0;  1 drivers
v0x5583063d6cd0_0 .net "result_logic", 31 0, v0x5583063d64f0_0;  1 drivers
E_0x5583063d59b0 .event edge, v0x5583063d38f0_0, v0x5583063d64f0_0, v0x5583063d5ec0_0, v0x5583063d26c0_0;
S_0x5583063d5a40 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0x5583063d5730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x5583063d5ce0_0 .net "A", 31 0, L_0x5583063f16d0;  alias, 1 drivers
v0x5583063d5de0_0 .net "B", 31 0, L_0x5583063f2a20;  alias, 1 drivers
v0x5583063d5ec0_0 .var "Result", 31 0;
v0x5583063d5fb0_0 .net "aluOp", 3 0, v0x5583063d38f0_0;  alias, 1 drivers
E_0x5583063d5c60 .event edge, v0x5583063d38f0_0, v0x5583063d5ce0_0, v0x5583063d5de0_0;
S_0x5583063d6140 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0x5583063d5730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x5583063d6330_0 .net "A", 31 0, L_0x5583063f16d0;  alias, 1 drivers
v0x5583063d6420_0 .net "B", 31 0, L_0x5583063f2a20;  alias, 1 drivers
v0x5583063d64f0_0 .var "Result", 31 0;
v0x5583063d65c0_0 .net "aluOp", 3 0, v0x5583063d38f0_0;  alias, 1 drivers
S_0x5583063d6e50 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x5583063d7030_0 .net *"_s1", 29 0, L_0x5583063f0c20;  1 drivers
L_0x7f3de69db060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583063d7130_0 .net/2u *"_s2", 1 0, L_0x7f3de69db060;  1 drivers
v0x5583063d7210_0 .net "a", 31 0, L_0x5583063f2840;  alias, 1 drivers
v0x5583063d72d0_0 .net "y", 31 0, L_0x5583063f0d50;  alias, 1 drivers
L_0x5583063f0c20 .part L_0x5583063f2840, 0, 30;
L_0x5583063f0d50 .concat [ 2 30 0 0], L_0x7f3de69db060, L_0x5583063f0c20;
S_0x5583063d7410 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x5583063d7660_0 .net "a", 31 0, v0x5583063d9210_0;  alias, 1 drivers
L_0x7f3de69db018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5583063d7740_0 .net "b", 31 0, L_0x7f3de69db018;  1 drivers
v0x5583063d7820_0 .net "y", 31 0, L_0x5583063e0a70;  alias, 1 drivers
L_0x5583063e0a70 .arith/sum 32, v0x5583063d9210_0, L_0x7f3de69db018;
S_0x5583063d7990 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x5583063d7bb0_0 .net "a", 31 0, L_0x5583063e0a70;  alias, 1 drivers
v0x5583063d7cc0_0 .net "b", 31 0, L_0x5583063f0d50;  alias, 1 drivers
v0x5583063d7d90_0 .net "y", 31 0, L_0x5583063f0df0;  alias, 1 drivers
L_0x5583063f0df0 .arith/sum 32, L_0x5583063e0a70, L_0x5583063f0d50;
S_0x5583063d7ee0 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5583063d8100 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5583063d8260_0 .net "d0", 31 0, L_0x5583063e0a70;  alias, 1 drivers
v0x5583063d8370_0 .net "d1", 31 0, L_0x5583063f0df0;  alias, 1 drivers
v0x5583063d8430_0 .net "s", 0 0, L_0x5583063e0740;  alias, 1 drivers
v0x5583063d8530_0 .net "y", 31 0, L_0x5583063f0f20;  alias, 1 drivers
L_0x5583063f0f20 .functor MUXZ 32, L_0x5583063e0a70, L_0x5583063f0df0, L_0x5583063e0740, C4<>;
S_0x5583063d8660 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5583063d8830 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5583063d8900_0 .net "d0", 31 0, L_0x5583063f0f20;  alias, 1 drivers
v0x5583063d8a10_0 .net "d1", 31 0, L_0x5583063f12c0;  1 drivers
v0x5583063d8ad0_0 .net "s", 0 0, L_0x5583063e0480;  alias, 1 drivers
v0x5583063d8bf0_0 .net "y", 31 0, L_0x5583063f1050;  alias, 1 drivers
L_0x5583063f1050 .functor MUXZ 32, L_0x5583063f0f20, L_0x5583063f12c0, L_0x5583063e0480, C4<>;
S_0x5583063d8d30 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x5583063d8f00 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v0x5583063d9050_0 .net "clk", 0 0, v0x5583063dfc00_0;  alias, 1 drivers
v0x5583063d9140_0 .net "d", 31 0, L_0x5583063f1050;  alias, 1 drivers
v0x5583063d9210_0 .var "q", 31 0;
v0x5583063d9310_0 .net "reset", 0 0, v0x5583063dfe20_0;  alias, 1 drivers
E_0x5583063d8fd0 .event posedge, v0x5583063d9310_0, v0x5583063d27a0_0;
S_0x5583063d9440 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5583063d9610 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5583063d96e0_0 .net "d0", 31 0, v0x5583063d6970_0;  alias, 1 drivers
v0x5583063d9810_0 .net "d1", 31 0, L_0x5583063f2f40;  alias, 1 drivers
v0x5583063d98d0_0 .net "s", 0 0, L_0x5583063e03a0;  alias, 1 drivers
v0x5583063d99f0_0 .net "y", 31 0, L_0x5583063f2470;  alias, 1 drivers
L_0x5583063f2470 .functor MUXZ 32, v0x5583063d6970_0, L_0x5583063f2f40, L_0x5583063e03a0, C4<>;
S_0x5583063d9b10 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x5583063d9db0_0 .net *"_s0", 31 0, L_0x5583063f1360;  1 drivers
v0x5583063d9eb0_0 .net *"_s10", 6 0, L_0x5583063f1540;  1 drivers
L_0x7f3de69db180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583063d9f90_0 .net *"_s13", 1 0, L_0x7f3de69db180;  1 drivers
L_0x7f3de69db1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583063da050_0 .net/2u *"_s14", 31 0, L_0x7f3de69db1c8;  1 drivers
v0x5583063da130_0 .net *"_s18", 31 0, L_0x5583063f1860;  1 drivers
L_0x7f3de69db210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583063da260_0 .net *"_s21", 26 0, L_0x7f3de69db210;  1 drivers
L_0x7f3de69db258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583063da340_0 .net/2u *"_s22", 31 0, L_0x7f3de69db258;  1 drivers
v0x5583063da420_0 .net *"_s24", 0 0, L_0x5583063f1a20;  1 drivers
v0x5583063da4e0_0 .net *"_s26", 31 0, L_0x5583063f1b10;  1 drivers
v0x5583063da650_0 .net *"_s28", 6 0, L_0x5583063f1c00;  1 drivers
L_0x7f3de69db0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583063da730_0 .net *"_s3", 26 0, L_0x7f3de69db0f0;  1 drivers
L_0x7f3de69db2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5583063da810_0 .net *"_s31", 1 0, L_0x7f3de69db2a0;  1 drivers
L_0x7f3de69db2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583063da8f0_0 .net/2u *"_s32", 31 0, L_0x7f3de69db2e8;  1 drivers
L_0x7f3de69db138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5583063da9d0_0 .net/2u *"_s4", 31 0, L_0x7f3de69db138;  1 drivers
v0x5583063daab0_0 .net *"_s6", 0 0, L_0x5583063f1400;  1 drivers
v0x5583063dab70_0 .net *"_s8", 31 0, L_0x5583063f14a0;  1 drivers
v0x5583063dac50_0 .net "clk", 0 0, v0x5583063dfc00_0;  alias, 1 drivers
v0x5583063dacf0_0 .net "ra1", 4 0, L_0x5583063f1f30;  1 drivers
v0x5583063dadd0_0 .net "ra2", 4 0, L_0x5583063f2000;  1 drivers
v0x5583063daeb0_0 .net "rd1", 31 0, L_0x5583063f16d0;  alias, 1 drivers
v0x5583063daf70_0 .net "rd2", 31 0, L_0x5583063f1d90;  alias, 1 drivers
v0x5583063db030 .array "rf", 0 31, 31 0;
v0x5583063db0d0_0 .net "wa3", 4 0, L_0x5583063f21b0;  alias, 1 drivers
v0x5583063db1b0_0 .net "wd3", 31 0, L_0x5583063f2470;  alias, 1 drivers
v0x5583063db270_0 .net "we3", 0 0, L_0x5583063dfff0;  alias, 1 drivers
L_0x5583063f1360 .concat [ 5 27 0 0], L_0x5583063f1f30, L_0x7f3de69db0f0;
L_0x5583063f1400 .cmp/ne 32, L_0x5583063f1360, L_0x7f3de69db138;
L_0x5583063f14a0 .array/port v0x5583063db030, L_0x5583063f1540;
L_0x5583063f1540 .concat [ 5 2 0 0], L_0x5583063f1f30, L_0x7f3de69db180;
L_0x5583063f16d0 .functor MUXZ 32, L_0x7f3de69db1c8, L_0x5583063f14a0, L_0x5583063f1400, C4<>;
L_0x5583063f1860 .concat [ 5 27 0 0], L_0x5583063f2000, L_0x7f3de69db210;
L_0x5583063f1a20 .cmp/ne 32, L_0x5583063f1860, L_0x7f3de69db258;
L_0x5583063f1b10 .array/port v0x5583063db030, L_0x5583063f1c00;
L_0x5583063f1c00 .concat [ 5 2 0 0], L_0x5583063f2000, L_0x7f3de69db2a0;
L_0x5583063f1d90 .functor MUXZ 32, L_0x7f3de69db2e8, L_0x5583063f1b10, L_0x5583063f1a20, C4<>;
S_0x5583063db490 .scope module, "se" "signext" 11 37, 20 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x5583063db670_0 .net *"_s1", 0 0, L_0x5583063f2510;  1 drivers
v0x5583063db770_0 .net *"_s2", 15 0, L_0x5583063f25b0;  1 drivers
v0x5583063db850_0 .net "a", 15 0, L_0x5583063f2930;  1 drivers
v0x5583063db910_0 .net "y", 31 0, L_0x5583063f2840;  alias, 1 drivers
L_0x5583063f2510 .part L_0x5583063f2930, 15, 1;
LS_0x5583063f25b0_0_0 .concat [ 1 1 1 1], L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510;
LS_0x5583063f25b0_0_4 .concat [ 1 1 1 1], L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510;
LS_0x5583063f25b0_0_8 .concat [ 1 1 1 1], L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510;
LS_0x5583063f25b0_0_12 .concat [ 1 1 1 1], L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510, L_0x5583063f2510;
L_0x5583063f25b0 .concat [ 4 4 4 4], LS_0x5583063f25b0_0_0, LS_0x5583063f25b0_0_4, LS_0x5583063f25b0_0_8, LS_0x5583063f25b0_0_12;
L_0x5583063f2840 .concat [ 16 16 0 0], L_0x5583063f2930, L_0x5583063f25b0;
S_0x5583063dba40 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5583063dbc10 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5583063dbd80_0 .net "d0", 31 0, L_0x5583063f1d90;  alias, 1 drivers
v0x5583063dbe90_0 .net "d1", 31 0, L_0x5583063f2840;  alias, 1 drivers
v0x5583063dbfa0_0 .net "s", 0 0, L_0x5583063e0130;  alias, 1 drivers
v0x5583063dc090_0 .net "y", 31 0, L_0x5583063f2a20;  alias, 1 drivers
L_0x5583063f2a20 .functor MUXZ 32, L_0x5583063f1d90, L_0x5583063f2840, L_0x5583063e0130, C4<>;
S_0x5583063dc1b0 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0x5583063d5510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x5583063dc380 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0x5583063dc490_0 .net "d0", 4 0, L_0x5583063f2250;  1 drivers
v0x5583063dc590_0 .net "d1", 4 0, L_0x5583063f2380;  1 drivers
v0x5583063dc670_0 .net "s", 0 0, L_0x5583063e0090;  alias, 1 drivers
v0x5583063dc790_0 .net "y", 4 0, L_0x5583063f21b0;  alias, 1 drivers
L_0x5583063f21b0 .functor MUXZ 5, L_0x5583063f2250, L_0x5583063f2380, L_0x5583063e0090, C4<>;
    .scope S_0x5583063b0cf0;
T_0 ;
    %wait E_0x5583063620b0;
    %load/vec4 v0x5583063d1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5583063d1df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5583063d1d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5583063b34b0_0;
    %assign/vec4 v0x5583063d1df0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5583063d3c40;
T_1 ;
    %wait E_0x5583063b8b10;
    %load/vec4 v0x5583063d4610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x5583063d42c0_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x5583063d42c0_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x5583063d42c0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x5583063d42c0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x5583063d42c0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x5583063d42c0_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x5583063d42c0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5583063d3670;
T_2 ;
    %wait E_0x5583063b8ad0;
    %load/vec4 v0x5583063d39f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x5583063d3ad0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 7, 7, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5583063d38f0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5583063d8d30;
T_3 ;
    %wait E_0x5583063d8fd0;
    %load/vec4 v0x5583063d9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5583063d9210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5583063d9140_0;
    %assign/vec4 v0x5583063d9210_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5583063d9b10;
T_4 ;
    %wait E_0x558306324d10;
    %load/vec4 v0x5583063db270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5583063db1b0_0;
    %load/vec4 v0x5583063db0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583063db030, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5583063d5a40;
T_5 ;
    %wait E_0x5583063d5c60;
    %load/vec4 v0x5583063d5fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0x5583063d5ce0_0;
    %load/vec4 v0x5583063d5de0_0;
    %add;
    %store/vec4 v0x5583063d5ec0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5583063d5ce0_0;
    %load/vec4 v0x5583063d5de0_0;
    %add;
    %store/vec4 v0x5583063d5ec0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5583063d5ce0_0;
    %load/vec4 v0x5583063d5de0_0;
    %sub;
    %store/vec4 v0x5583063d5ec0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5583063d5ce0_0;
    %load/vec4 v0x5583063d5de0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0x5583063d5ec0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5583063d6140;
T_6 ;
    %wait E_0x5583063d5c60;
    %load/vec4 v0x5583063d65c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5583063d6330_0;
    %load/vec4 v0x5583063d6420_0;
    %and;
    %store/vec4 v0x5583063d64f0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5583063d6330_0;
    %load/vec4 v0x5583063d6420_0;
    %or;
    %store/vec4 v0x5583063d64f0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5583063d6330_0;
    %load/vec4 v0x5583063d6420_0;
    %xor;
    %store/vec4 v0x5583063d64f0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5583063d6330_0;
    %load/vec4 v0x5583063d6420_0;
    %or;
    %inv;
    %store/vec4 v0x5583063d64f0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5583063d5730;
T_7 ;
    %wait E_0x5583063d59b0;
    %load/vec4 v0x5583063d6ab0_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x5583063d6cd0_0;
    %store/vec4 v0x5583063d6970_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x5583063d6c30_0;
    %store/vec4 v0x5583063d6970_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v0x5583063d6970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5583063d6a10_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5583063d6a10_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5583063d2bd0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile.dat", v0x5583063d2dc0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5583063d2210;
T_9 ;
    %wait E_0x558306324d10;
    %load/vec4 v0x5583063d2a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5583063d2990_0;
    %load/vec4 v0x5583063d26c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5583063d2440, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5583063ae190;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583063dfe20_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583063dfe20_0, 0;
    %end;
    .thread T_10;
    .scope S_0x5583063ae190;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583063dfc00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583063dfc00_0, 0;
    %delay 5, 0;
    %vpi_call 3 22 "$monitor", "Clk: %b, reset: %b, writedata: %h, dataadr %h, memwrite: %h", v0x5583063dfc00_0, v0x5583063dfe20_0, v0x5583063dff50_0, v0x5583063dfcc0_0, v0x5583063dfd80_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5583063ae190;
T_12 ;
    %wait E_0x558306324a80;
    %load/vec4 v0x5583063dfd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5583063dfcc0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5583063dff50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 29 "$display" {0 0 0};
    %vpi_call 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 31 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5583063dfcc0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
