Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 14 16:11:49 2022
| Host         : LAPTOP-4O1010KC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1408)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3601)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1408)
---------------------------
 There are 1404 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3601)
---------------------------------------------------
 There are 3601 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.173        0.000                      0                    1        0.551        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.173        0.000                      0                    1        0.551        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.580ns (31.865%)  route 1.240ns (68.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.626     5.229    CLK_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clk_div_reg/Q
                         net (fo=2, routed)           1.240     6.925    clk_div
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.124     7.049 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.049    p_0_in__0
    SLICE_X52Y97         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.505    14.928    CLK_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.029    15.222    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  8.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.965%)  route 0.456ns (71.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.484    CLK_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_div_reg/Q
                         net (fo=2, routed)           0.456     2.081    clk_div
    SLICE_X52Y97         LUT1 (Prop_lut1_I0_O)        0.045     2.126 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.126    p_0_in__0
    SLICE_X52Y97         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.000    CLK_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.091     1.575    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3632 Endpoints
Min Delay          3632 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.989ns  (logic 9.572ns (33.019%)  route 19.417ns (66.981%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           0.500    22.605    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    22.729 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28/O
                         net (fo=1, routed)           0.950    23.679    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    23.803 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24/O
                         net (fo=1, routed)           0.629    24.432    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    24.556 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10/O
                         net (fo=1, routed)           0.989    25.545    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    25.669 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.971    26.640    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    26.764 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=2, routed)           1.230    27.994    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I3_O)        0.124    28.118 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=3, routed)           0.747    28.865    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.989 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    28.989    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X47Y68         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.713ns  (logic 9.572ns (33.337%)  route 19.141ns (66.663%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           0.500    22.605    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    22.729 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28/O
                         net (fo=1, routed)           0.950    23.679    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    23.803 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24/O
                         net (fo=1, routed)           0.629    24.432    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    24.556 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10/O
                         net (fo=1, routed)           0.989    25.545    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    25.669 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.971    26.640    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    26.764 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=2, routed)           1.230    27.994    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I3_O)        0.124    28.118 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=3, routed)           0.471    28.589    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.713 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.000    28.713    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X47Y68         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.710ns  (logic 9.572ns (33.340%)  route 19.138ns (66.660%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           0.500    22.605    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    22.729 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28/O
                         net (fo=1, routed)           0.950    23.679    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    23.803 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24/O
                         net (fo=1, routed)           0.629    24.432    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    24.556 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10/O
                         net (fo=1, routed)           0.989    25.545    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    25.669 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.971    26.640    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    26.764 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=2, routed)           1.230    27.994    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I3_O)        0.124    28.118 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=3, routed)           0.468    28.586    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.710 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep__0_i_1/O
                         net (fo=1, routed)           0.000    28.710    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep__0_i_1_n_0
    SLICE_X47Y68         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.634ns  (logic 9.572ns (33.429%)  route 19.062ns (66.571%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           0.500    22.605    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    22.729 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28/O
                         net (fo=1, routed)           0.950    23.679    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    23.803 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24/O
                         net (fo=1, routed)           0.629    24.432    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    24.556 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10/O
                         net (fo=1, routed)           0.989    25.545    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    25.669 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.971    26.640    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.124    26.764 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14/O
                         net (fo=2, routed)           1.460    28.224    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_14_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I3_O)        0.124    28.348 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.162    28.510    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I3_O)        0.124    28.634 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    28.634    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X52Y68         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.406ns  (logic 9.448ns (34.474%)  route 17.958ns (65.526%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 f  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           0.500    22.605    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    22.729 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28/O
                         net (fo=1, routed)           0.950    23.679    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_28_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.124    23.803 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24/O
                         net (fo=1, routed)           0.629    24.432    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_24_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.124    24.556 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10/O
                         net (fo=1, routed)           0.989    25.545    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_10_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    25.669 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.815    26.484    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I3_O)        0.124    26.608 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.674    27.282    u_CORTEXM0INTEGRATION/u_logic_n_109
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    27.406 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    27.406    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X40Y81         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ehnpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.735ns  (logic 8.856ns (34.412%)  route 16.879ns (65.588%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.129    23.233    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.152    23.385 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          2.351    25.735    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X54Y96         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ehnpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/A3qax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.598ns  (logic 8.856ns (34.596%)  route 16.742ns (65.404%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.129    23.233    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.152    23.385 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          2.213    25.598    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X54Y97         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/A3qax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rrvax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.593ns  (logic 8.856ns (34.603%)  route 16.737ns (65.397%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.129    23.233    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.152    23.385 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          2.209    25.593    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X54Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rrvax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vzxax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.294ns  (logic 8.856ns (35.012%)  route 16.438ns (64.988%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.129    23.233    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.152    23.385 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          1.909    25.294    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X57Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vzxax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.994ns  (logic 8.856ns (35.432%)  route 16.138ns (64.568%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Wxjpw6_reg/Q
                         net (fo=172, routed)         4.890     5.346    u_CORTEXM0INTEGRATION/u_logic/Wxjpw6
    SLICE_X56Y85         LUT4 (Prop_lut4_I2_O)        0.116     5.462 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122/O
                         net (fo=20, routed)          2.115     7.578    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_122_n_0
    SLICE_X56Y96         LUT5 (Prop_lut5_I3_O)        0.328     7.906 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48/O
                         net (fo=1, routed)           0.871     8.776    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_48_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I5_O)        0.124     8.900 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24/O
                         net (fo=6, routed)           1.027     9.928    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_24_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I0_O)        0.154    10.082 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_5/O
                         net (fo=17, routed)          0.677    10.759    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.239    14.998 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.000    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.518 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    17.441    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    17.565 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    17.565    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.115 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.115    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.229 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.229    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.343 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    18.343    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_12_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.656 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_5/O[3]
                         net (fo=1, routed)           1.163    19.819    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.306    20.125 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.948    21.073    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.124    21.197 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.783    21.980    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I1_O)        0.124    22.104 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           1.129    23.233    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X40Y83         LUT3 (Prop_lut3_I2_O)        0.152    23.385 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1/O
                         net (fo=16, routed)          1.610    24.994    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_1_n_0
    SLICE_X57Y95         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X10Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X10Y76         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[7]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uAHBUART/uUART_RX/data_reg_reg[7]/Q
                         net (fo=3, routed)           0.113     0.241    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/D
    SLICE_X42Y58         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[7]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uAHBUART/uUART_RX/data_reg_reg[7]/Q
                         net (fo=3, routed)           0.113     0.241    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/D
    SLICE_X42Y58         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    reset_sync_reg_reg_n_0_[0]
    SLICE_X28Y78         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Rq0qw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ss0qw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Rq0qw6_reg/C
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Rq0qw6_reg/Q
                         net (fo=2, routed)           0.064     0.205    u_CORTEXM0INTEGRATION/u_logic/Rq0qw6
    SLICE_X37Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.250 r  u_CORTEXM0INTEGRATION/u_logic/Ss0qw6_i_1/O
                         net (fo=1, routed)           0.000     0.250    u_CORTEXM0INTEGRATION/u_logic/Tcuhu6
    SLICE_X37Y69         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ss0qw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/pixel_x1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  uAHBVGA/uvga_console/pixel_x1_reg[1]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uvga_console/pixel_x1_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    uAHBVGA/uvga_console/pixel_x1[1]
    SLICE_X9Y75          FDRE                                         r  uAHBVGA/uvga_console/pixel_x2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/R7kpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/T9kpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/R7kpw6_reg/C
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/R7kpw6_reg/Q
                         net (fo=2, routed)           0.065     0.206    u_CORTEXM0INTEGRATION/u_logic/R7kpw6
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  u_CORTEXM0INTEGRATION/u_logic/T9kpw6_i_1/O
                         net (fo=1, routed)           0.000     0.251    u_CORTEXM0INTEGRATION/u_logic/Kbuhu6
    SLICE_X37Y72         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/T9kpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[0]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIA0
    SLICE_X42Y59         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uUART_RX/data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.573%)  route 0.117ns (45.427%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[3]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    uAHBUART/uUART_RX/Q[3]
    SLICE_X43Y58         FDCE                                         r  uAHBUART/uUART_RX/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.395%)  route 0.131ns (50.605%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[6]/C
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uAHBUART/uUART_RX/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.131     0.259    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/D
    SLICE_X42Y58         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------





