<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v</a>
defines: 
time_elapsed: 0.161s
ram usage: 13744 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync.v</a>
module bsg_mem_1rw_sync (
	clk_i,
	reset_i,
	data_i,
	addr_i,
	v_i,
	w_i,
	data_o
);
	parameter width_p = -1;
	parameter els_p = -1;
	parameter latch_last_read_p = 0;
	parameter addr_width_lp = (els_p == 1 ? 1 : $clog2(els_p));
	parameter enable_clock_gating_p = 0;
	input clk_i;
	input reset_i;
	input [width_p - 1:0] data_i;
	input [addr_width_lp - 1:0] addr_i;
	input v_i;
	input w_i;
	output wire [width_p - 1:0] data_o;
	wire clk_lo;
	generate
		if (enable_clock_gating_p) begin
			wire clk_i;
			wire v_i;
			bsg_clkgate_optional icg(
				.clk_i(clk_i),
				.en_i(v_i),
				.bypass_i(1&#39;b0),
				.gated_clock_o(clk_lo)
			);
		end
		else assign clk_lo = clk_i;
	endgenerate
	wire reset_i;
	wire v_i;
	wire w_i;
	bsg_mem_1rw_sync_synth #(
		.width_p(width_p),
		.els_p(els_p),
		.latch_last_read_p(latch_last_read_p)
	) synth(
		.clk_i(clk_lo),
		.reset_i(reset_i),
		.data_i(data_i),
		.addr_i(addr_i),
		.v_i(v_i),
		.w_i(w_i),
		.data_o(data_o)
	);
endmodule

</pre>
</body>