$date
	Tue May 27 11:07:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_branch_predictor $end
$var wire 1 ! prediction $end
$var wire 32 " branch_addr [31:0] $end
$var reg 1 # actual_branch_decision $end
$var reg 1 $ branch_decode_sig $end
$var reg 1 % branch_mem_sig $end
$var reg 1 & clk $end
$var reg 32 ' in_addr [31:0] $end
$var reg 32 ( offset [31:0] $end
$var reg 1 ) reset $end
$scope module uut $end
$var wire 1 # actual_branch_decision $end
$var wire 1 $ branch_decode_sig $end
$var wire 1 % branch_mem_sig $end
$var wire 1 & clk $end
$var wire 32 * in_addr [31:0] $end
$var wire 32 + offset [31:0] $end
$var wire 1 ) reset $end
$var reg 32 , branch_addr [31:0] $end
$var reg 1 - hit $end
$var reg 32 . predicted_target [31:0] $end
$var reg 1 ! prediction $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 /
b100 .
0-
b100 ,
b0 +
b0 *
1)
b0 (
b0 '
0&
0%
0$
0#
b100 "
0!
$end
#5000
b10000 /
1&
#10000
0&
#15000
b10000 /
1&
#20000
b10100 "
b10100 ,
b10100 .
0&
1$
b10000 '
b10000 *
0)
#25000
1&
#30000
0&
b10000 (
b10000 +
1%
#35000
1!
b100000 "
b100000 ,
b100000 .
1-
1&
#40000
0&
0%
#45000
1&
#50000
0&
#55000
1&
#60000
0&
#65000
1&
#70000
0!
b11000 "
b11000 ,
b11000 .
0-
0&
b10100 '
b10100 *
#75000
1&
#80000
0&
b1000 (
b1000 +
1%
#85000
1!
b11100 "
b11100 ,
b11100 .
1-
1&
#90000
0&
0%
#95000
1&
#100000
0&
#105000
1&
#110000
0&
#115000
1&
#120000
0!
b11000 "
b11000 ,
b11000 .
0-
b10000 /
0&
1)
#125000
b10000 /
1&
#130000
0&
0)
#135000
1&
#140000
b10100 "
b10100 ,
b10100 .
0&
b10000 '
b10000 *
#145000
1&
#150000
0&
