#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun May 22 04:20:34 2022
# Process ID: 12636
# Log file: D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/planAhead_run_1/planAhead.log
# Journal file: D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/ForME/0_Code/GitHub/hardware-design/Ora_Food_Cat/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P82 [get_ports {LOG[0]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {LOG[1]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {LOG[2]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {LOG[3]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {LOG[4]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {LOG[5]}]
endgroup
startgroup
set_property package_pin P74 [get_ports {LOG[6]}]
endgroup
startgroup
set_property package_pin P67 [get_ports {LOG[7]}]
endgroup
set_property package_pin "" [get_ports [list  {UOUT[1]}]]
startgroup
set_property package_pin P123 [get_ports CLK]
endgroup
startgroup
set_property package_pin P5 [get_ports RX]
endgroup
set_property package_pin "" [get_ports [list  TRIGGER]]
save_constraints
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
