Analysis & Elaboration report for memoria
Mon Apr 19 20:02:24 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |datapath
  5. Parameter Settings for User Entity Instance: memoria:MEM0
  6. Parameter Settings for User Entity Instance: lab1_ULA:ULA0
  7. Parameter Settings for User Entity Instance: lab1_ULA:ULA0|ripple_carry_adder_structural:ADD0
  8. Parameter Settings for User Entity Instance: lab1_ULA:ULA0|ripple_carry_adder_structural:ADD1
  9. Analysis & Elaboration Settings
 10. Port Connectivity Checks: "lab1_ULA:ULA0|ripple_carry_adder_structural:ADD1"
 11. Port Connectivity Checks: "lab1_ULA:ULA0|ripple_carry_adder_structural:ADD0"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Apr 19 20:02:24 2021       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; memoria                                     ;
; Top-level Entity Name         ; datapath                                    ;
; Family                        ; MAX V                                       ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |datapath ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 8     ; Signed Integer                                  ;
; M              ; 6     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoria:MEM0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 8     ; Signed Integer                   ;
; M              ; 6     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_ULA:ULA0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_ULA:ULA0|ripple_carry_adder_structural:ADD0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab1_ULA:ULA0|ripple_carry_adder_structural:ADD1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; datapath           ; memoria            ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_ULA:ULA0|ripple_carry_adder_structural:ADD1"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab1_ULA:ULA0|ripple_carry_adder_structural:ADD0"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Apr 19 20:01:22 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memoria -c memoria --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file memoria.vhd
    Info (12022): Found design unit 1: memoria-logic File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd Line: 23
    Info (12023): Found entity 1: memoria File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-logic File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd Line: 30
    Info (12023): Found entity 1: datapath File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file test_memoria.vhd
    Info (12022): Found design unit 1: test_memoria-dut File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_memoria.vhd Line: 8
    Info (12023): Found entity 1: test_memoria File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_memoria.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file test_datapath.vhd
    Info (12022): Found design unit 1: test_datapath-dut File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_datapath.vhd Line: 8
    Info (12023): Found entity 1: test_datapath File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/test_datapath.vhd Line: 6
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "memoria" for hierarchy "memoria:MEM0" File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd Line: 64
Warning (10492): VHDL Process Statement warning at memoria.vhd(48): signal "memoria" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd Line: 48
Warning (10492): VHDL Process Statement warning at memoria.vhd(54): signal "memoria" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/memoria.vhd Line: 54
Warning (12125): Using design file lab1_ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lab1_ULA-structural File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd Line: 13
    Info (12023): Found entity 1: lab1_ULA File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd Line: 5
Info (12128): Elaborating entity "lab1_ULA" for hierarchy "lab1_ULA:ULA0" File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/datapath.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at lab1_ula.vhd(24): object "CoutIntermed" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at lab1_ula.vhd(24): object "Cout" assigned a value but never read File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd Line: 24
Warning (12125): Using design file ripple_carry_adder_structural.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ripple_carry_adder_structural-structural File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/ripple_carry_adder_structural.vhd Line: 12
    Info (12023): Found entity 1: ripple_carry_adder_structural File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/ripple_carry_adder_structural.vhd Line: 4
Info (12128): Elaborating entity "ripple_carry_adder_structural" for hierarchy "lab1_ULA:ULA0|ripple_carry_adder_structural:ADD0" File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/lab1_ula.vhd Line: 31
Warning (12125): Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: full_adder-LogicFunc File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/full_adder.vhd Line: 9
    Info (12023): Found entity 1: full_adder File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/full_adder.vhd Line: 4
Info (12128): Elaborating entity "full_adder" for hierarchy "lab1_ULA:ULA0|ripple_carry_adder_structural:ADD0|full_adder:ADD0" File: C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/Laboratorio02/ripple_carry_adder_structural.vhd Line: 22
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Mon Apr 19 20:02:24 2021
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:02:54


