Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 19 14:59:50 2024
| Host         : DESKTOP-RRQBLO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_RX_timing_summary_routed.rpt -pb UART_RX_timing_summary_routed.pb -rpx UART_RX_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_RX
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0                   51        0.150        0.000                      0                   51        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.503        0.000                      0                   51        0.150        0.000                      0                   51        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.127ns  (logic 0.955ns (23.138%)  route 3.172ns (76.862%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.515    13.551    bit_index[2]_i_3_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.675 r  Rx_data[7]_i_1/O
                         net (fo=1, routed)           0.613    14.288    p_2_out[7]
    SLICE_X62Y52         FDCE                                         r  Rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X62Y52         FDCE                                         r  Rx_data_reg[7]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.790    Rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.082ns  (logic 0.955ns (23.398%)  route 3.127ns (76.602%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.610    13.646    bit_index[2]_i_3_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.770 r  Rx_data[1]_i_1/O
                         net (fo=1, routed)           0.472    14.242    p_2_out[1]
    SLICE_X64Y54         FDCE                                         r  Rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y54         FDCE                                         r  Rx_data_reg[1]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.169    14.825    Rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.938ns  (logic 0.955ns (24.249%)  route 2.983ns (75.751%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.607    13.643    bit_index[2]_i_3_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.767 r  Rx_data[2]_i_1/O
                         net (fo=1, routed)           0.332    14.099    p_2_out[2]
    SLICE_X65Y54         FDCE                                         r  Rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  Rx_data_reg[2]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X65Y54         FDCE (Setup_fdce_C_CE)      -0.205    14.789    Rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.927ns  (logic 0.955ns (24.318%)  route 2.972ns (75.682%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.549    13.585    bit_index[2]_i_3_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.709 r  Rx_data[0]_i_1/O
                         net (fo=1, routed)           0.378    14.087    p_2_out[0]
    SLICE_X61Y53         FDCE                                         r  Rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X61Y53         FDCE                                         r  Rx_data_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.788    Rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.907ns  (logic 0.955ns (24.445%)  route 2.952ns (75.555%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.529    13.565    bit_index[2]_i_3_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.689 r  Rx_data[5]_i_1/O
                         net (fo=1, routed)           0.378    14.067    p_2_out[5]
    SLICE_X61Y52         FDCE                                         r  Rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X61Y52         FDCE                                         r  Rx_data_reg[5]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.789    Rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.030ns  (logic 0.955ns (23.698%)  route 3.075ns (76.302%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.645    13.681    bit_index[2]_i_3_n_0
    SLICE_X62Y53         LUT5 (Prop_lut5_I4_O)        0.124    13.805 r  counter_nsec_en_i_1/O
                         net (fo=1, routed)           0.385    14.190    counter_nsec_en_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  counter_nsec_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  counter_nsec_en_reg/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X62Y53         FDCE (Setup_fdce_C_D)       -0.047    14.947    counter_nsec_en_reg
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.828ns  (logic 0.955ns (24.945%)  route 2.873ns (75.055%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.421    13.458    bit_index[2]_i_3_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.582 r  Rx_data[3]_i_1/O
                         net (fo=1, routed)           0.407    13.989    p_2_out[3]
    SLICE_X65Y52         FDCE                                         r  Rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X65Y52         FDCE                                         r  Rx_data_reg[3]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X65Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.790    Rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.757ns  (logic 0.955ns (25.422%)  route 2.802ns (74.578%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.426    13.462    bit_index[2]_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.586 r  Rx_data[6]_i_1/O
                         net (fo=1, routed)           0.331    13.917    p_2_out[6]
    SLICE_X65Y53         FDCE                                         r  Rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X65Y53         FDCE                                         r  Rx_data_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X65Y53         FDCE (Setup_fdce_C_CE)      -0.205    14.789    Rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.784ns  (logic 0.955ns (25.240%)  route 2.829ns (74.760%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.594    13.630    bit_index[2]_i_3_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.754 r  Rx_data[4]_i_1/O
                         net (fo=1, routed)           0.190    13.944    p_2_out[4]
    SLICE_X64Y53         FDCE                                         r  Rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X64Y53         FDCE                                         r  Rx_data_reg[4]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.169    14.825    Rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 counter_nsec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_debug_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.685ns  (logic 0.955ns (25.916%)  route 2.730ns (74.084%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns = ( 10.160 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.639    10.160    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.459    10.619 f  counter_nsec_reg[4]/Q
                         net (fo=2, routed)           0.997    11.617    counter_nsec_reg[4]
    SLICE_X62Y49         LUT6 (Prop_lut6_I3_O)        0.124    11.741 f  bit_index[2]_i_9/O
                         net (fo=2, routed)           0.618    12.359    bit_index[2]_i_9_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    12.483 r  bit_index[2]_i_6/O
                         net (fo=1, routed)           0.429    12.912    bit_index[2]_i_6_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.036 r  bit_index[2]_i_3/O
                         net (fo=15, routed)          0.495    13.531    bit_index[2]_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124    13.655 r  led_debug[0]_i_1/O
                         net (fo=1, routed)           0.190    13.845    led_debug[0]_i_1_n_0
    SLICE_X62Y51         FDCE                                         r  led_debug_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X62Y51         FDCE                                         r  led_debug_reg[0]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X62Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.790    led_debug_reg[0]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  0.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.531ns  (logic 0.360ns (67.797%)  route 0.171ns (32.203%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.010 r  counter_nsec_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.010    counter_nsec_reg[8]_i_1_n_7
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.010    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.542ns  (logic 0.371ns (68.451%)  route 0.171ns (31.549%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     7.021 r  counter_nsec_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.021    counter_nsec_reg[8]_i_1_n_5
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.021    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.567ns  (logic 0.396ns (69.842%)  route 0.171ns (30.158%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     7.046 r  counter_nsec_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.046    counter_nsec_reg[8]_i_1_n_4
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.046    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.567ns  (logic 0.396ns (69.842%)  route 0.171ns (30.158%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     7.046 r  counter_nsec_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.046    counter_nsec_reg[8]_i_1_n_6
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  counter_nsec_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.046    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.570ns  (logic 0.399ns (70.001%)  route 0.171ns (29.999%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.995 r  counter_nsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_nsec_reg[8]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.049 r  counter_nsec_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.049    counter_nsec_reg[12]_i_1_n_7
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.049    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.581ns  (logic 0.410ns (70.569%)  route 0.171ns (29.431%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.995 r  counter_nsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_nsec_reg[8]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     7.060 r  counter_nsec_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.060    counter_nsec_reg[12]_i_1_n_5
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.060    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.606ns  (logic 0.435ns (71.783%)  route 0.171ns (28.217%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.995 r  counter_nsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_nsec_reg[8]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     7.085 r  counter_nsec_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.085    counter_nsec_reg[12]_i_1_n_6
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.085    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.606ns  (logic 0.435ns (71.783%)  route 0.171ns (28.217%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.995 r  counter_nsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_nsec_reg[8]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     7.085 r  counter_nsec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.085    counter_nsec_reg[12]_i_1_n_4
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  counter_nsec_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y51         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.085    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.609ns  (logic 0.438ns (71.922%)  route 0.171ns (28.078%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.995 r  counter_nsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_nsec_reg[8]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     7.034 r  counter_nsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    counter_nsec_reg[12]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.088 r  counter_nsec_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.088    counter_nsec_reg[16]_i_1_n_7
    SLICE_X63Y52         FDCE                                         r  counter_nsec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  counter_nsec_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.088    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_nsec_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_nsec_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.620ns  (logic 0.449ns (72.420%)  route 0.171ns (27.580%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 6.992 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.596     6.479    clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  counter_nsec_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.146     6.625 r  counter_nsec_reg[7]/Q
                         net (fo=3, routed)           0.170     6.795    counter_nsec_reg[7]
    SLICE_X63Y49         LUT2 (Prop_lut2_I1_O)        0.045     6.840 r  counter_nsec[4]_i_2/O
                         net (fo=1, routed)           0.000     6.840    counter_nsec[4]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.955 r  counter_nsec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.956    counter_nsec_reg[4]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.995 r  counter_nsec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    counter_nsec_reg[8]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     7.034 r  counter_nsec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    counter_nsec_reg[12]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     7.099 r  counter_nsec_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.099    counter_nsec_reg[16]_i_1_n_5
    SLICE_X63Y52         FDCE                                         r  counter_nsec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     6.992    clk_IBUF_BUFG
    SLICE_X63Y52         FDCE                                         r  counter_nsec_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.748    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.112     6.860    counter_nsec_reg[18]
  -------------------------------------------------------------------
                         required time                         -6.860    
                         arrival time                           7.099    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y53   Rx_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y54   Rx_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   Rx_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y52   Rx_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y53   Rx_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y52   Rx_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y53   Rx_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52   Rx_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y52   bit_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48   counter_nsec_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y48   counter_nsec_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   counter_nsec_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   counter_nsec_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   counter_nsec_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   counter_nsec_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   counter_nsec_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   counter_nsec_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   counter_nsec_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   counter_nsec_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   Rx_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   Rx_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   Rx_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   Rx_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y53   Rx_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   bit_index_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   counter_nsec_en_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   Rx_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   Rx_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   Rx_data_reg[2]/C



