
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006684  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406684  00406684  00016684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  0040668c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000198  204009bc  00407048  000209bc  2**2
                  ALLOC
  4 .stack        00002004  20400b54  004071e0  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402b58  004091e4  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000f904  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001cb6  00000000  00000000  00030347  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000062f4  00000000  00000000  00031ffd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a70  00000000  00000000  000382f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  00038d61  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d39a  00000000  00000000  00039711  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008eb7  00000000  00000000  00056aab  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008ae9d  00000000  00000000  0005f962  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000382c  00000000  00000000  000ea800  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 2b 40 20 45 11 40 00 f5 11 40 00 f5 11 40 00     X+@ E.@...@...@.
  400010:	f5 11 40 00 f5 11 40 00 f5 11 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f5 11 40 00 f5 11 40 00 00 00 00 00 f5 11 40 00     ..@...@.......@.
  40003c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40004c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40005c:	f5 11 40 00 f5 11 40 00 00 00 00 00 d1 09 40 00     ..@...@.......@.
  40006c:	e9 09 40 00 01 0a 40 00 f5 11 40 00 fd 17 40 00     ..@...@...@...@.
  40007c:	f5 11 40 00 19 0a 40 00 31 0a 40 00 f5 11 40 00     ..@...@.1.@...@.
  40008c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40009c:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000ac:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000bc:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000cc:	f5 11 40 00 00 00 00 00 f5 11 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000ec:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  4000fc:	f5 11 40 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ..@...@...@...@.
  40010c:	f5 11 40 00 f5 11 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 f5 11 40 00 f5 11 40 00 f5 11 40 00     ......@...@...@.
  40012c:	f5 11 40 00 f5 11 40 00 00 00 00 00 f5 11 40 00     ..@...@.......@.
  40013c:	f5 11 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	0040668c 	.word	0x0040668c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040668c 	.word	0x0040668c
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	0040668c 	.word	0x0040668c
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400b49 	.word	0x00400b49
  40022c:	00400bb5 	.word	0x00400bb5
  400230:	00400c25 	.word	0x00400c25

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400b81 	.word	0x00400b81
  4002a0:	00400c9d 	.word	0x00400c9d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400cb9 	.word	0x00400cb9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400cd5 	.word	0x00400cd5
  400418:	00400cf1 	.word	0x00400cf1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401365 	.word	0x00401365
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400a49 	.word	0x00400a49
  40051c:	00400ac5 	.word	0x00400ac5
  400520:	004011fd 	.word	0x004011fd
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	00400831 	.word	0x00400831
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	00400831 	.word	0x00400831
  40077c:	00400529 	.word	0x00400529

00400780 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400780:	b480      	push	{r7}
  400782:	b083      	sub	sp, #12
  400784:	af00      	add	r7, sp, #0
  400786:	6078      	str	r0, [r7, #4]
  400788:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40078e:	683b      	ldr	r3, [r7, #0]
  400790:	4013      	ands	r3, r2
  400792:	2b00      	cmp	r3, #0
  400794:	d101      	bne.n	40079a <pio_get_output_data_status+0x1a>
		return 0;
  400796:	2300      	movs	r3, #0
  400798:	e000      	b.n	40079c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40079a:	2301      	movs	r3, #1
	}
}
  40079c:	4618      	mov	r0, r3
  40079e:	370c      	adds	r7, #12
  4007a0:	46bd      	mov	sp, r7
  4007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007a6:	4770      	bx	lr

004007a8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4007a8:	b480      	push	{r7}
  4007aa:	b085      	sub	sp, #20
  4007ac:	af00      	add	r7, sp, #0
  4007ae:	60f8      	str	r0, [r7, #12]
  4007b0:	60b9      	str	r1, [r7, #8]
  4007b2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007b4:	687b      	ldr	r3, [r7, #4]
  4007b6:	f003 0310 	and.w	r3, r3, #16
  4007ba:	2b00      	cmp	r3, #0
  4007bc:	d020      	beq.n	400800 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007c6:	687b      	ldr	r3, [r7, #4]
  4007c8:	f003 0320 	and.w	r3, r3, #32
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d004      	beq.n	4007da <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007d0:	68fb      	ldr	r3, [r7, #12]
  4007d2:	68ba      	ldr	r2, [r7, #8]
  4007d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007d8:	e003      	b.n	4007e2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	68ba      	ldr	r2, [r7, #8]
  4007de:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d004      	beq.n	4007f6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	68ba      	ldr	r2, [r7, #8]
  4007f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007f4:	e008      	b.n	400808 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	68ba      	ldr	r2, [r7, #8]
  4007fa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4007fe:	e003      	b.n	400808 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400800:	68fb      	ldr	r3, [r7, #12]
  400802:	68ba      	ldr	r2, [r7, #8]
  400804:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400808:	bf00      	nop
  40080a:	3714      	adds	r7, #20
  40080c:	46bd      	mov	sp, r7
  40080e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400812:	4770      	bx	lr

00400814 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400814:	b480      	push	{r7}
  400816:	b083      	sub	sp, #12
  400818:	af00      	add	r7, sp, #0
  40081a:	6078      	str	r0, [r7, #4]
  40081c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40081e:	687b      	ldr	r3, [r7, #4]
  400820:	683a      	ldr	r2, [r7, #0]
  400822:	641a      	str	r2, [r3, #64]	; 0x40
}
  400824:	bf00      	nop
  400826:	370c      	adds	r7, #12
  400828:	46bd      	mov	sp, r7
  40082a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082e:	4770      	bx	lr

00400830 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	683a      	ldr	r2, [r7, #0]
  40083e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400840:	bf00      	nop
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400858:	4618      	mov	r0, r3
  40085a:	370c      	adds	r7, #12
  40085c:	46bd      	mov	sp, r7
  40085e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400862:	4770      	bx	lr

00400864 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400864:	b480      	push	{r7}
  400866:	b083      	sub	sp, #12
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40086c:	687b      	ldr	r3, [r7, #4]
  40086e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400870:	4618      	mov	r0, r3
  400872:	370c      	adds	r7, #12
  400874:	46bd      	mov	sp, r7
  400876:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087a:	4770      	bx	lr

0040087c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40087c:	b580      	push	{r7, lr}
  40087e:	b084      	sub	sp, #16
  400880:	af00      	add	r7, sp, #0
  400882:	6078      	str	r0, [r7, #4]
  400884:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400886:	6878      	ldr	r0, [r7, #4]
  400888:	4b26      	ldr	r3, [pc, #152]	; (400924 <pio_handler_process+0xa8>)
  40088a:	4798      	blx	r3
  40088c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40088e:	6878      	ldr	r0, [r7, #4]
  400890:	4b25      	ldr	r3, [pc, #148]	; (400928 <pio_handler_process+0xac>)
  400892:	4798      	blx	r3
  400894:	4602      	mov	r2, r0
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	4013      	ands	r3, r2
  40089a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d03c      	beq.n	40091c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4008a2:	2300      	movs	r3, #0
  4008a4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4008a6:	e034      	b.n	400912 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008a8:	4a20      	ldr	r2, [pc, #128]	; (40092c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	681a      	ldr	r2, [r3, #0]
  4008b2:	683b      	ldr	r3, [r7, #0]
  4008b4:	429a      	cmp	r2, r3
  4008b6:	d126      	bne.n	400906 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008b8:	4a1c      	ldr	r2, [pc, #112]	; (40092c <pio_handler_process+0xb0>)
  4008ba:	68bb      	ldr	r3, [r7, #8]
  4008bc:	011b      	lsls	r3, r3, #4
  4008be:	4413      	add	r3, r2
  4008c0:	3304      	adds	r3, #4
  4008c2:	681a      	ldr	r2, [r3, #0]
  4008c4:	68fb      	ldr	r3, [r7, #12]
  4008c6:	4013      	ands	r3, r2
  4008c8:	2b00      	cmp	r3, #0
  4008ca:	d01c      	beq.n	400906 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008cc:	4a17      	ldr	r2, [pc, #92]	; (40092c <pio_handler_process+0xb0>)
  4008ce:	68bb      	ldr	r3, [r7, #8]
  4008d0:	011b      	lsls	r3, r3, #4
  4008d2:	4413      	add	r3, r2
  4008d4:	330c      	adds	r3, #12
  4008d6:	681b      	ldr	r3, [r3, #0]
  4008d8:	4914      	ldr	r1, [pc, #80]	; (40092c <pio_handler_process+0xb0>)
  4008da:	68ba      	ldr	r2, [r7, #8]
  4008dc:	0112      	lsls	r2, r2, #4
  4008de:	440a      	add	r2, r1
  4008e0:	6810      	ldr	r0, [r2, #0]
  4008e2:	4912      	ldr	r1, [pc, #72]	; (40092c <pio_handler_process+0xb0>)
  4008e4:	68ba      	ldr	r2, [r7, #8]
  4008e6:	0112      	lsls	r2, r2, #4
  4008e8:	440a      	add	r2, r1
  4008ea:	3204      	adds	r2, #4
  4008ec:	6812      	ldr	r2, [r2, #0]
  4008ee:	4611      	mov	r1, r2
  4008f0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008f2:	4a0e      	ldr	r2, [pc, #56]	; (40092c <pio_handler_process+0xb0>)
  4008f4:	68bb      	ldr	r3, [r7, #8]
  4008f6:	011b      	lsls	r3, r3, #4
  4008f8:	4413      	add	r3, r2
  4008fa:	3304      	adds	r3, #4
  4008fc:	681b      	ldr	r3, [r3, #0]
  4008fe:	43db      	mvns	r3, r3
  400900:	68fa      	ldr	r2, [r7, #12]
  400902:	4013      	ands	r3, r2
  400904:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400906:	68bb      	ldr	r3, [r7, #8]
  400908:	3301      	adds	r3, #1
  40090a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40090c:	68bb      	ldr	r3, [r7, #8]
  40090e:	2b06      	cmp	r3, #6
  400910:	d803      	bhi.n	40091a <pio_handler_process+0x9e>
		while (status != 0) {
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	2b00      	cmp	r3, #0
  400916:	d1c7      	bne.n	4008a8 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400918:	e000      	b.n	40091c <pio_handler_process+0xa0>
				break;
  40091a:	bf00      	nop
}
  40091c:	bf00      	nop
  40091e:	3710      	adds	r7, #16
  400920:	46bd      	mov	sp, r7
  400922:	bd80      	pop	{r7, pc}
  400924:	0040084d 	.word	0x0040084d
  400928:	00400865 	.word	0x00400865
  40092c:	204009d8 	.word	0x204009d8

00400930 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400930:	b580      	push	{r7, lr}
  400932:	b086      	sub	sp, #24
  400934:	af00      	add	r7, sp, #0
  400936:	60f8      	str	r0, [r7, #12]
  400938:	60b9      	str	r1, [r7, #8]
  40093a:	607a      	str	r2, [r7, #4]
  40093c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40093e:	4b21      	ldr	r3, [pc, #132]	; (4009c4 <pio_handler_set+0x94>)
  400940:	681b      	ldr	r3, [r3, #0]
  400942:	2b06      	cmp	r3, #6
  400944:	d901      	bls.n	40094a <pio_handler_set+0x1a>
		return 1;
  400946:	2301      	movs	r3, #1
  400948:	e038      	b.n	4009bc <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40094a:	2300      	movs	r3, #0
  40094c:	75fb      	strb	r3, [r7, #23]
  40094e:	e011      	b.n	400974 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400950:	7dfb      	ldrb	r3, [r7, #23]
  400952:	011b      	lsls	r3, r3, #4
  400954:	4a1c      	ldr	r2, [pc, #112]	; (4009c8 <pio_handler_set+0x98>)
  400956:	4413      	add	r3, r2
  400958:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40095a:	693b      	ldr	r3, [r7, #16]
  40095c:	681a      	ldr	r2, [r3, #0]
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	429a      	cmp	r2, r3
  400962:	d104      	bne.n	40096e <pio_handler_set+0x3e>
  400964:	693b      	ldr	r3, [r7, #16]
  400966:	685a      	ldr	r2, [r3, #4]
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	429a      	cmp	r2, r3
  40096c:	d008      	beq.n	400980 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40096e:	7dfb      	ldrb	r3, [r7, #23]
  400970:	3301      	adds	r3, #1
  400972:	75fb      	strb	r3, [r7, #23]
  400974:	7dfa      	ldrb	r2, [r7, #23]
  400976:	4b13      	ldr	r3, [pc, #76]	; (4009c4 <pio_handler_set+0x94>)
  400978:	681b      	ldr	r3, [r3, #0]
  40097a:	429a      	cmp	r2, r3
  40097c:	d9e8      	bls.n	400950 <pio_handler_set+0x20>
  40097e:	e000      	b.n	400982 <pio_handler_set+0x52>
			break;
  400980:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400982:	693b      	ldr	r3, [r7, #16]
  400984:	68ba      	ldr	r2, [r7, #8]
  400986:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400988:	693b      	ldr	r3, [r7, #16]
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40098e:	693b      	ldr	r3, [r7, #16]
  400990:	683a      	ldr	r2, [r7, #0]
  400992:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400994:	693b      	ldr	r3, [r7, #16]
  400996:	6a3a      	ldr	r2, [r7, #32]
  400998:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40099a:	7dfa      	ldrb	r2, [r7, #23]
  40099c:	4b09      	ldr	r3, [pc, #36]	; (4009c4 <pio_handler_set+0x94>)
  40099e:	681b      	ldr	r3, [r3, #0]
  4009a0:	3301      	adds	r3, #1
  4009a2:	429a      	cmp	r2, r3
  4009a4:	d104      	bne.n	4009b0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4009a6:	4b07      	ldr	r3, [pc, #28]	; (4009c4 <pio_handler_set+0x94>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	3301      	adds	r3, #1
  4009ac:	4a05      	ldr	r2, [pc, #20]	; (4009c4 <pio_handler_set+0x94>)
  4009ae:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009b0:	683a      	ldr	r2, [r7, #0]
  4009b2:	6879      	ldr	r1, [r7, #4]
  4009b4:	68f8      	ldr	r0, [r7, #12]
  4009b6:	4b05      	ldr	r3, [pc, #20]	; (4009cc <pio_handler_set+0x9c>)
  4009b8:	4798      	blx	r3

	return 0;
  4009ba:	2300      	movs	r3, #0
}
  4009bc:	4618      	mov	r0, r3
  4009be:	3718      	adds	r7, #24
  4009c0:	46bd      	mov	sp, r7
  4009c2:	bd80      	pop	{r7, pc}
  4009c4:	20400a48 	.word	0x20400a48
  4009c8:	204009d8 	.word	0x204009d8
  4009cc:	004007a9 	.word	0x004007a9

004009d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009d4:	210a      	movs	r1, #10
  4009d6:	4802      	ldr	r0, [pc, #8]	; (4009e0 <PIOA_Handler+0x10>)
  4009d8:	4b02      	ldr	r3, [pc, #8]	; (4009e4 <PIOA_Handler+0x14>)
  4009da:	4798      	blx	r3
}
  4009dc:	bf00      	nop
  4009de:	bd80      	pop	{r7, pc}
  4009e0:	400e0e00 	.word	0x400e0e00
  4009e4:	0040087d 	.word	0x0040087d

004009e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009e8:	b580      	push	{r7, lr}
  4009ea:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009ec:	210b      	movs	r1, #11
  4009ee:	4802      	ldr	r0, [pc, #8]	; (4009f8 <PIOB_Handler+0x10>)
  4009f0:	4b02      	ldr	r3, [pc, #8]	; (4009fc <PIOB_Handler+0x14>)
  4009f2:	4798      	blx	r3
}
  4009f4:	bf00      	nop
  4009f6:	bd80      	pop	{r7, pc}
  4009f8:	400e1000 	.word	0x400e1000
  4009fc:	0040087d 	.word	0x0040087d

00400a00 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a00:	b580      	push	{r7, lr}
  400a02:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400a04:	210c      	movs	r1, #12
  400a06:	4802      	ldr	r0, [pc, #8]	; (400a10 <PIOC_Handler+0x10>)
  400a08:	4b02      	ldr	r3, [pc, #8]	; (400a14 <PIOC_Handler+0x14>)
  400a0a:	4798      	blx	r3
}
  400a0c:	bf00      	nop
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	400e1200 	.word	0x400e1200
  400a14:	0040087d 	.word	0x0040087d

00400a18 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a1c:	2110      	movs	r1, #16
  400a1e:	4802      	ldr	r0, [pc, #8]	; (400a28 <PIOD_Handler+0x10>)
  400a20:	4b02      	ldr	r3, [pc, #8]	; (400a2c <PIOD_Handler+0x14>)
  400a22:	4798      	blx	r3
}
  400a24:	bf00      	nop
  400a26:	bd80      	pop	{r7, pc}
  400a28:	400e1400 	.word	0x400e1400
  400a2c:	0040087d 	.word	0x0040087d

00400a30 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a34:	2111      	movs	r1, #17
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <PIOE_Handler+0x10>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <PIOE_Handler+0x14>)
  400a3a:	4798      	blx	r3
}
  400a3c:	bf00      	nop
  400a3e:	bd80      	pop	{r7, pc}
  400a40:	400e1600 	.word	0x400e1600
  400a44:	0040087d 	.word	0x0040087d

00400a48 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a48:	b480      	push	{r7}
  400a4a:	b083      	sub	sp, #12
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	3b01      	subs	r3, #1
  400a54:	2b03      	cmp	r3, #3
  400a56:	d81a      	bhi.n	400a8e <pmc_mck_set_division+0x46>
  400a58:	a201      	add	r2, pc, #4	; (adr r2, 400a60 <pmc_mck_set_division+0x18>)
  400a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a5e:	bf00      	nop
  400a60:	00400a71 	.word	0x00400a71
  400a64:	00400a77 	.word	0x00400a77
  400a68:	00400a7f 	.word	0x00400a7f
  400a6c:	00400a87 	.word	0x00400a87
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a70:	2300      	movs	r3, #0
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e00e      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a76:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e00a      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a7e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a82:	607b      	str	r3, [r7, #4]
			break;
  400a84:	e006      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a86:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a8a:	607b      	str	r3, [r7, #4]
			break;
  400a8c:	e002      	b.n	400a94 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a8e:	2300      	movs	r3, #0
  400a90:	607b      	str	r3, [r7, #4]
			break;
  400a92:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a94:	490a      	ldr	r1, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a96:	4b0a      	ldr	r3, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
  400a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a9e:	687b      	ldr	r3, [r7, #4]
  400aa0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400aa2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400aa4:	bf00      	nop
  400aa6:	4b06      	ldr	r3, [pc, #24]	; (400ac0 <pmc_mck_set_division+0x78>)
  400aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400aaa:	f003 0308 	and.w	r3, r3, #8
  400aae:	2b00      	cmp	r3, #0
  400ab0:	d0f9      	beq.n	400aa6 <pmc_mck_set_division+0x5e>
}
  400ab2:	bf00      	nop
  400ab4:	370c      	adds	r7, #12
  400ab6:	46bd      	mov	sp, r7
  400ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400abc:	4770      	bx	lr
  400abe:	bf00      	nop
  400ac0:	400e0600 	.word	0x400e0600

00400ac4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ac4:	b480      	push	{r7}
  400ac6:	b085      	sub	sp, #20
  400ac8:	af00      	add	r7, sp, #0
  400aca:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400acc:	491d      	ldr	r1, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ace:	4b1d      	ldr	r3, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ad2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ad6:	687b      	ldr	r3, [r7, #4]
  400ad8:	4313      	orrs	r3, r2
  400ada:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ae0:	60fb      	str	r3, [r7, #12]
  400ae2:	e007      	b.n	400af4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ae4:	68fb      	ldr	r3, [r7, #12]
  400ae6:	2b00      	cmp	r3, #0
  400ae8:	d101      	bne.n	400aee <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400aea:	2301      	movs	r3, #1
  400aec:	e023      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400aee:	68fb      	ldr	r3, [r7, #12]
  400af0:	3b01      	subs	r3, #1
  400af2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400af4:	4b13      	ldr	r3, [pc, #76]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af8:	f003 0308 	and.w	r3, r3, #8
  400afc:	2b00      	cmp	r3, #0
  400afe:	d0f1      	beq.n	400ae4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b00:	4a10      	ldr	r2, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b02:	4b10      	ldr	r3, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b06:	f023 0303 	bic.w	r3, r3, #3
  400b0a:	f043 0302 	orr.w	r3, r3, #2
  400b0e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b14:	60fb      	str	r3, [r7, #12]
  400b16:	e007      	b.n	400b28 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d101      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b1e:	2301      	movs	r3, #1
  400b20:	e009      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400b22:	68fb      	ldr	r3, [r7, #12]
  400b24:	3b01      	subs	r3, #1
  400b26:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b28:	4b06      	ldr	r3, [pc, #24]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2c:	f003 0308 	and.w	r3, r3, #8
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f1      	beq.n	400b18 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400b34:	2300      	movs	r3, #0
}
  400b36:	4618      	mov	r0, r3
  400b38:	3714      	adds	r7, #20
  400b3a:	46bd      	mov	sp, r7
  400b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	400e0600 	.word	0x400e0600

00400b48 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b48:	b480      	push	{r7}
  400b4a:	b083      	sub	sp, #12
  400b4c:	af00      	add	r7, sp, #0
  400b4e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	2b01      	cmp	r3, #1
  400b54:	d105      	bne.n	400b62 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b56:	4907      	ldr	r1, [pc, #28]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b58:	4b06      	ldr	r3, [pc, #24]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b5a:	689a      	ldr	r2, [r3, #8]
  400b5c:	4b06      	ldr	r3, [pc, #24]	; (400b78 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b5e:	4313      	orrs	r3, r2
  400b60:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b62:	4b04      	ldr	r3, [pc, #16]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b64:	4a05      	ldr	r2, [pc, #20]	; (400b7c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b66:	601a      	str	r2, [r3, #0]
}
  400b68:	bf00      	nop
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b72:	4770      	bx	lr
  400b74:	400e1810 	.word	0x400e1810
  400b78:	a5100000 	.word	0xa5100000
  400b7c:	a5000008 	.word	0xa5000008

00400b80 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b80:	b480      	push	{r7}
  400b82:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b84:	4b09      	ldr	r3, [pc, #36]	; (400bac <pmc_osc_is_ready_32kxtal+0x2c>)
  400b86:	695b      	ldr	r3, [r3, #20]
  400b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b8c:	2b00      	cmp	r3, #0
  400b8e:	d007      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b90:	4b07      	ldr	r3, [pc, #28]	; (400bb0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b98:	2b00      	cmp	r3, #0
  400b9a:	d001      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b9c:	2301      	movs	r3, #1
  400b9e:	e000      	b.n	400ba2 <pmc_osc_is_ready_32kxtal+0x22>
  400ba0:	2300      	movs	r3, #0
}
  400ba2:	4618      	mov	r0, r3
  400ba4:	46bd      	mov	sp, r7
  400ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400baa:	4770      	bx	lr
  400bac:	400e1810 	.word	0x400e1810
  400bb0:	400e0600 	.word	0x400e0600

00400bb4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bbc:	4915      	ldr	r1, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbe:	4b15      	ldr	r3, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc0:	6a1a      	ldr	r2, [r3, #32]
  400bc2:	4b15      	ldr	r3, [pc, #84]	; (400c18 <pmc_switch_mainck_to_fastrc+0x64>)
  400bc4:	4313      	orrs	r3, r2
  400bc6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bc8:	bf00      	nop
  400bca:	4b12      	ldr	r3, [pc, #72]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bd2:	2b00      	cmp	r3, #0
  400bd4:	d0f9      	beq.n	400bca <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd6:	490f      	ldr	r1, [pc, #60]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bd8:	4b0e      	ldr	r3, [pc, #56]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bda:	6a1a      	ldr	r2, [r3, #32]
  400bdc:	4b0f      	ldr	r3, [pc, #60]	; (400c1c <pmc_switch_mainck_to_fastrc+0x68>)
  400bde:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400be0:	687a      	ldr	r2, [r7, #4]
  400be2:	4313      	orrs	r3, r2
  400be4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400be8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bea:	bf00      	nop
  400bec:	4b09      	ldr	r3, [pc, #36]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d0f9      	beq.n	400bec <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400bf8:	4906      	ldr	r1, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfa:	4b06      	ldr	r3, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfc:	6a1a      	ldr	r2, [r3, #32]
  400bfe:	4b08      	ldr	r3, [pc, #32]	; (400c20 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c00:	4013      	ands	r3, r2
  400c02:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c06:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400c08:	bf00      	nop
  400c0a:	370c      	adds	r7, #12
  400c0c:	46bd      	mov	sp, r7
  400c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c12:	4770      	bx	lr
  400c14:	400e0600 	.word	0x400e0600
  400c18:	00370008 	.word	0x00370008
  400c1c:	ffc8ff8f 	.word	0xffc8ff8f
  400c20:	fec8ffff 	.word	0xfec8ffff

00400c24 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c24:	b480      	push	{r7}
  400c26:	b083      	sub	sp, #12
  400c28:	af00      	add	r7, sp, #0
  400c2a:	6078      	str	r0, [r7, #4]
  400c2c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	2b00      	cmp	r3, #0
  400c32:	d008      	beq.n	400c46 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c34:	4913      	ldr	r1, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c36:	4b13      	ldr	r3, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c3a:	4a13      	ldr	r2, [pc, #76]	; (400c88 <pmc_switch_mainck_to_xtal+0x64>)
  400c3c:	401a      	ands	r2, r3
  400c3e:	4b13      	ldr	r3, [pc, #76]	; (400c8c <pmc_switch_mainck_to_xtal+0x68>)
  400c40:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c42:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c44:	e018      	b.n	400c78 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c46:	490f      	ldr	r1, [pc, #60]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c4a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c4c:	4b10      	ldr	r3, [pc, #64]	; (400c90 <pmc_switch_mainck_to_xtal+0x6c>)
  400c4e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c50:	683a      	ldr	r2, [r7, #0]
  400c52:	0212      	lsls	r2, r2, #8
  400c54:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c56:	431a      	orrs	r2, r3
  400c58:	4b0e      	ldr	r3, [pc, #56]	; (400c94 <pmc_switch_mainck_to_xtal+0x70>)
  400c5a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c5c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c5e:	bf00      	nop
  400c60:	4b08      	ldr	r3, [pc, #32]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c64:	f003 0301 	and.w	r3, r3, #1
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d0f9      	beq.n	400c60 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c6c:	4905      	ldr	r1, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c6e:	4b05      	ldr	r3, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b09      	ldr	r3, [pc, #36]	; (400c98 <pmc_switch_mainck_to_xtal+0x74>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]
}
  400c78:	bf00      	nop
  400c7a:	370c      	adds	r7, #12
  400c7c:	46bd      	mov	sp, r7
  400c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c82:	4770      	bx	lr
  400c84:	400e0600 	.word	0x400e0600
  400c88:	fec8fffc 	.word	0xfec8fffc
  400c8c:	01370002 	.word	0x01370002
  400c90:	ffc8fffc 	.word	0xffc8fffc
  400c94:	00370001 	.word	0x00370001
  400c98:	01370000 	.word	0x01370000

00400c9c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c9c:	b480      	push	{r7}
  400c9e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ca0:	4b04      	ldr	r3, [pc, #16]	; (400cb4 <pmc_osc_is_ready_mainck+0x18>)
  400ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ca8:	4618      	mov	r0, r3
  400caa:	46bd      	mov	sp, r7
  400cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb0:	4770      	bx	lr
  400cb2:	bf00      	nop
  400cb4:	400e0600 	.word	0x400e0600

00400cb8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400cb8:	b480      	push	{r7}
  400cba:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cbc:	4b04      	ldr	r3, [pc, #16]	; (400cd0 <pmc_disable_pllack+0x18>)
  400cbe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cc4:	bf00      	nop
  400cc6:	46bd      	mov	sp, r7
  400cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ccc:	4770      	bx	lr
  400cce:	bf00      	nop
  400cd0:	400e0600 	.word	0x400e0600

00400cd4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cd4:	b480      	push	{r7}
  400cd6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cd8:	4b04      	ldr	r3, [pc, #16]	; (400cec <pmc_is_locked_pllack+0x18>)
  400cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cdc:	f003 0302 	and.w	r3, r3, #2
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	46bd      	mov	sp, r7
  400ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	400e0600 	.word	0x400e0600

00400cf0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400cf0:	b480      	push	{r7}
  400cf2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400cf4:	4b04      	ldr	r3, [pc, #16]	; (400d08 <pmc_is_locked_upll+0x18>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cfc:	4618      	mov	r0, r3
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	400e0600 	.word	0x400e0600

00400d0c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b083      	sub	sp, #12
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	2b3f      	cmp	r3, #63	; 0x3f
  400d18:	d901      	bls.n	400d1e <pmc_enable_periph_clk+0x12>
		return 1;
  400d1a:	2301      	movs	r3, #1
  400d1c:	e02f      	b.n	400d7e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d1e:	687b      	ldr	r3, [r7, #4]
  400d20:	2b1f      	cmp	r3, #31
  400d22:	d813      	bhi.n	400d4c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d24:	4b19      	ldr	r3, [pc, #100]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d26:	699a      	ldr	r2, [r3, #24]
  400d28:	2101      	movs	r1, #1
  400d2a:	687b      	ldr	r3, [r7, #4]
  400d2c:	fa01 f303 	lsl.w	r3, r1, r3
  400d30:	401a      	ands	r2, r3
  400d32:	2101      	movs	r1, #1
  400d34:	687b      	ldr	r3, [r7, #4]
  400d36:	fa01 f303 	lsl.w	r3, r1, r3
  400d3a:	429a      	cmp	r2, r3
  400d3c:	d01e      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d3e:	4a13      	ldr	r2, [pc, #76]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d40:	2101      	movs	r1, #1
  400d42:	687b      	ldr	r3, [r7, #4]
  400d44:	fa01 f303 	lsl.w	r3, r1, r3
  400d48:	6113      	str	r3, [r2, #16]
  400d4a:	e017      	b.n	400d7c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d4c:	687b      	ldr	r3, [r7, #4]
  400d4e:	3b20      	subs	r3, #32
  400d50:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d52:	4b0e      	ldr	r3, [pc, #56]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d54:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d58:	2101      	movs	r1, #1
  400d5a:	687b      	ldr	r3, [r7, #4]
  400d5c:	fa01 f303 	lsl.w	r3, r1, r3
  400d60:	401a      	ands	r2, r3
  400d62:	2101      	movs	r1, #1
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	fa01 f303 	lsl.w	r3, r1, r3
  400d6a:	429a      	cmp	r2, r3
  400d6c:	d006      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d6e:	4a07      	ldr	r2, [pc, #28]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d70:	2101      	movs	r1, #1
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	fa01 f303 	lsl.w	r3, r1, r3
  400d78:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d7c:	2300      	movs	r3, #0
}
  400d7e:	4618      	mov	r0, r3
  400d80:	370c      	adds	r7, #12
  400d82:	46bd      	mov	sp, r7
  400d84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop
  400d8c:	400e0600 	.word	0x400e0600

00400d90 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400d90:	b480      	push	{r7}
  400d92:	b083      	sub	sp, #12
  400d94:	af00      	add	r7, sp, #0
  400d96:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400d98:	687b      	ldr	r3, [r7, #4]
  400d9a:	695b      	ldr	r3, [r3, #20]
  400d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400da0:	2b00      	cmp	r3, #0
  400da2:	bf14      	ite	ne
  400da4:	2301      	movne	r3, #1
  400da6:	2300      	moveq	r3, #0
  400da8:	b2db      	uxtb	r3, r3
}
  400daa:	4618      	mov	r0, r3
  400dac:	370c      	adds	r7, #12
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr

00400db6 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400db6:	b480      	push	{r7}
  400db8:	b083      	sub	sp, #12
  400dba:	af00      	add	r7, sp, #0
  400dbc:	6078      	str	r0, [r7, #4]
  400dbe:	460b      	mov	r3, r1
  400dc0:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	695b      	ldr	r3, [r3, #20]
  400dc6:	f003 0302 	and.w	r3, r3, #2
  400dca:	2b00      	cmp	r3, #0
  400dcc:	d101      	bne.n	400dd2 <uart_write+0x1c>
		return 1;
  400dce:	2301      	movs	r3, #1
  400dd0:	e003      	b.n	400dda <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400dd2:	78fa      	ldrb	r2, [r7, #3]
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	61da      	str	r2, [r3, #28]
	return 0;
  400dd8:	2300      	movs	r3, #0
}
  400dda:	4618      	mov	r0, r3
  400ddc:	370c      	adds	r7, #12
  400dde:	46bd      	mov	sp, r7
  400de0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400de4:	4770      	bx	lr

00400de6 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400de6:	b480      	push	{r7}
  400de8:	b083      	sub	sp, #12
  400dea:	af00      	add	r7, sp, #0
  400dec:	6078      	str	r0, [r7, #4]
  400dee:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400df0:	687b      	ldr	r3, [r7, #4]
  400df2:	695b      	ldr	r3, [r3, #20]
  400df4:	f003 0301 	and.w	r3, r3, #1
  400df8:	2b00      	cmp	r3, #0
  400dfa:	d101      	bne.n	400e00 <uart_read+0x1a>
		return 1;
  400dfc:	2301      	movs	r3, #1
  400dfe:	e005      	b.n	400e0c <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400e00:	687b      	ldr	r3, [r7, #4]
  400e02:	699b      	ldr	r3, [r3, #24]
  400e04:	b2da      	uxtb	r2, r3
  400e06:	683b      	ldr	r3, [r7, #0]
  400e08:	701a      	strb	r2, [r3, #0]
	return 0;
  400e0a:	2300      	movs	r3, #0
}
  400e0c:	4618      	mov	r0, r3
  400e0e:	370c      	adds	r7, #12
  400e10:	46bd      	mov	sp, r7
  400e12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e16:	4770      	bx	lr

00400e18 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400e18:	b480      	push	{r7}
  400e1a:	b089      	sub	sp, #36	; 0x24
  400e1c:	af00      	add	r7, sp, #0
  400e1e:	60f8      	str	r0, [r7, #12]
  400e20:	60b9      	str	r1, [r7, #8]
  400e22:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400e24:	68bb      	ldr	r3, [r7, #8]
  400e26:	011a      	lsls	r2, r3, #4
  400e28:	687b      	ldr	r3, [r7, #4]
  400e2a:	429a      	cmp	r2, r3
  400e2c:	d802      	bhi.n	400e34 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400e2e:	2310      	movs	r3, #16
  400e30:	61fb      	str	r3, [r7, #28]
  400e32:	e001      	b.n	400e38 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400e34:	2308      	movs	r3, #8
  400e36:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e38:	687b      	ldr	r3, [r7, #4]
  400e3a:	00da      	lsls	r2, r3, #3
  400e3c:	69fb      	ldr	r3, [r7, #28]
  400e3e:	68b9      	ldr	r1, [r7, #8]
  400e40:	fb01 f303 	mul.w	r3, r1, r3
  400e44:	085b      	lsrs	r3, r3, #1
  400e46:	441a      	add	r2, r3
  400e48:	69fb      	ldr	r3, [r7, #28]
  400e4a:	68b9      	ldr	r1, [r7, #8]
  400e4c:	fb01 f303 	mul.w	r3, r1, r3
  400e50:	fbb2 f3f3 	udiv	r3, r2, r3
  400e54:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e56:	69bb      	ldr	r3, [r7, #24]
  400e58:	08db      	lsrs	r3, r3, #3
  400e5a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e5c:	69bb      	ldr	r3, [r7, #24]
  400e5e:	f003 0307 	and.w	r3, r3, #7
  400e62:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e64:	697b      	ldr	r3, [r7, #20]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d003      	beq.n	400e72 <usart_set_async_baudrate+0x5a>
  400e6a:	697b      	ldr	r3, [r7, #20]
  400e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e70:	d301      	bcc.n	400e76 <usart_set_async_baudrate+0x5e>
		return 1;
  400e72:	2301      	movs	r3, #1
  400e74:	e00f      	b.n	400e96 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e76:	69fb      	ldr	r3, [r7, #28]
  400e78:	2b08      	cmp	r3, #8
  400e7a:	d105      	bne.n	400e88 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e7c:	68fb      	ldr	r3, [r7, #12]
  400e7e:	685b      	ldr	r3, [r3, #4]
  400e80:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e84:	68fb      	ldr	r3, [r7, #12]
  400e86:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e88:	693b      	ldr	r3, [r7, #16]
  400e8a:	041a      	lsls	r2, r3, #16
  400e8c:	697b      	ldr	r3, [r7, #20]
  400e8e:	431a      	orrs	r2, r3
  400e90:	68fb      	ldr	r3, [r7, #12]
  400e92:	621a      	str	r2, [r3, #32]

	return 0;
  400e94:	2300      	movs	r3, #0
}
  400e96:	4618      	mov	r0, r3
  400e98:	3724      	adds	r7, #36	; 0x24
  400e9a:	46bd      	mov	sp, r7
  400e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea0:	4770      	bx	lr
	...

00400ea4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400ea4:	b580      	push	{r7, lr}
  400ea6:	b082      	sub	sp, #8
  400ea8:	af00      	add	r7, sp, #0
  400eaa:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400eac:	6878      	ldr	r0, [r7, #4]
  400eae:	4b0d      	ldr	r3, [pc, #52]	; (400ee4 <usart_reset+0x40>)
  400eb0:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400eb2:	687b      	ldr	r3, [r7, #4]
  400eb4:	2200      	movs	r2, #0
  400eb6:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400eb8:	687b      	ldr	r3, [r7, #4]
  400eba:	2200      	movs	r2, #0
  400ebc:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400ebe:	687b      	ldr	r3, [r7, #4]
  400ec0:	2200      	movs	r2, #0
  400ec2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400ec4:	6878      	ldr	r0, [r7, #4]
  400ec6:	4b08      	ldr	r3, [pc, #32]	; (400ee8 <usart_reset+0x44>)
  400ec8:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400eca:	6878      	ldr	r0, [r7, #4]
  400ecc:	4b07      	ldr	r3, [pc, #28]	; (400eec <usart_reset+0x48>)
  400ece:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400ed0:	6878      	ldr	r0, [r7, #4]
  400ed2:	4b07      	ldr	r3, [pc, #28]	; (400ef0 <usart_reset+0x4c>)
  400ed4:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400ed6:	6878      	ldr	r0, [r7, #4]
  400ed8:	4b06      	ldr	r3, [pc, #24]	; (400ef4 <usart_reset+0x50>)
  400eda:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400edc:	bf00      	nop
  400ede:	3708      	adds	r7, #8
  400ee0:	46bd      	mov	sp, r7
  400ee2:	bd80      	pop	{r7, pc}
  400ee4:	0040109d 	.word	0x0040109d
  400ee8:	00400f97 	.word	0x00400f97
  400eec:	00400fcb 	.word	0x00400fcb
  400ef0:	00400ffd 	.word	0x00400ffd
  400ef4:	00401019 	.word	0x00401019

00400ef8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400ef8:	b580      	push	{r7, lr}
  400efa:	b084      	sub	sp, #16
  400efc:	af00      	add	r7, sp, #0
  400efe:	60f8      	str	r0, [r7, #12]
  400f00:	60b9      	str	r1, [r7, #8]
  400f02:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400f04:	68f8      	ldr	r0, [r7, #12]
  400f06:	4b1a      	ldr	r3, [pc, #104]	; (400f70 <usart_init_rs232+0x78>)
  400f08:	4798      	blx	r3

	ul_reg_val = 0;
  400f0a:	4b1a      	ldr	r3, [pc, #104]	; (400f74 <usart_init_rs232+0x7c>)
  400f0c:	2200      	movs	r2, #0
  400f0e:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400f10:	68bb      	ldr	r3, [r7, #8]
  400f12:	2b00      	cmp	r3, #0
  400f14:	d009      	beq.n	400f2a <usart_init_rs232+0x32>
  400f16:	68bb      	ldr	r3, [r7, #8]
  400f18:	681b      	ldr	r3, [r3, #0]
  400f1a:	687a      	ldr	r2, [r7, #4]
  400f1c:	4619      	mov	r1, r3
  400f1e:	68f8      	ldr	r0, [r7, #12]
  400f20:	4b15      	ldr	r3, [pc, #84]	; (400f78 <usart_init_rs232+0x80>)
  400f22:	4798      	blx	r3
  400f24:	4603      	mov	r3, r0
  400f26:	2b00      	cmp	r3, #0
  400f28:	d001      	beq.n	400f2e <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400f2a:	2301      	movs	r3, #1
  400f2c:	e01b      	b.n	400f66 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f2e:	68bb      	ldr	r3, [r7, #8]
  400f30:	685a      	ldr	r2, [r3, #4]
  400f32:	68bb      	ldr	r3, [r7, #8]
  400f34:	689b      	ldr	r3, [r3, #8]
  400f36:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f38:	68bb      	ldr	r3, [r7, #8]
  400f3a:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f3c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f3e:	68bb      	ldr	r3, [r7, #8]
  400f40:	68db      	ldr	r3, [r3, #12]
  400f42:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f44:	4b0b      	ldr	r3, [pc, #44]	; (400f74 <usart_init_rs232+0x7c>)
  400f46:	681b      	ldr	r3, [r3, #0]
  400f48:	4313      	orrs	r3, r2
  400f4a:	4a0a      	ldr	r2, [pc, #40]	; (400f74 <usart_init_rs232+0x7c>)
  400f4c:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400f4e:	4b09      	ldr	r3, [pc, #36]	; (400f74 <usart_init_rs232+0x7c>)
  400f50:	681b      	ldr	r3, [r3, #0]
  400f52:	4a08      	ldr	r2, [pc, #32]	; (400f74 <usart_init_rs232+0x7c>)
  400f54:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400f56:	68fb      	ldr	r3, [r7, #12]
  400f58:	685a      	ldr	r2, [r3, #4]
  400f5a:	4b06      	ldr	r3, [pc, #24]	; (400f74 <usart_init_rs232+0x7c>)
  400f5c:	681b      	ldr	r3, [r3, #0]
  400f5e:	431a      	orrs	r2, r3
  400f60:	68fb      	ldr	r3, [r7, #12]
  400f62:	605a      	str	r2, [r3, #4]

	return 0;
  400f64:	2300      	movs	r3, #0
}
  400f66:	4618      	mov	r0, r3
  400f68:	3710      	adds	r7, #16
  400f6a:	46bd      	mov	sp, r7
  400f6c:	bd80      	pop	{r7, pc}
  400f6e:	bf00      	nop
  400f70:	00400ea5 	.word	0x00400ea5
  400f74:	20400a4c 	.word	0x20400a4c
  400f78:	00400e19 	.word	0x00400e19

00400f7c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f7c:	b480      	push	{r7}
  400f7e:	b083      	sub	sp, #12
  400f80:	af00      	add	r7, sp, #0
  400f82:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f84:	687b      	ldr	r3, [r7, #4]
  400f86:	2240      	movs	r2, #64	; 0x40
  400f88:	601a      	str	r2, [r3, #0]
}
  400f8a:	bf00      	nop
  400f8c:	370c      	adds	r7, #12
  400f8e:	46bd      	mov	sp, r7
  400f90:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f94:	4770      	bx	lr

00400f96 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f96:	b480      	push	{r7}
  400f98:	b083      	sub	sp, #12
  400f9a:	af00      	add	r7, sp, #0
  400f9c:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f9e:	687b      	ldr	r3, [r7, #4]
  400fa0:	2288      	movs	r2, #136	; 0x88
  400fa2:	601a      	str	r2, [r3, #0]
}
  400fa4:	bf00      	nop
  400fa6:	370c      	adds	r7, #12
  400fa8:	46bd      	mov	sp, r7
  400faa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fae:	4770      	bx	lr

00400fb0 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400fb0:	b480      	push	{r7}
  400fb2:	b083      	sub	sp, #12
  400fb4:	af00      	add	r7, sp, #0
  400fb6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400fb8:	687b      	ldr	r3, [r7, #4]
  400fba:	2210      	movs	r2, #16
  400fbc:	601a      	str	r2, [r3, #0]
}
  400fbe:	bf00      	nop
  400fc0:	370c      	adds	r7, #12
  400fc2:	46bd      	mov	sp, r7
  400fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fc8:	4770      	bx	lr

00400fca <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400fca:	b480      	push	{r7}
  400fcc:	b083      	sub	sp, #12
  400fce:	af00      	add	r7, sp, #0
  400fd0:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400fd2:	687b      	ldr	r3, [r7, #4]
  400fd4:	2224      	movs	r2, #36	; 0x24
  400fd6:	601a      	str	r2, [r3, #0]
}
  400fd8:	bf00      	nop
  400fda:	370c      	adds	r7, #12
  400fdc:	46bd      	mov	sp, r7
  400fde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe2:	4770      	bx	lr

00400fe4 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400fe4:	b480      	push	{r7}
  400fe6:	b083      	sub	sp, #12
  400fe8:	af00      	add	r7, sp, #0
  400fea:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400fec:	687b      	ldr	r3, [r7, #4]
  400fee:	695b      	ldr	r3, [r3, #20]
}
  400ff0:	4618      	mov	r0, r3
  400ff2:	370c      	adds	r7, #12
  400ff4:	46bd      	mov	sp, r7
  400ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ffa:	4770      	bx	lr

00400ffc <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400ffc:	b480      	push	{r7}
  400ffe:	b083      	sub	sp, #12
  401000:	af00      	add	r7, sp, #0
  401002:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401004:	687b      	ldr	r3, [r7, #4]
  401006:	f44f 7280 	mov.w	r2, #256	; 0x100
  40100a:	601a      	str	r2, [r3, #0]
}
  40100c:	bf00      	nop
  40100e:	370c      	adds	r7, #12
  401010:	46bd      	mov	sp, r7
  401012:	f85d 7b04 	ldr.w	r7, [sp], #4
  401016:	4770      	bx	lr

00401018 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401018:	b480      	push	{r7}
  40101a:	b083      	sub	sp, #12
  40101c:	af00      	add	r7, sp, #0
  40101e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401020:	687b      	ldr	r3, [r7, #4]
  401022:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401026:	601a      	str	r2, [r3, #0]
}
  401028:	bf00      	nop
  40102a:	370c      	adds	r7, #12
  40102c:	46bd      	mov	sp, r7
  40102e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401032:	4770      	bx	lr

00401034 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401034:	b480      	push	{r7}
  401036:	b083      	sub	sp, #12
  401038:	af00      	add	r7, sp, #0
  40103a:	6078      	str	r0, [r7, #4]
  40103c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40103e:	687b      	ldr	r3, [r7, #4]
  401040:	695b      	ldr	r3, [r3, #20]
  401042:	f003 0302 	and.w	r3, r3, #2
  401046:	2b00      	cmp	r3, #0
  401048:	d101      	bne.n	40104e <usart_write+0x1a>
		return 1;
  40104a:	2301      	movs	r3, #1
  40104c:	e005      	b.n	40105a <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40104e:	683b      	ldr	r3, [r7, #0]
  401050:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401054:	687b      	ldr	r3, [r7, #4]
  401056:	61da      	str	r2, [r3, #28]
	return 0;
  401058:	2300      	movs	r3, #0
}
  40105a:	4618      	mov	r0, r3
  40105c:	370c      	adds	r7, #12
  40105e:	46bd      	mov	sp, r7
  401060:	f85d 7b04 	ldr.w	r7, [sp], #4
  401064:	4770      	bx	lr

00401066 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401066:	b480      	push	{r7}
  401068:	b083      	sub	sp, #12
  40106a:	af00      	add	r7, sp, #0
  40106c:	6078      	str	r0, [r7, #4]
  40106e:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401070:	687b      	ldr	r3, [r7, #4]
  401072:	695b      	ldr	r3, [r3, #20]
  401074:	f003 0301 	and.w	r3, r3, #1
  401078:	2b00      	cmp	r3, #0
  40107a:	d101      	bne.n	401080 <usart_read+0x1a>
		return 1;
  40107c:	2301      	movs	r3, #1
  40107e:	e006      	b.n	40108e <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401080:	687b      	ldr	r3, [r7, #4]
  401082:	699b      	ldr	r3, [r3, #24]
  401084:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401088:	683b      	ldr	r3, [r7, #0]
  40108a:	601a      	str	r2, [r3, #0]

	return 0;
  40108c:	2300      	movs	r3, #0
}
  40108e:	4618      	mov	r0, r3
  401090:	370c      	adds	r7, #12
  401092:	46bd      	mov	sp, r7
  401094:	f85d 7b04 	ldr.w	r7, [sp], #4
  401098:	4770      	bx	lr
	...

0040109c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  40109c:	b480      	push	{r7}
  40109e:	b083      	sub	sp, #12
  4010a0:	af00      	add	r7, sp, #0
  4010a2:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4010a4:	687b      	ldr	r3, [r7, #4]
  4010a6:	4a04      	ldr	r2, [pc, #16]	; (4010b8 <usart_disable_writeprotect+0x1c>)
  4010a8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4010ac:	bf00      	nop
  4010ae:	370c      	adds	r7, #12
  4010b0:	46bd      	mov	sp, r7
  4010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010b6:	4770      	bx	lr
  4010b8:	55534100 	.word	0x55534100

004010bc <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4010bc:	b480      	push	{r7}
  4010be:	b083      	sub	sp, #12
  4010c0:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4010c2:	f3ef 8310 	mrs	r3, PRIMASK
  4010c6:	607b      	str	r3, [r7, #4]
  return(result);
  4010c8:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4010ca:	2b00      	cmp	r3, #0
  4010cc:	bf0c      	ite	eq
  4010ce:	2301      	moveq	r3, #1
  4010d0:	2300      	movne	r3, #0
  4010d2:	b2db      	uxtb	r3, r3
  4010d4:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4010d6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4010d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4010dc:	4b04      	ldr	r3, [pc, #16]	; (4010f0 <cpu_irq_save+0x34>)
  4010de:	2200      	movs	r2, #0
  4010e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4010e2:	683b      	ldr	r3, [r7, #0]
}
  4010e4:	4618      	mov	r0, r3
  4010e6:	370c      	adds	r7, #12
  4010e8:	46bd      	mov	sp, r7
  4010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ee:	4770      	bx	lr
  4010f0:	2040000a 	.word	0x2040000a

004010f4 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4010f4:	b480      	push	{r7}
  4010f6:	b083      	sub	sp, #12
  4010f8:	af00      	add	r7, sp, #0
  4010fa:	6078      	str	r0, [r7, #4]
	return (flags);
  4010fc:	687b      	ldr	r3, [r7, #4]
  4010fe:	2b00      	cmp	r3, #0
  401100:	bf14      	ite	ne
  401102:	2301      	movne	r3, #1
  401104:	2300      	moveq	r3, #0
  401106:	b2db      	uxtb	r3, r3
}
  401108:	4618      	mov	r0, r3
  40110a:	370c      	adds	r7, #12
  40110c:	46bd      	mov	sp, r7
  40110e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401112:	4770      	bx	lr

00401114 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401114:	b580      	push	{r7, lr}
  401116:	b082      	sub	sp, #8
  401118:	af00      	add	r7, sp, #0
  40111a:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  40111c:	6878      	ldr	r0, [r7, #4]
  40111e:	4b07      	ldr	r3, [pc, #28]	; (40113c <cpu_irq_restore+0x28>)
  401120:	4798      	blx	r3
  401122:	4603      	mov	r3, r0
  401124:	2b00      	cmp	r3, #0
  401126:	d005      	beq.n	401134 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401128:	4b05      	ldr	r3, [pc, #20]	; (401140 <cpu_irq_restore+0x2c>)
  40112a:	2201      	movs	r2, #1
  40112c:	701a      	strb	r2, [r3, #0]
  40112e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401132:	b662      	cpsie	i
}
  401134:	bf00      	nop
  401136:	3708      	adds	r7, #8
  401138:	46bd      	mov	sp, r7
  40113a:	bd80      	pop	{r7, pc}
  40113c:	004010f5 	.word	0x004010f5
  401140:	2040000a 	.word	0x2040000a

00401144 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401144:	b580      	push	{r7, lr}
  401146:	b084      	sub	sp, #16
  401148:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40114a:	4b1e      	ldr	r3, [pc, #120]	; (4011c4 <Reset_Handler+0x80>)
  40114c:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40114e:	4b1e      	ldr	r3, [pc, #120]	; (4011c8 <Reset_Handler+0x84>)
  401150:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401152:	68fa      	ldr	r2, [r7, #12]
  401154:	68bb      	ldr	r3, [r7, #8]
  401156:	429a      	cmp	r2, r3
  401158:	d00c      	beq.n	401174 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40115a:	e007      	b.n	40116c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  40115c:	68bb      	ldr	r3, [r7, #8]
  40115e:	1d1a      	adds	r2, r3, #4
  401160:	60ba      	str	r2, [r7, #8]
  401162:	68fa      	ldr	r2, [r7, #12]
  401164:	1d11      	adds	r1, r2, #4
  401166:	60f9      	str	r1, [r7, #12]
  401168:	6812      	ldr	r2, [r2, #0]
  40116a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  40116c:	68bb      	ldr	r3, [r7, #8]
  40116e:	4a17      	ldr	r2, [pc, #92]	; (4011cc <Reset_Handler+0x88>)
  401170:	4293      	cmp	r3, r2
  401172:	d3f3      	bcc.n	40115c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401174:	4b16      	ldr	r3, [pc, #88]	; (4011d0 <Reset_Handler+0x8c>)
  401176:	60bb      	str	r3, [r7, #8]
  401178:	e004      	b.n	401184 <Reset_Handler+0x40>
                *pDest++ = 0;
  40117a:	68bb      	ldr	r3, [r7, #8]
  40117c:	1d1a      	adds	r2, r3, #4
  40117e:	60ba      	str	r2, [r7, #8]
  401180:	2200      	movs	r2, #0
  401182:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401184:	68bb      	ldr	r3, [r7, #8]
  401186:	4a13      	ldr	r2, [pc, #76]	; (4011d4 <Reset_Handler+0x90>)
  401188:	4293      	cmp	r3, r2
  40118a:	d3f6      	bcc.n	40117a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  40118c:	4b12      	ldr	r3, [pc, #72]	; (4011d8 <Reset_Handler+0x94>)
  40118e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401190:	4a12      	ldr	r2, [pc, #72]	; (4011dc <Reset_Handler+0x98>)
  401192:	68fb      	ldr	r3, [r7, #12]
  401194:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401198:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40119a:	4b11      	ldr	r3, [pc, #68]	; (4011e0 <Reset_Handler+0x9c>)
  40119c:	4798      	blx	r3
  40119e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4011a0:	4a10      	ldr	r2, [pc, #64]	; (4011e4 <Reset_Handler+0xa0>)
  4011a2:	4b10      	ldr	r3, [pc, #64]	; (4011e4 <Reset_Handler+0xa0>)
  4011a4:	681b      	ldr	r3, [r3, #0]
  4011a6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4011aa:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4011ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4011b0:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4011b4:	6878      	ldr	r0, [r7, #4]
  4011b6:	4b0c      	ldr	r3, [pc, #48]	; (4011e8 <Reset_Handler+0xa4>)
  4011b8:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4011ba:	4b0c      	ldr	r3, [pc, #48]	; (4011ec <Reset_Handler+0xa8>)
  4011bc:	4798      	blx	r3

        /* Branch to main function */
        main();
  4011be:	4b0c      	ldr	r3, [pc, #48]	; (4011f0 <Reset_Handler+0xac>)
  4011c0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4011c2:	e7fe      	b.n	4011c2 <Reset_Handler+0x7e>
  4011c4:	0040668c 	.word	0x0040668c
  4011c8:	20400000 	.word	0x20400000
  4011cc:	204009bc 	.word	0x204009bc
  4011d0:	204009bc 	.word	0x204009bc
  4011d4:	20400b54 	.word	0x20400b54
  4011d8:	00400000 	.word	0x00400000
  4011dc:	e000ed00 	.word	0xe000ed00
  4011e0:	004010bd 	.word	0x004010bd
  4011e4:	e000ed88 	.word	0xe000ed88
  4011e8:	00401115 	.word	0x00401115
  4011ec:	00401e1d 	.word	0x00401e1d
  4011f0:	00401a29 	.word	0x00401a29

004011f4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4011f4:	b480      	push	{r7}
  4011f6:	af00      	add	r7, sp, #0
        while (1) {
  4011f8:	e7fe      	b.n	4011f8 <Dummy_Handler+0x4>
	...

004011fc <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4011fc:	b480      	push	{r7}
  4011fe:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401200:	4b52      	ldr	r3, [pc, #328]	; (40134c <SystemCoreClockUpdate+0x150>)
  401202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401204:	f003 0303 	and.w	r3, r3, #3
  401208:	2b01      	cmp	r3, #1
  40120a:	d014      	beq.n	401236 <SystemCoreClockUpdate+0x3a>
  40120c:	2b01      	cmp	r3, #1
  40120e:	d302      	bcc.n	401216 <SystemCoreClockUpdate+0x1a>
  401210:	2b02      	cmp	r3, #2
  401212:	d038      	beq.n	401286 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401214:	e07a      	b.n	40130c <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401216:	4b4e      	ldr	r3, [pc, #312]	; (401350 <SystemCoreClockUpdate+0x154>)
  401218:	695b      	ldr	r3, [r3, #20]
  40121a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40121e:	2b00      	cmp	r3, #0
  401220:	d004      	beq.n	40122c <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401222:	4b4c      	ldr	r3, [pc, #304]	; (401354 <SystemCoreClockUpdate+0x158>)
  401224:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401228:	601a      	str	r2, [r3, #0]
    break;
  40122a:	e06f      	b.n	40130c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40122c:	4b49      	ldr	r3, [pc, #292]	; (401354 <SystemCoreClockUpdate+0x158>)
  40122e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401232:	601a      	str	r2, [r3, #0]
    break;
  401234:	e06a      	b.n	40130c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401236:	4b45      	ldr	r3, [pc, #276]	; (40134c <SystemCoreClockUpdate+0x150>)
  401238:	6a1b      	ldr	r3, [r3, #32]
  40123a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40123e:	2b00      	cmp	r3, #0
  401240:	d003      	beq.n	40124a <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401242:	4b44      	ldr	r3, [pc, #272]	; (401354 <SystemCoreClockUpdate+0x158>)
  401244:	4a44      	ldr	r2, [pc, #272]	; (401358 <SystemCoreClockUpdate+0x15c>)
  401246:	601a      	str	r2, [r3, #0]
    break;
  401248:	e060      	b.n	40130c <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40124a:	4b42      	ldr	r3, [pc, #264]	; (401354 <SystemCoreClockUpdate+0x158>)
  40124c:	4a43      	ldr	r2, [pc, #268]	; (40135c <SystemCoreClockUpdate+0x160>)
  40124e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401250:	4b3e      	ldr	r3, [pc, #248]	; (40134c <SystemCoreClockUpdate+0x150>)
  401252:	6a1b      	ldr	r3, [r3, #32]
  401254:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401258:	2b10      	cmp	r3, #16
  40125a:	d004      	beq.n	401266 <SystemCoreClockUpdate+0x6a>
  40125c:	2b20      	cmp	r3, #32
  40125e:	d008      	beq.n	401272 <SystemCoreClockUpdate+0x76>
  401260:	2b00      	cmp	r3, #0
  401262:	d00e      	beq.n	401282 <SystemCoreClockUpdate+0x86>
          break;
  401264:	e00e      	b.n	401284 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  401266:	4b3b      	ldr	r3, [pc, #236]	; (401354 <SystemCoreClockUpdate+0x158>)
  401268:	681b      	ldr	r3, [r3, #0]
  40126a:	005b      	lsls	r3, r3, #1
  40126c:	4a39      	ldr	r2, [pc, #228]	; (401354 <SystemCoreClockUpdate+0x158>)
  40126e:	6013      	str	r3, [r2, #0]
          break;
  401270:	e008      	b.n	401284 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401272:	4b38      	ldr	r3, [pc, #224]	; (401354 <SystemCoreClockUpdate+0x158>)
  401274:	681a      	ldr	r2, [r3, #0]
  401276:	4613      	mov	r3, r2
  401278:	005b      	lsls	r3, r3, #1
  40127a:	4413      	add	r3, r2
  40127c:	4a35      	ldr	r2, [pc, #212]	; (401354 <SystemCoreClockUpdate+0x158>)
  40127e:	6013      	str	r3, [r2, #0]
          break;
  401280:	e000      	b.n	401284 <SystemCoreClockUpdate+0x88>
          break;
  401282:	bf00      	nop
    break;
  401284:	e042      	b.n	40130c <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401286:	4b31      	ldr	r3, [pc, #196]	; (40134c <SystemCoreClockUpdate+0x150>)
  401288:	6a1b      	ldr	r3, [r3, #32]
  40128a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40128e:	2b00      	cmp	r3, #0
  401290:	d003      	beq.n	40129a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401292:	4b30      	ldr	r3, [pc, #192]	; (401354 <SystemCoreClockUpdate+0x158>)
  401294:	4a30      	ldr	r2, [pc, #192]	; (401358 <SystemCoreClockUpdate+0x15c>)
  401296:	601a      	str	r2, [r3, #0]
  401298:	e01c      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40129a:	4b2e      	ldr	r3, [pc, #184]	; (401354 <SystemCoreClockUpdate+0x158>)
  40129c:	4a2f      	ldr	r2, [pc, #188]	; (40135c <SystemCoreClockUpdate+0x160>)
  40129e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012a0:	4b2a      	ldr	r3, [pc, #168]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012a2:	6a1b      	ldr	r3, [r3, #32]
  4012a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012a8:	2b10      	cmp	r3, #16
  4012aa:	d004      	beq.n	4012b6 <SystemCoreClockUpdate+0xba>
  4012ac:	2b20      	cmp	r3, #32
  4012ae:	d008      	beq.n	4012c2 <SystemCoreClockUpdate+0xc6>
  4012b0:	2b00      	cmp	r3, #0
  4012b2:	d00e      	beq.n	4012d2 <SystemCoreClockUpdate+0xd6>
          break;
  4012b4:	e00e      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4012b6:	4b27      	ldr	r3, [pc, #156]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012b8:	681b      	ldr	r3, [r3, #0]
  4012ba:	005b      	lsls	r3, r3, #1
  4012bc:	4a25      	ldr	r2, [pc, #148]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012be:	6013      	str	r3, [r2, #0]
          break;
  4012c0:	e008      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4012c2:	4b24      	ldr	r3, [pc, #144]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012c4:	681a      	ldr	r2, [r3, #0]
  4012c6:	4613      	mov	r3, r2
  4012c8:	005b      	lsls	r3, r3, #1
  4012ca:	4413      	add	r3, r2
  4012cc:	4a21      	ldr	r2, [pc, #132]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012ce:	6013      	str	r3, [r2, #0]
          break;
  4012d0:	e000      	b.n	4012d4 <SystemCoreClockUpdate+0xd8>
          break;
  4012d2:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012d4:	4b1d      	ldr	r3, [pc, #116]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012d8:	f003 0303 	and.w	r3, r3, #3
  4012dc:	2b02      	cmp	r3, #2
  4012de:	d114      	bne.n	40130a <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012e0:	4b1a      	ldr	r3, [pc, #104]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4012e4:	0c1b      	lsrs	r3, r3, #16
  4012e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4012ea:	3301      	adds	r3, #1
  4012ec:	4a19      	ldr	r2, [pc, #100]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012ee:	6812      	ldr	r2, [r2, #0]
  4012f0:	fb02 f303 	mul.w	r3, r2, r3
  4012f4:	4a17      	ldr	r2, [pc, #92]	; (401354 <SystemCoreClockUpdate+0x158>)
  4012f6:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012f8:	4b14      	ldr	r3, [pc, #80]	; (40134c <SystemCoreClockUpdate+0x150>)
  4012fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4012fc:	b2db      	uxtb	r3, r3
  4012fe:	4a15      	ldr	r2, [pc, #84]	; (401354 <SystemCoreClockUpdate+0x158>)
  401300:	6812      	ldr	r2, [r2, #0]
  401302:	fbb2 f3f3 	udiv	r3, r2, r3
  401306:	4a13      	ldr	r2, [pc, #76]	; (401354 <SystemCoreClockUpdate+0x158>)
  401308:	6013      	str	r3, [r2, #0]
    break;
  40130a:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40130c:	4b0f      	ldr	r3, [pc, #60]	; (40134c <SystemCoreClockUpdate+0x150>)
  40130e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401310:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401314:	2b70      	cmp	r3, #112	; 0x70
  401316:	d108      	bne.n	40132a <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401318:	4b0e      	ldr	r3, [pc, #56]	; (401354 <SystemCoreClockUpdate+0x158>)
  40131a:	681b      	ldr	r3, [r3, #0]
  40131c:	4a10      	ldr	r2, [pc, #64]	; (401360 <SystemCoreClockUpdate+0x164>)
  40131e:	fba2 2303 	umull	r2, r3, r2, r3
  401322:	085b      	lsrs	r3, r3, #1
  401324:	4a0b      	ldr	r2, [pc, #44]	; (401354 <SystemCoreClockUpdate+0x158>)
  401326:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401328:	e00a      	b.n	401340 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40132a:	4b08      	ldr	r3, [pc, #32]	; (40134c <SystemCoreClockUpdate+0x150>)
  40132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40132e:	091b      	lsrs	r3, r3, #4
  401330:	f003 0307 	and.w	r3, r3, #7
  401334:	4a07      	ldr	r2, [pc, #28]	; (401354 <SystemCoreClockUpdate+0x158>)
  401336:	6812      	ldr	r2, [r2, #0]
  401338:	fa22 f303 	lsr.w	r3, r2, r3
  40133c:	4a05      	ldr	r2, [pc, #20]	; (401354 <SystemCoreClockUpdate+0x158>)
  40133e:	6013      	str	r3, [r2, #0]
}
  401340:	bf00      	nop
  401342:	46bd      	mov	sp, r7
  401344:	f85d 7b04 	ldr.w	r7, [sp], #4
  401348:	4770      	bx	lr
  40134a:	bf00      	nop
  40134c:	400e0600 	.word	0x400e0600
  401350:	400e1810 	.word	0x400e1810
  401354:	2040000c 	.word	0x2040000c
  401358:	00b71b00 	.word	0x00b71b00
  40135c:	003d0900 	.word	0x003d0900
  401360:	aaaaaaab 	.word	0xaaaaaaab

00401364 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401364:	b480      	push	{r7}
  401366:	b083      	sub	sp, #12
  401368:	af00      	add	r7, sp, #0
  40136a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40136c:	687b      	ldr	r3, [r7, #4]
  40136e:	4a19      	ldr	r2, [pc, #100]	; (4013d4 <system_init_flash+0x70>)
  401370:	4293      	cmp	r3, r2
  401372:	d804      	bhi.n	40137e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401374:	4b18      	ldr	r3, [pc, #96]	; (4013d8 <system_init_flash+0x74>)
  401376:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40137a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40137c:	e023      	b.n	4013c6 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40137e:	687b      	ldr	r3, [r7, #4]
  401380:	4a16      	ldr	r2, [pc, #88]	; (4013dc <system_init_flash+0x78>)
  401382:	4293      	cmp	r3, r2
  401384:	d803      	bhi.n	40138e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401386:	4b14      	ldr	r3, [pc, #80]	; (4013d8 <system_init_flash+0x74>)
  401388:	4a15      	ldr	r2, [pc, #84]	; (4013e0 <system_init_flash+0x7c>)
  40138a:	601a      	str	r2, [r3, #0]
}
  40138c:	e01b      	b.n	4013c6 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40138e:	687b      	ldr	r3, [r7, #4]
  401390:	4a14      	ldr	r2, [pc, #80]	; (4013e4 <system_init_flash+0x80>)
  401392:	4293      	cmp	r3, r2
  401394:	d803      	bhi.n	40139e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401396:	4b10      	ldr	r3, [pc, #64]	; (4013d8 <system_init_flash+0x74>)
  401398:	4a13      	ldr	r2, [pc, #76]	; (4013e8 <system_init_flash+0x84>)
  40139a:	601a      	str	r2, [r3, #0]
}
  40139c:	e013      	b.n	4013c6 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40139e:	687b      	ldr	r3, [r7, #4]
  4013a0:	4a12      	ldr	r2, [pc, #72]	; (4013ec <system_init_flash+0x88>)
  4013a2:	4293      	cmp	r3, r2
  4013a4:	d803      	bhi.n	4013ae <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013a6:	4b0c      	ldr	r3, [pc, #48]	; (4013d8 <system_init_flash+0x74>)
  4013a8:	4a11      	ldr	r2, [pc, #68]	; (4013f0 <system_init_flash+0x8c>)
  4013aa:	601a      	str	r2, [r3, #0]
}
  4013ac:	e00b      	b.n	4013c6 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4013ae:	687b      	ldr	r3, [r7, #4]
  4013b0:	4a10      	ldr	r2, [pc, #64]	; (4013f4 <system_init_flash+0x90>)
  4013b2:	4293      	cmp	r3, r2
  4013b4:	d804      	bhi.n	4013c0 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4013b6:	4b08      	ldr	r3, [pc, #32]	; (4013d8 <system_init_flash+0x74>)
  4013b8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4013bc:	601a      	str	r2, [r3, #0]
}
  4013be:	e002      	b.n	4013c6 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4013c0:	4b05      	ldr	r3, [pc, #20]	; (4013d8 <system_init_flash+0x74>)
  4013c2:	4a0d      	ldr	r2, [pc, #52]	; (4013f8 <system_init_flash+0x94>)
  4013c4:	601a      	str	r2, [r3, #0]
}
  4013c6:	bf00      	nop
  4013c8:	370c      	adds	r7, #12
  4013ca:	46bd      	mov	sp, r7
  4013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013d0:	4770      	bx	lr
  4013d2:	bf00      	nop
  4013d4:	01312cff 	.word	0x01312cff
  4013d8:	400e0c00 	.word	0x400e0c00
  4013dc:	026259ff 	.word	0x026259ff
  4013e0:	04000100 	.word	0x04000100
  4013e4:	039386ff 	.word	0x039386ff
  4013e8:	04000200 	.word	0x04000200
  4013ec:	04c4b3ff 	.word	0x04c4b3ff
  4013f0:	04000300 	.word	0x04000300
  4013f4:	05f5e0ff 	.word	0x05f5e0ff
  4013f8:	04000500 	.word	0x04000500

004013fc <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4013fc:	b480      	push	{r7}
  4013fe:	b085      	sub	sp, #20
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401404:	4b10      	ldr	r3, [pc, #64]	; (401448 <_sbrk+0x4c>)
  401406:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401408:	4b10      	ldr	r3, [pc, #64]	; (40144c <_sbrk+0x50>)
  40140a:	681b      	ldr	r3, [r3, #0]
  40140c:	2b00      	cmp	r3, #0
  40140e:	d102      	bne.n	401416 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401410:	4b0e      	ldr	r3, [pc, #56]	; (40144c <_sbrk+0x50>)
  401412:	4a0f      	ldr	r2, [pc, #60]	; (401450 <_sbrk+0x54>)
  401414:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401416:	4b0d      	ldr	r3, [pc, #52]	; (40144c <_sbrk+0x50>)
  401418:	681b      	ldr	r3, [r3, #0]
  40141a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40141c:	68ba      	ldr	r2, [r7, #8]
  40141e:	687b      	ldr	r3, [r7, #4]
  401420:	441a      	add	r2, r3
  401422:	68fb      	ldr	r3, [r7, #12]
  401424:	429a      	cmp	r2, r3
  401426:	dd02      	ble.n	40142e <_sbrk+0x32>
		return (caddr_t) -1;	
  401428:	f04f 33ff 	mov.w	r3, #4294967295
  40142c:	e006      	b.n	40143c <_sbrk+0x40>
	}

	heap += incr;
  40142e:	4b07      	ldr	r3, [pc, #28]	; (40144c <_sbrk+0x50>)
  401430:	681a      	ldr	r2, [r3, #0]
  401432:	687b      	ldr	r3, [r7, #4]
  401434:	4413      	add	r3, r2
  401436:	4a05      	ldr	r2, [pc, #20]	; (40144c <_sbrk+0x50>)
  401438:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40143a:	68bb      	ldr	r3, [r7, #8]
}
  40143c:	4618      	mov	r0, r3
  40143e:	3714      	adds	r7, #20
  401440:	46bd      	mov	sp, r7
  401442:	f85d 7b04 	ldr.w	r7, [sp], #4
  401446:	4770      	bx	lr
  401448:	2045fffc 	.word	0x2045fffc
  40144c:	20400a50 	.word	0x20400a50
  401450:	20402d58 	.word	0x20402d58

00401454 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401454:	b480      	push	{r7}
  401456:	b083      	sub	sp, #12
  401458:	af00      	add	r7, sp, #0
  40145a:	4603      	mov	r3, r0
  40145c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40145e:	4909      	ldr	r1, [pc, #36]	; (401484 <NVIC_EnableIRQ+0x30>)
  401460:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401464:	095b      	lsrs	r3, r3, #5
  401466:	79fa      	ldrb	r2, [r7, #7]
  401468:	f002 021f 	and.w	r2, r2, #31
  40146c:	2001      	movs	r0, #1
  40146e:	fa00 f202 	lsl.w	r2, r0, r2
  401472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401476:	bf00      	nop
  401478:	370c      	adds	r7, #12
  40147a:	46bd      	mov	sp, r7
  40147c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401480:	4770      	bx	lr
  401482:	bf00      	nop
  401484:	e000e100 	.word	0xe000e100

00401488 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401488:	b480      	push	{r7}
  40148a:	b083      	sub	sp, #12
  40148c:	af00      	add	r7, sp, #0
  40148e:	4603      	mov	r3, r0
  401490:	6039      	str	r1, [r7, #0]
  401492:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401494:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401498:	2b00      	cmp	r3, #0
  40149a:	da0b      	bge.n	4014b4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40149c:	490d      	ldr	r1, [pc, #52]	; (4014d4 <NVIC_SetPriority+0x4c>)
  40149e:	79fb      	ldrb	r3, [r7, #7]
  4014a0:	f003 030f 	and.w	r3, r3, #15
  4014a4:	3b04      	subs	r3, #4
  4014a6:	683a      	ldr	r2, [r7, #0]
  4014a8:	b2d2      	uxtb	r2, r2
  4014aa:	0152      	lsls	r2, r2, #5
  4014ac:	b2d2      	uxtb	r2, r2
  4014ae:	440b      	add	r3, r1
  4014b0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4014b2:	e009      	b.n	4014c8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4014b4:	4908      	ldr	r1, [pc, #32]	; (4014d8 <NVIC_SetPriority+0x50>)
  4014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4014ba:	683a      	ldr	r2, [r7, #0]
  4014bc:	b2d2      	uxtb	r2, r2
  4014be:	0152      	lsls	r2, r2, #5
  4014c0:	b2d2      	uxtb	r2, r2
  4014c2:	440b      	add	r3, r1
  4014c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4014c8:	bf00      	nop
  4014ca:	370c      	adds	r7, #12
  4014cc:	46bd      	mov	sp, r7
  4014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d2:	4770      	bx	lr
  4014d4:	e000ed00 	.word	0xe000ed00
  4014d8:	e000e100 	.word	0xe000e100

004014dc <osc_get_rate>:
{
  4014dc:	b480      	push	{r7}
  4014de:	b083      	sub	sp, #12
  4014e0:	af00      	add	r7, sp, #0
  4014e2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014e4:	687b      	ldr	r3, [r7, #4]
  4014e6:	2b07      	cmp	r3, #7
  4014e8:	d825      	bhi.n	401536 <osc_get_rate+0x5a>
  4014ea:	a201      	add	r2, pc, #4	; (adr r2, 4014f0 <osc_get_rate+0x14>)
  4014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014f0:	00401511 	.word	0x00401511
  4014f4:	00401517 	.word	0x00401517
  4014f8:	0040151d 	.word	0x0040151d
  4014fc:	00401523 	.word	0x00401523
  401500:	00401527 	.word	0x00401527
  401504:	0040152b 	.word	0x0040152b
  401508:	0040152f 	.word	0x0040152f
  40150c:	00401533 	.word	0x00401533
		return OSC_SLCK_32K_RC_HZ;
  401510:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401514:	e010      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401516:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40151a:	e00d      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40151c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401520:	e00a      	b.n	401538 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401522:	4b08      	ldr	r3, [pc, #32]	; (401544 <osc_get_rate+0x68>)
  401524:	e008      	b.n	401538 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401526:	4b08      	ldr	r3, [pc, #32]	; (401548 <osc_get_rate+0x6c>)
  401528:	e006      	b.n	401538 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40152a:	4b08      	ldr	r3, [pc, #32]	; (40154c <osc_get_rate+0x70>)
  40152c:	e004      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40152e:	4b07      	ldr	r3, [pc, #28]	; (40154c <osc_get_rate+0x70>)
  401530:	e002      	b.n	401538 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401532:	4b06      	ldr	r3, [pc, #24]	; (40154c <osc_get_rate+0x70>)
  401534:	e000      	b.n	401538 <osc_get_rate+0x5c>
	return 0;
  401536:	2300      	movs	r3, #0
}
  401538:	4618      	mov	r0, r3
  40153a:	370c      	adds	r7, #12
  40153c:	46bd      	mov	sp, r7
  40153e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401542:	4770      	bx	lr
  401544:	003d0900 	.word	0x003d0900
  401548:	007a1200 	.word	0x007a1200
  40154c:	00b71b00 	.word	0x00b71b00

00401550 <sysclk_get_main_hz>:
{
  401550:	b580      	push	{r7, lr}
  401552:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401554:	2006      	movs	r0, #6
  401556:	4b05      	ldr	r3, [pc, #20]	; (40156c <sysclk_get_main_hz+0x1c>)
  401558:	4798      	blx	r3
  40155a:	4602      	mov	r2, r0
  40155c:	4613      	mov	r3, r2
  40155e:	009b      	lsls	r3, r3, #2
  401560:	4413      	add	r3, r2
  401562:	009a      	lsls	r2, r3, #2
  401564:	4413      	add	r3, r2
}
  401566:	4618      	mov	r0, r3
  401568:	bd80      	pop	{r7, pc}
  40156a:	bf00      	nop
  40156c:	004014dd 	.word	0x004014dd

00401570 <sysclk_get_cpu_hz>:
{
  401570:	b580      	push	{r7, lr}
  401572:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401574:	4b02      	ldr	r3, [pc, #8]	; (401580 <sysclk_get_cpu_hz+0x10>)
  401576:	4798      	blx	r3
  401578:	4603      	mov	r3, r0
}
  40157a:	4618      	mov	r0, r3
  40157c:	bd80      	pop	{r7, pc}
  40157e:	bf00      	nop
  401580:	00401551 	.word	0x00401551

00401584 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401584:	b580      	push	{r7, lr}
  401586:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401588:	4b02      	ldr	r3, [pc, #8]	; (401594 <sysclk_get_peripheral_hz+0x10>)
  40158a:	4798      	blx	r3
  40158c:	4603      	mov	r3, r0
  40158e:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401590:	4618      	mov	r0, r3
  401592:	bd80      	pop	{r7, pc}
  401594:	00401551 	.word	0x00401551

00401598 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401598:	b580      	push	{r7, lr}
  40159a:	b082      	sub	sp, #8
  40159c:	af00      	add	r7, sp, #0
  40159e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4015a0:	6878      	ldr	r0, [r7, #4]
  4015a2:	4b03      	ldr	r3, [pc, #12]	; (4015b0 <sysclk_enable_peripheral_clock+0x18>)
  4015a4:	4798      	blx	r3
}
  4015a6:	bf00      	nop
  4015a8:	3708      	adds	r7, #8
  4015aa:	46bd      	mov	sp, r7
  4015ac:	bd80      	pop	{r7, pc}
  4015ae:	bf00      	nop
  4015b0:	00400d0d 	.word	0x00400d0d

004015b4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4015b4:	b580      	push	{r7, lr}
  4015b6:	b082      	sub	sp, #8
  4015b8:	af00      	add	r7, sp, #0
  4015ba:	6078      	str	r0, [r7, #4]
  4015bc:	460b      	mov	r3, r1
  4015be:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4015c0:	687b      	ldr	r3, [r7, #4]
  4015c2:	4a36      	ldr	r2, [pc, #216]	; (40169c <usart_serial_putchar+0xe8>)
  4015c4:	4293      	cmp	r3, r2
  4015c6:	d10a      	bne.n	4015de <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015c8:	bf00      	nop
  4015ca:	78fb      	ldrb	r3, [r7, #3]
  4015cc:	4619      	mov	r1, r3
  4015ce:	6878      	ldr	r0, [r7, #4]
  4015d0:	4b33      	ldr	r3, [pc, #204]	; (4016a0 <usart_serial_putchar+0xec>)
  4015d2:	4798      	blx	r3
  4015d4:	4603      	mov	r3, r0
  4015d6:	2b00      	cmp	r3, #0
  4015d8:	d1f7      	bne.n	4015ca <usart_serial_putchar+0x16>
		return 1;
  4015da:	2301      	movs	r3, #1
  4015dc:	e05a      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4015de:	687b      	ldr	r3, [r7, #4]
  4015e0:	4a30      	ldr	r2, [pc, #192]	; (4016a4 <usart_serial_putchar+0xf0>)
  4015e2:	4293      	cmp	r3, r2
  4015e4:	d10a      	bne.n	4015fc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015e6:	bf00      	nop
  4015e8:	78fb      	ldrb	r3, [r7, #3]
  4015ea:	4619      	mov	r1, r3
  4015ec:	6878      	ldr	r0, [r7, #4]
  4015ee:	4b2c      	ldr	r3, [pc, #176]	; (4016a0 <usart_serial_putchar+0xec>)
  4015f0:	4798      	blx	r3
  4015f2:	4603      	mov	r3, r0
  4015f4:	2b00      	cmp	r3, #0
  4015f6:	d1f7      	bne.n	4015e8 <usart_serial_putchar+0x34>
		return 1;
  4015f8:	2301      	movs	r3, #1
  4015fa:	e04b      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4015fc:	687b      	ldr	r3, [r7, #4]
  4015fe:	4a2a      	ldr	r2, [pc, #168]	; (4016a8 <usart_serial_putchar+0xf4>)
  401600:	4293      	cmp	r3, r2
  401602:	d10a      	bne.n	40161a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  401604:	bf00      	nop
  401606:	78fb      	ldrb	r3, [r7, #3]
  401608:	4619      	mov	r1, r3
  40160a:	6878      	ldr	r0, [r7, #4]
  40160c:	4b24      	ldr	r3, [pc, #144]	; (4016a0 <usart_serial_putchar+0xec>)
  40160e:	4798      	blx	r3
  401610:	4603      	mov	r3, r0
  401612:	2b00      	cmp	r3, #0
  401614:	d1f7      	bne.n	401606 <usart_serial_putchar+0x52>
		return 1;
  401616:	2301      	movs	r3, #1
  401618:	e03c      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40161a:	687b      	ldr	r3, [r7, #4]
  40161c:	4a23      	ldr	r2, [pc, #140]	; (4016ac <usart_serial_putchar+0xf8>)
  40161e:	4293      	cmp	r3, r2
  401620:	d10a      	bne.n	401638 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401622:	bf00      	nop
  401624:	78fb      	ldrb	r3, [r7, #3]
  401626:	4619      	mov	r1, r3
  401628:	6878      	ldr	r0, [r7, #4]
  40162a:	4b1d      	ldr	r3, [pc, #116]	; (4016a0 <usart_serial_putchar+0xec>)
  40162c:	4798      	blx	r3
  40162e:	4603      	mov	r3, r0
  401630:	2b00      	cmp	r3, #0
  401632:	d1f7      	bne.n	401624 <usart_serial_putchar+0x70>
		return 1;
  401634:	2301      	movs	r3, #1
  401636:	e02d      	b.n	401694 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401638:	687b      	ldr	r3, [r7, #4]
  40163a:	4a1d      	ldr	r2, [pc, #116]	; (4016b0 <usart_serial_putchar+0xfc>)
  40163c:	4293      	cmp	r3, r2
  40163e:	d10a      	bne.n	401656 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401640:	bf00      	nop
  401642:	78fb      	ldrb	r3, [r7, #3]
  401644:	4619      	mov	r1, r3
  401646:	6878      	ldr	r0, [r7, #4]
  401648:	4b1a      	ldr	r3, [pc, #104]	; (4016b4 <usart_serial_putchar+0x100>)
  40164a:	4798      	blx	r3
  40164c:	4603      	mov	r3, r0
  40164e:	2b00      	cmp	r3, #0
  401650:	d1f7      	bne.n	401642 <usart_serial_putchar+0x8e>
		return 1;
  401652:	2301      	movs	r3, #1
  401654:	e01e      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401656:	687b      	ldr	r3, [r7, #4]
  401658:	4a17      	ldr	r2, [pc, #92]	; (4016b8 <usart_serial_putchar+0x104>)
  40165a:	4293      	cmp	r3, r2
  40165c:	d10a      	bne.n	401674 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40165e:	bf00      	nop
  401660:	78fb      	ldrb	r3, [r7, #3]
  401662:	4619      	mov	r1, r3
  401664:	6878      	ldr	r0, [r7, #4]
  401666:	4b13      	ldr	r3, [pc, #76]	; (4016b4 <usart_serial_putchar+0x100>)
  401668:	4798      	blx	r3
  40166a:	4603      	mov	r3, r0
  40166c:	2b00      	cmp	r3, #0
  40166e:	d1f7      	bne.n	401660 <usart_serial_putchar+0xac>
		return 1;
  401670:	2301      	movs	r3, #1
  401672:	e00f      	b.n	401694 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401674:	687b      	ldr	r3, [r7, #4]
  401676:	4a11      	ldr	r2, [pc, #68]	; (4016bc <usart_serial_putchar+0x108>)
  401678:	4293      	cmp	r3, r2
  40167a:	d10a      	bne.n	401692 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40167c:	bf00      	nop
  40167e:	78fb      	ldrb	r3, [r7, #3]
  401680:	4619      	mov	r1, r3
  401682:	6878      	ldr	r0, [r7, #4]
  401684:	4b0b      	ldr	r3, [pc, #44]	; (4016b4 <usart_serial_putchar+0x100>)
  401686:	4798      	blx	r3
  401688:	4603      	mov	r3, r0
  40168a:	2b00      	cmp	r3, #0
  40168c:	d1f7      	bne.n	40167e <usart_serial_putchar+0xca>
		return 1;
  40168e:	2301      	movs	r3, #1
  401690:	e000      	b.n	401694 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401692:	2300      	movs	r3, #0
}
  401694:	4618      	mov	r0, r3
  401696:	3708      	adds	r7, #8
  401698:	46bd      	mov	sp, r7
  40169a:	bd80      	pop	{r7, pc}
  40169c:	400e0800 	.word	0x400e0800
  4016a0:	00400db7 	.word	0x00400db7
  4016a4:	400e0a00 	.word	0x400e0a00
  4016a8:	400e1a00 	.word	0x400e1a00
  4016ac:	400e1c00 	.word	0x400e1c00
  4016b0:	40024000 	.word	0x40024000
  4016b4:	00401035 	.word	0x00401035
  4016b8:	40028000 	.word	0x40028000
  4016bc:	4002c000 	.word	0x4002c000

004016c0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4016c0:	b580      	push	{r7, lr}
  4016c2:	b084      	sub	sp, #16
  4016c4:	af00      	add	r7, sp, #0
  4016c6:	6078      	str	r0, [r7, #4]
  4016c8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4016ca:	2300      	movs	r3, #0
  4016cc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4016ce:	687b      	ldr	r3, [r7, #4]
  4016d0:	4a34      	ldr	r2, [pc, #208]	; (4017a4 <usart_serial_getchar+0xe4>)
  4016d2:	4293      	cmp	r3, r2
  4016d4:	d107      	bne.n	4016e6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4016d6:	bf00      	nop
  4016d8:	6839      	ldr	r1, [r7, #0]
  4016da:	6878      	ldr	r0, [r7, #4]
  4016dc:	4b32      	ldr	r3, [pc, #200]	; (4017a8 <usart_serial_getchar+0xe8>)
  4016de:	4798      	blx	r3
  4016e0:	4603      	mov	r3, r0
  4016e2:	2b00      	cmp	r3, #0
  4016e4:	d1f8      	bne.n	4016d8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4016e6:	687b      	ldr	r3, [r7, #4]
  4016e8:	4a30      	ldr	r2, [pc, #192]	; (4017ac <usart_serial_getchar+0xec>)
  4016ea:	4293      	cmp	r3, r2
  4016ec:	d107      	bne.n	4016fe <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4016ee:	bf00      	nop
  4016f0:	6839      	ldr	r1, [r7, #0]
  4016f2:	6878      	ldr	r0, [r7, #4]
  4016f4:	4b2c      	ldr	r3, [pc, #176]	; (4017a8 <usart_serial_getchar+0xe8>)
  4016f6:	4798      	blx	r3
  4016f8:	4603      	mov	r3, r0
  4016fa:	2b00      	cmp	r3, #0
  4016fc:	d1f8      	bne.n	4016f0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4016fe:	687b      	ldr	r3, [r7, #4]
  401700:	4a2b      	ldr	r2, [pc, #172]	; (4017b0 <usart_serial_getchar+0xf0>)
  401702:	4293      	cmp	r3, r2
  401704:	d107      	bne.n	401716 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  401706:	bf00      	nop
  401708:	6839      	ldr	r1, [r7, #0]
  40170a:	6878      	ldr	r0, [r7, #4]
  40170c:	4b26      	ldr	r3, [pc, #152]	; (4017a8 <usart_serial_getchar+0xe8>)
  40170e:	4798      	blx	r3
  401710:	4603      	mov	r3, r0
  401712:	2b00      	cmp	r3, #0
  401714:	d1f8      	bne.n	401708 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401716:	687b      	ldr	r3, [r7, #4]
  401718:	4a26      	ldr	r2, [pc, #152]	; (4017b4 <usart_serial_getchar+0xf4>)
  40171a:	4293      	cmp	r3, r2
  40171c:	d107      	bne.n	40172e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40171e:	bf00      	nop
  401720:	6839      	ldr	r1, [r7, #0]
  401722:	6878      	ldr	r0, [r7, #4]
  401724:	4b20      	ldr	r3, [pc, #128]	; (4017a8 <usart_serial_getchar+0xe8>)
  401726:	4798      	blx	r3
  401728:	4603      	mov	r3, r0
  40172a:	2b00      	cmp	r3, #0
  40172c:	d1f8      	bne.n	401720 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40172e:	687b      	ldr	r3, [r7, #4]
  401730:	4a21      	ldr	r2, [pc, #132]	; (4017b8 <usart_serial_getchar+0xf8>)
  401732:	4293      	cmp	r3, r2
  401734:	d10d      	bne.n	401752 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401736:	bf00      	nop
  401738:	f107 030c 	add.w	r3, r7, #12
  40173c:	4619      	mov	r1, r3
  40173e:	6878      	ldr	r0, [r7, #4]
  401740:	4b1e      	ldr	r3, [pc, #120]	; (4017bc <usart_serial_getchar+0xfc>)
  401742:	4798      	blx	r3
  401744:	4603      	mov	r3, r0
  401746:	2b00      	cmp	r3, #0
  401748:	d1f6      	bne.n	401738 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  40174a:	68fb      	ldr	r3, [r7, #12]
  40174c:	b2da      	uxtb	r2, r3
  40174e:	683b      	ldr	r3, [r7, #0]
  401750:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401752:	687b      	ldr	r3, [r7, #4]
  401754:	4a1a      	ldr	r2, [pc, #104]	; (4017c0 <usart_serial_getchar+0x100>)
  401756:	4293      	cmp	r3, r2
  401758:	d10d      	bne.n	401776 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  40175a:	bf00      	nop
  40175c:	f107 030c 	add.w	r3, r7, #12
  401760:	4619      	mov	r1, r3
  401762:	6878      	ldr	r0, [r7, #4]
  401764:	4b15      	ldr	r3, [pc, #84]	; (4017bc <usart_serial_getchar+0xfc>)
  401766:	4798      	blx	r3
  401768:	4603      	mov	r3, r0
  40176a:	2b00      	cmp	r3, #0
  40176c:	d1f6      	bne.n	40175c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40176e:	68fb      	ldr	r3, [r7, #12]
  401770:	b2da      	uxtb	r2, r3
  401772:	683b      	ldr	r3, [r7, #0]
  401774:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401776:	687b      	ldr	r3, [r7, #4]
  401778:	4a12      	ldr	r2, [pc, #72]	; (4017c4 <usart_serial_getchar+0x104>)
  40177a:	4293      	cmp	r3, r2
  40177c:	d10d      	bne.n	40179a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40177e:	bf00      	nop
  401780:	f107 030c 	add.w	r3, r7, #12
  401784:	4619      	mov	r1, r3
  401786:	6878      	ldr	r0, [r7, #4]
  401788:	4b0c      	ldr	r3, [pc, #48]	; (4017bc <usart_serial_getchar+0xfc>)
  40178a:	4798      	blx	r3
  40178c:	4603      	mov	r3, r0
  40178e:	2b00      	cmp	r3, #0
  401790:	d1f6      	bne.n	401780 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401792:	68fb      	ldr	r3, [r7, #12]
  401794:	b2da      	uxtb	r2, r3
  401796:	683b      	ldr	r3, [r7, #0]
  401798:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40179a:	bf00      	nop
  40179c:	3710      	adds	r7, #16
  40179e:	46bd      	mov	sp, r7
  4017a0:	bd80      	pop	{r7, pc}
  4017a2:	bf00      	nop
  4017a4:	400e0800 	.word	0x400e0800
  4017a8:	00400de7 	.word	0x00400de7
  4017ac:	400e0a00 	.word	0x400e0a00
  4017b0:	400e1a00 	.word	0x400e1a00
  4017b4:	400e1c00 	.word	0x400e1c00
  4017b8:	40024000 	.word	0x40024000
  4017bc:	00401067 	.word	0x00401067
  4017c0:	40028000 	.word	0x40028000
  4017c4:	4002c000 	.word	0x4002c000

004017c8 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4017c8:	b580      	push	{r7, lr}
  4017ca:	b082      	sub	sp, #8
  4017cc:	af00      	add	r7, sp, #0
  4017ce:	6078      	str	r0, [r7, #4]
  4017d0:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  4017d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017d6:	4806      	ldr	r0, [pc, #24]	; (4017f0 <Button1_Handler+0x28>)
  4017d8:	4b06      	ldr	r3, [pc, #24]	; (4017f4 <Button1_Handler+0x2c>)
  4017da:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  4017dc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4017e0:	4805      	ldr	r0, [pc, #20]	; (4017f8 <Button1_Handler+0x30>)
  4017e2:	4b04      	ldr	r3, [pc, #16]	; (4017f4 <Button1_Handler+0x2c>)
  4017e4:	4798      	blx	r3
}
  4017e6:	bf00      	nop
  4017e8:	3708      	adds	r7, #8
  4017ea:	46bd      	mov	sp, r7
  4017ec:	bd80      	pop	{r7, pc}
  4017ee:	bf00      	nop
  4017f0:	400e1400 	.word	0x400e1400
  4017f4:	00401841 	.word	0x00401841
  4017f8:	400e1200 	.word	0x400e1200

004017fc <USART1_Handler>:

void USART1_Handler(void){
  4017fc:	b580      	push	{r7, lr}
  4017fe:	b082      	sub	sp, #8
  401800:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  401802:	480a      	ldr	r0, [pc, #40]	; (40182c <USART1_Handler+0x30>)
  401804:	4b0a      	ldr	r3, [pc, #40]	; (401830 <USART1_Handler+0x34>)
  401806:	4798      	blx	r3
  401808:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	f003 0301 	and.w	r3, r3, #1
  401810:	2b00      	cmp	r3, #0
  401812:	d007      	beq.n	401824 <USART1_Handler+0x28>
    usart_serial_getchar(USART_COM, &c);
  401814:	1cfb      	adds	r3, r7, #3
  401816:	4619      	mov	r1, r3
  401818:	4804      	ldr	r0, [pc, #16]	; (40182c <USART1_Handler+0x30>)
  40181a:	4b06      	ldr	r3, [pc, #24]	; (401834 <USART1_Handler+0x38>)
  40181c:	4798      	blx	r3
    usart_puts(bufferTX);
  40181e:	4806      	ldr	r0, [pc, #24]	; (401838 <USART1_Handler+0x3c>)
  401820:	4b06      	ldr	r3, [pc, #24]	; (40183c <USART1_Handler+0x40>)
  401822:	4798      	blx	r3
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
    
  }
}
  401824:	bf00      	nop
  401826:	3708      	adds	r7, #8
  401828:	46bd      	mov	sp, r7
  40182a:	bd80      	pop	{r7, pc}
  40182c:	40028000 	.word	0x40028000
  401830:	00400fe5 	.word	0x00400fe5
  401834:	004016c1 	.word	0x004016c1
  401838:	20400aec 	.word	0x20400aec
  40183c:	004019d1 	.word	0x004019d1

00401840 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401840:	b580      	push	{r7, lr}
  401842:	b082      	sub	sp, #8
  401844:	af00      	add	r7, sp, #0
  401846:	6078      	str	r0, [r7, #4]
  401848:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40184a:	6839      	ldr	r1, [r7, #0]
  40184c:	6878      	ldr	r0, [r7, #4]
  40184e:	4b09      	ldr	r3, [pc, #36]	; (401874 <pin_toggle+0x34>)
  401850:	4798      	blx	r3
  401852:	4603      	mov	r3, r0
  401854:	2b00      	cmp	r3, #0
  401856:	d004      	beq.n	401862 <pin_toggle+0x22>
    pio_clear(pio, mask);
  401858:	6839      	ldr	r1, [r7, #0]
  40185a:	6878      	ldr	r0, [r7, #4]
  40185c:	4b06      	ldr	r3, [pc, #24]	; (401878 <pin_toggle+0x38>)
  40185e:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401860:	e003      	b.n	40186a <pin_toggle+0x2a>
    pio_set(pio,mask);
  401862:	6839      	ldr	r1, [r7, #0]
  401864:	6878      	ldr	r0, [r7, #4]
  401866:	4b05      	ldr	r3, [pc, #20]	; (40187c <pin_toggle+0x3c>)
  401868:	4798      	blx	r3
}
  40186a:	bf00      	nop
  40186c:	3708      	adds	r7, #8
  40186e:	46bd      	mov	sp, r7
  401870:	bd80      	pop	{r7, pc}
  401872:	bf00      	nop
  401874:	00400781 	.word	0x00400781
  401878:	00400571 	.word	0x00400571
  40187c:	00400555 	.word	0x00400555

00401880 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401880:	b590      	push	{r4, r7, lr}
  401882:	b083      	sub	sp, #12
  401884:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401886:	200a      	movs	r0, #10
  401888:	4b10      	ldr	r3, [pc, #64]	; (4018cc <BUT_init+0x4c>)
  40188a:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40188c:	2209      	movs	r2, #9
  40188e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401892:	480f      	ldr	r0, [pc, #60]	; (4018d0 <BUT_init+0x50>)
  401894:	4b0f      	ldr	r3, [pc, #60]	; (4018d4 <BUT_init+0x54>)
  401896:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401898:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40189c:	480c      	ldr	r0, [pc, #48]	; (4018d0 <BUT_init+0x50>)
  40189e:	4b0e      	ldr	r3, [pc, #56]	; (4018d8 <BUT_init+0x58>)
  4018a0:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  4018a2:	4b0e      	ldr	r3, [pc, #56]	; (4018dc <BUT_init+0x5c>)
  4018a4:	9300      	str	r3, [sp, #0]
  4018a6:	2350      	movs	r3, #80	; 0x50
  4018a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4018ac:	210a      	movs	r1, #10
  4018ae:	4808      	ldr	r0, [pc, #32]	; (4018d0 <BUT_init+0x50>)
  4018b0:	4c0b      	ldr	r4, [pc, #44]	; (4018e0 <BUT_init+0x60>)
  4018b2:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  4018b4:	200a      	movs	r0, #10
  4018b6:	4b0b      	ldr	r3, [pc, #44]	; (4018e4 <BUT_init+0x64>)
  4018b8:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  4018ba:	2101      	movs	r1, #1
  4018bc:	200a      	movs	r0, #10
  4018be:	4b0a      	ldr	r3, [pc, #40]	; (4018e8 <BUT_init+0x68>)
  4018c0:	4798      	blx	r3
};
  4018c2:	bf00      	nop
  4018c4:	3704      	adds	r7, #4
  4018c6:	46bd      	mov	sp, r7
  4018c8:	bd90      	pop	{r4, r7, pc}
  4018ca:	bf00      	nop
  4018cc:	00400d0d 	.word	0x00400d0d
  4018d0:	400e0e00 	.word	0x400e0e00
  4018d4:	0040069d 	.word	0x0040069d
  4018d8:	00400815 	.word	0x00400815
  4018dc:	004017c9 	.word	0x004017c9
  4018e0:	00400931 	.word	0x00400931
  4018e4:	00401455 	.word	0x00401455
  4018e8:	00401489 	.word	0x00401489

004018ec <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4018ec:	b590      	push	{r4, r7, lr}
  4018ee:	b085      	sub	sp, #20
  4018f0:	af02      	add	r7, sp, #8
  4018f2:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4018f4:	200c      	movs	r0, #12
  4018f6:	4b07      	ldr	r3, [pc, #28]	; (401914 <LED_init+0x28>)
  4018f8:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4018fa:	687a      	ldr	r2, [r7, #4]
  4018fc:	2300      	movs	r3, #0
  4018fe:	9300      	str	r3, [sp, #0]
  401900:	2300      	movs	r3, #0
  401902:	f44f 7180 	mov.w	r1, #256	; 0x100
  401906:	4804      	ldr	r0, [pc, #16]	; (401918 <LED_init+0x2c>)
  401908:	4c04      	ldr	r4, [pc, #16]	; (40191c <LED_init+0x30>)
  40190a:	47a0      	blx	r4
};
  40190c:	bf00      	nop
  40190e:	370c      	adds	r7, #12
  401910:	46bd      	mov	sp, r7
  401912:	bd90      	pop	{r4, r7, pc}
  401914:	00400d0d 	.word	0x00400d0d
  401918:	400e1200 	.word	0x400e1200
  40191c:	0040071d 	.word	0x0040071d

00401920 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  401920:	b580      	push	{r7, lr}
  401922:	b086      	sub	sp, #24
  401924:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  401926:	200b      	movs	r0, #11
  401928:	4b1f      	ldr	r3, [pc, #124]	; (4019a8 <USART1_init+0x88>)
  40192a:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  40192c:	200a      	movs	r0, #10
  40192e:	4b1e      	ldr	r3, [pc, #120]	; (4019a8 <USART1_init+0x88>)
  401930:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401932:	2210      	movs	r2, #16
  401934:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401938:	481c      	ldr	r0, [pc, #112]	; (4019ac <USART1_init+0x8c>)
  40193a:	4b1d      	ldr	r3, [pc, #116]	; (4019b0 <USART1_init+0x90>)
  40193c:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  40193e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401942:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401946:	481b      	ldr	r0, [pc, #108]	; (4019b4 <USART1_init+0x94>)
  401948:	4b19      	ldr	r3, [pc, #100]	; (4019b0 <USART1_init+0x90>)
  40194a:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40194c:	4a1a      	ldr	r2, [pc, #104]	; (4019b8 <USART1_init+0x98>)
  40194e:	4b1a      	ldr	r3, [pc, #104]	; (4019b8 <USART1_init+0x98>)
  401950:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401954:	f043 0310 	orr.w	r3, r3, #16
  401958:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  40195c:	463b      	mov	r3, r7
  40195e:	2200      	movs	r2, #0
  401960:	601a      	str	r2, [r3, #0]
  401962:	605a      	str	r2, [r3, #4]
  401964:	609a      	str	r2, [r3, #8]
  401966:	60da      	str	r2, [r3, #12]
  401968:	611a      	str	r2, [r3, #16]
  40196a:	615a      	str	r2, [r3, #20]
  40196c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401970:	603b      	str	r3, [r7, #0]
  401972:	23c0      	movs	r3, #192	; 0xc0
  401974:	607b      	str	r3, [r7, #4]
  401976:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40197a:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  40197c:	200e      	movs	r0, #14
  40197e:	4b0a      	ldr	r3, [pc, #40]	; (4019a8 <USART1_init+0x88>)
  401980:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401982:	4b0e      	ldr	r3, [pc, #56]	; (4019bc <USART1_init+0x9c>)
  401984:	4798      	blx	r3
  401986:	4602      	mov	r2, r0
  401988:	463b      	mov	r3, r7
  40198a:	4619      	mov	r1, r3
  40198c:	480c      	ldr	r0, [pc, #48]	; (4019c0 <USART1_init+0xa0>)
  40198e:	4b0d      	ldr	r3, [pc, #52]	; (4019c4 <USART1_init+0xa4>)
  401990:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401992:	480b      	ldr	r0, [pc, #44]	; (4019c0 <USART1_init+0xa0>)
  401994:	4b0c      	ldr	r3, [pc, #48]	; (4019c8 <USART1_init+0xa8>)
  401996:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401998:	4809      	ldr	r0, [pc, #36]	; (4019c0 <USART1_init+0xa0>)
  40199a:	4b0c      	ldr	r3, [pc, #48]	; (4019cc <USART1_init+0xac>)
  40199c:	4798      	blx	r3
 }
  40199e:	bf00      	nop
  4019a0:	3718      	adds	r7, #24
  4019a2:	46bd      	mov	sp, r7
  4019a4:	bd80      	pop	{r7, pc}
  4019a6:	bf00      	nop
  4019a8:	00401599 	.word	0x00401599
  4019ac:	400e1000 	.word	0x400e1000
  4019b0:	0040058d 	.word	0x0040058d
  4019b4:	400e0e00 	.word	0x400e0e00
  4019b8:	40088000 	.word	0x40088000
  4019bc:	00401585 	.word	0x00401585
  4019c0:	40028000 	.word	0x40028000
  4019c4:	00400ef9 	.word	0x00400ef9
  4019c8:	00400f7d 	.word	0x00400f7d
  4019cc:	00400fb1 	.word	0x00400fb1

004019d0 <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  4019d0:	b580      	push	{r7, lr}
  4019d2:	b084      	sub	sp, #16
  4019d4:	af00      	add	r7, sp, #0
  4019d6:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
  4019d8:	2300      	movs	r3, #0
  4019da:	60fb      	str	r3, [r7, #12]
	uint32_t enviou = 0;
  4019dc:	2300      	movs	r3, #0
  4019de:	60bb      	str	r3, [r7, #8]
	while(pstring[i]!=NULL){
  4019e0:	e011      	b.n	401a06 <usart_puts+0x36>
		if(!enviou){
  4019e2:	68bb      	ldr	r3, [r7, #8]
  4019e4:	2b00      	cmp	r3, #0
  4019e6:	d10a      	bne.n	4019fe <usart_puts+0x2e>
			usart_serial_putchar(USART1,pstring[i]);
  4019e8:	687a      	ldr	r2, [r7, #4]
  4019ea:	68fb      	ldr	r3, [r7, #12]
  4019ec:	4413      	add	r3, r2
  4019ee:	781b      	ldrb	r3, [r3, #0]
  4019f0:	4619      	mov	r1, r3
  4019f2:	480a      	ldr	r0, [pc, #40]	; (401a1c <usart_puts+0x4c>)
  4019f4:	4b0a      	ldr	r3, [pc, #40]	; (401a20 <usart_puts+0x50>)
  4019f6:	4798      	blx	r3
			i++;
  4019f8:	68fb      	ldr	r3, [r7, #12]
  4019fa:	3301      	adds	r3, #1
  4019fc:	60fb      	str	r3, [r7, #12]
		}
		enviou = uart_is_tx_empty(USART1);
  4019fe:	4807      	ldr	r0, [pc, #28]	; (401a1c <usart_puts+0x4c>)
  401a00:	4b08      	ldr	r3, [pc, #32]	; (401a24 <usart_puts+0x54>)
  401a02:	4798      	blx	r3
  401a04:	60b8      	str	r0, [r7, #8]
	while(pstring[i]!=NULL){
  401a06:	687a      	ldr	r2, [r7, #4]
  401a08:	68fb      	ldr	r3, [r7, #12]
  401a0a:	4413      	add	r3, r2
  401a0c:	781b      	ldrb	r3, [r3, #0]
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d1e7      	bne.n	4019e2 <usart_puts+0x12>
	}

  return i;
  401a12:	68fb      	ldr	r3, [r7, #12]
}
  401a14:	4618      	mov	r0, r3
  401a16:	3710      	adds	r7, #16
  401a18:	46bd      	mov	sp, r7
  401a1a:	bd80      	pop	{r7, pc}
  401a1c:	40028000 	.word	0x40028000
  401a20:	004015b5 	.word	0x004015b5
  401a24:	00400d91 	.word	0x00400d91

00401a28 <main>:
}

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a2c:	b083      	sub	sp, #12
  401a2e:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  401a30:	4b29      	ldr	r3, [pc, #164]	; (401ad8 <main+0xb0>)
  401a32:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401a34:	4b29      	ldr	r3, [pc, #164]	; (401adc <main+0xb4>)
  401a36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401a3a:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401a3c:	2001      	movs	r0, #1
  401a3e:	4b28      	ldr	r3, [pc, #160]	; (401ae0 <main+0xb8>)
  401a40:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401a42:	4b28      	ldr	r3, [pc, #160]	; (401ae4 <main+0xbc>)
  401a44:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  401a46:	4b28      	ldr	r3, [pc, #160]	; (401ae8 <main+0xc0>)
  401a48:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
        
	while (1) {
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401a4a:	4a28      	ldr	r2, [pc, #160]	; (401aec <main+0xc4>)
  401a4c:	4928      	ldr	r1, [pc, #160]	; (401af0 <main+0xc8>)
  401a4e:	4829      	ldr	r0, [pc, #164]	; (401af4 <main+0xcc>)
  401a50:	4b29      	ldr	r3, [pc, #164]	; (401af8 <main+0xd0>)
  401a52:	4798      	blx	r3
    usart_puts(bufferTX);
  401a54:	4827      	ldr	r0, [pc, #156]	; (401af4 <main+0xcc>)
  401a56:	4b29      	ldr	r3, [pc, #164]	; (401afc <main+0xd4>)
  401a58:	4798      	blx	r3
	//usart_gets(bufferRX);
	//usart_puts(bufferRX);
    delay_s(1);
  401a5a:	4b29      	ldr	r3, [pc, #164]	; (401b00 <main+0xd8>)
  401a5c:	4798      	blx	r3
  401a5e:	4603      	mov	r3, r0
  401a60:	4619      	mov	r1, r3
  401a62:	f04f 0200 	mov.w	r2, #0
  401a66:	460b      	mov	r3, r1
  401a68:	4614      	mov	r4, r2
  401a6a:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  401a6e:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  401a72:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  401a76:	4653      	mov	r3, sl
  401a78:	465c      	mov	r4, fp
  401a7a:	1a5b      	subs	r3, r3, r1
  401a7c:	eb64 0402 	sbc.w	r4, r4, r2
  401a80:	ea4f 0984 	mov.w	r9, r4, lsl #2
  401a84:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  401a88:	ea4f 0883 	mov.w	r8, r3, lsl #2
  401a8c:	4643      	mov	r3, r8
  401a8e:	464c      	mov	r4, r9
  401a90:	185b      	adds	r3, r3, r1
  401a92:	eb44 0402 	adc.w	r4, r4, r2
  401a96:	00e2      	lsls	r2, r4, #3
  401a98:	607a      	str	r2, [r7, #4]
  401a9a:	687a      	ldr	r2, [r7, #4]
  401a9c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401aa0:	607a      	str	r2, [r7, #4]
  401aa2:	00db      	lsls	r3, r3, #3
  401aa4:	603b      	str	r3, [r7, #0]
  401aa6:	e9d7 3400 	ldrd	r3, r4, [r7]
  401aaa:	4619      	mov	r1, r3
  401aac:	4622      	mov	r2, r4
  401aae:	f241 732b 	movw	r3, #5931	; 0x172b
  401ab2:	f04f 0400 	mov.w	r4, #0
  401ab6:	18cd      	adds	r5, r1, r3
  401ab8:	eb42 0604 	adc.w	r6, r2, r4
  401abc:	4628      	mov	r0, r5
  401abe:	4631      	mov	r1, r6
  401ac0:	4c10      	ldr	r4, [pc, #64]	; (401b04 <main+0xdc>)
  401ac2:	f241 722c 	movw	r2, #5932	; 0x172c
  401ac6:	f04f 0300 	mov.w	r3, #0
  401aca:	47a0      	blx	r4
  401acc:	4603      	mov	r3, r0
  401ace:	460c      	mov	r4, r1
  401ad0:	4618      	mov	r0, r3
  401ad2:	4b0d      	ldr	r3, [pc, #52]	; (401b08 <main+0xe0>)
  401ad4:	4798      	blx	r3
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401ad6:	e7b8      	b.n	401a4a <main+0x22>
  401ad8:	004004ad 	.word	0x004004ad
  401adc:	400e1850 	.word	0x400e1850
  401ae0:	004018ed 	.word	0x004018ed
  401ae4:	00401881 	.word	0x00401881
  401ae8:	00401921 	.word	0x00401921
  401aec:	004063c4 	.word	0x004063c4
  401af0:	004063d0 	.word	0x004063d0
  401af4:	20400aec 	.word	0x20400aec
  401af8:	00401f09 	.word	0x00401f09
  401afc:	004019d1 	.word	0x004019d1
  401b00:	00401571 	.word	0x00401571
  401b04:	00401b0d 	.word	0x00401b0d
  401b08:	20400001 	.word	0x20400001

00401b0c <__aeabi_uldivmod>:
  401b0c:	b953      	cbnz	r3, 401b24 <__aeabi_uldivmod+0x18>
  401b0e:	b94a      	cbnz	r2, 401b24 <__aeabi_uldivmod+0x18>
  401b10:	2900      	cmp	r1, #0
  401b12:	bf08      	it	eq
  401b14:	2800      	cmpeq	r0, #0
  401b16:	bf1c      	itt	ne
  401b18:	f04f 31ff 	movne.w	r1, #4294967295
  401b1c:	f04f 30ff 	movne.w	r0, #4294967295
  401b20:	f000 b97a 	b.w	401e18 <__aeabi_idiv0>
  401b24:	f1ad 0c08 	sub.w	ip, sp, #8
  401b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401b2c:	f000 f806 	bl	401b3c <__udivmoddi4>
  401b30:	f8dd e004 	ldr.w	lr, [sp, #4]
  401b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b38:	b004      	add	sp, #16
  401b3a:	4770      	bx	lr

00401b3c <__udivmoddi4>:
  401b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401b40:	468c      	mov	ip, r1
  401b42:	460d      	mov	r5, r1
  401b44:	4604      	mov	r4, r0
  401b46:	9e08      	ldr	r6, [sp, #32]
  401b48:	2b00      	cmp	r3, #0
  401b4a:	d151      	bne.n	401bf0 <__udivmoddi4+0xb4>
  401b4c:	428a      	cmp	r2, r1
  401b4e:	4617      	mov	r7, r2
  401b50:	d96d      	bls.n	401c2e <__udivmoddi4+0xf2>
  401b52:	fab2 fe82 	clz	lr, r2
  401b56:	f1be 0f00 	cmp.w	lr, #0
  401b5a:	d00b      	beq.n	401b74 <__udivmoddi4+0x38>
  401b5c:	f1ce 0c20 	rsb	ip, lr, #32
  401b60:	fa01 f50e 	lsl.w	r5, r1, lr
  401b64:	fa20 fc0c 	lsr.w	ip, r0, ip
  401b68:	fa02 f70e 	lsl.w	r7, r2, lr
  401b6c:	ea4c 0c05 	orr.w	ip, ip, r5
  401b70:	fa00 f40e 	lsl.w	r4, r0, lr
  401b74:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401b78:	0c25      	lsrs	r5, r4, #16
  401b7a:	fbbc f8fa 	udiv	r8, ip, sl
  401b7e:	fa1f f987 	uxth.w	r9, r7
  401b82:	fb0a cc18 	mls	ip, sl, r8, ip
  401b86:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401b8a:	fb08 f309 	mul.w	r3, r8, r9
  401b8e:	42ab      	cmp	r3, r5
  401b90:	d90a      	bls.n	401ba8 <__udivmoddi4+0x6c>
  401b92:	19ed      	adds	r5, r5, r7
  401b94:	f108 32ff 	add.w	r2, r8, #4294967295
  401b98:	f080 8123 	bcs.w	401de2 <__udivmoddi4+0x2a6>
  401b9c:	42ab      	cmp	r3, r5
  401b9e:	f240 8120 	bls.w	401de2 <__udivmoddi4+0x2a6>
  401ba2:	f1a8 0802 	sub.w	r8, r8, #2
  401ba6:	443d      	add	r5, r7
  401ba8:	1aed      	subs	r5, r5, r3
  401baa:	b2a4      	uxth	r4, r4
  401bac:	fbb5 f0fa 	udiv	r0, r5, sl
  401bb0:	fb0a 5510 	mls	r5, sl, r0, r5
  401bb4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401bb8:	fb00 f909 	mul.w	r9, r0, r9
  401bbc:	45a1      	cmp	r9, r4
  401bbe:	d909      	bls.n	401bd4 <__udivmoddi4+0x98>
  401bc0:	19e4      	adds	r4, r4, r7
  401bc2:	f100 33ff 	add.w	r3, r0, #4294967295
  401bc6:	f080 810a 	bcs.w	401dde <__udivmoddi4+0x2a2>
  401bca:	45a1      	cmp	r9, r4
  401bcc:	f240 8107 	bls.w	401dde <__udivmoddi4+0x2a2>
  401bd0:	3802      	subs	r0, #2
  401bd2:	443c      	add	r4, r7
  401bd4:	eba4 0409 	sub.w	r4, r4, r9
  401bd8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401bdc:	2100      	movs	r1, #0
  401bde:	2e00      	cmp	r6, #0
  401be0:	d061      	beq.n	401ca6 <__udivmoddi4+0x16a>
  401be2:	fa24 f40e 	lsr.w	r4, r4, lr
  401be6:	2300      	movs	r3, #0
  401be8:	6034      	str	r4, [r6, #0]
  401bea:	6073      	str	r3, [r6, #4]
  401bec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401bf0:	428b      	cmp	r3, r1
  401bf2:	d907      	bls.n	401c04 <__udivmoddi4+0xc8>
  401bf4:	2e00      	cmp	r6, #0
  401bf6:	d054      	beq.n	401ca2 <__udivmoddi4+0x166>
  401bf8:	2100      	movs	r1, #0
  401bfa:	e886 0021 	stmia.w	r6, {r0, r5}
  401bfe:	4608      	mov	r0, r1
  401c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c04:	fab3 f183 	clz	r1, r3
  401c08:	2900      	cmp	r1, #0
  401c0a:	f040 808e 	bne.w	401d2a <__udivmoddi4+0x1ee>
  401c0e:	42ab      	cmp	r3, r5
  401c10:	d302      	bcc.n	401c18 <__udivmoddi4+0xdc>
  401c12:	4282      	cmp	r2, r0
  401c14:	f200 80fa 	bhi.w	401e0c <__udivmoddi4+0x2d0>
  401c18:	1a84      	subs	r4, r0, r2
  401c1a:	eb65 0503 	sbc.w	r5, r5, r3
  401c1e:	2001      	movs	r0, #1
  401c20:	46ac      	mov	ip, r5
  401c22:	2e00      	cmp	r6, #0
  401c24:	d03f      	beq.n	401ca6 <__udivmoddi4+0x16a>
  401c26:	e886 1010 	stmia.w	r6, {r4, ip}
  401c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c2e:	b912      	cbnz	r2, 401c36 <__udivmoddi4+0xfa>
  401c30:	2701      	movs	r7, #1
  401c32:	fbb7 f7f2 	udiv	r7, r7, r2
  401c36:	fab7 fe87 	clz	lr, r7
  401c3a:	f1be 0f00 	cmp.w	lr, #0
  401c3e:	d134      	bne.n	401caa <__udivmoddi4+0x16e>
  401c40:	1beb      	subs	r3, r5, r7
  401c42:	0c3a      	lsrs	r2, r7, #16
  401c44:	fa1f fc87 	uxth.w	ip, r7
  401c48:	2101      	movs	r1, #1
  401c4a:	fbb3 f8f2 	udiv	r8, r3, r2
  401c4e:	0c25      	lsrs	r5, r4, #16
  401c50:	fb02 3318 	mls	r3, r2, r8, r3
  401c54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401c58:	fb0c f308 	mul.w	r3, ip, r8
  401c5c:	42ab      	cmp	r3, r5
  401c5e:	d907      	bls.n	401c70 <__udivmoddi4+0x134>
  401c60:	19ed      	adds	r5, r5, r7
  401c62:	f108 30ff 	add.w	r0, r8, #4294967295
  401c66:	d202      	bcs.n	401c6e <__udivmoddi4+0x132>
  401c68:	42ab      	cmp	r3, r5
  401c6a:	f200 80d1 	bhi.w	401e10 <__udivmoddi4+0x2d4>
  401c6e:	4680      	mov	r8, r0
  401c70:	1aed      	subs	r5, r5, r3
  401c72:	b2a3      	uxth	r3, r4
  401c74:	fbb5 f0f2 	udiv	r0, r5, r2
  401c78:	fb02 5510 	mls	r5, r2, r0, r5
  401c7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401c80:	fb0c fc00 	mul.w	ip, ip, r0
  401c84:	45a4      	cmp	ip, r4
  401c86:	d907      	bls.n	401c98 <__udivmoddi4+0x15c>
  401c88:	19e4      	adds	r4, r4, r7
  401c8a:	f100 33ff 	add.w	r3, r0, #4294967295
  401c8e:	d202      	bcs.n	401c96 <__udivmoddi4+0x15a>
  401c90:	45a4      	cmp	ip, r4
  401c92:	f200 80b8 	bhi.w	401e06 <__udivmoddi4+0x2ca>
  401c96:	4618      	mov	r0, r3
  401c98:	eba4 040c 	sub.w	r4, r4, ip
  401c9c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401ca0:	e79d      	b.n	401bde <__udivmoddi4+0xa2>
  401ca2:	4631      	mov	r1, r6
  401ca4:	4630      	mov	r0, r6
  401ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401caa:	f1ce 0420 	rsb	r4, lr, #32
  401cae:	fa05 f30e 	lsl.w	r3, r5, lr
  401cb2:	fa07 f70e 	lsl.w	r7, r7, lr
  401cb6:	fa20 f804 	lsr.w	r8, r0, r4
  401cba:	0c3a      	lsrs	r2, r7, #16
  401cbc:	fa25 f404 	lsr.w	r4, r5, r4
  401cc0:	ea48 0803 	orr.w	r8, r8, r3
  401cc4:	fbb4 f1f2 	udiv	r1, r4, r2
  401cc8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401ccc:	fb02 4411 	mls	r4, r2, r1, r4
  401cd0:	fa1f fc87 	uxth.w	ip, r7
  401cd4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401cd8:	fb01 f30c 	mul.w	r3, r1, ip
  401cdc:	42ab      	cmp	r3, r5
  401cde:	fa00 f40e 	lsl.w	r4, r0, lr
  401ce2:	d909      	bls.n	401cf8 <__udivmoddi4+0x1bc>
  401ce4:	19ed      	adds	r5, r5, r7
  401ce6:	f101 30ff 	add.w	r0, r1, #4294967295
  401cea:	f080 808a 	bcs.w	401e02 <__udivmoddi4+0x2c6>
  401cee:	42ab      	cmp	r3, r5
  401cf0:	f240 8087 	bls.w	401e02 <__udivmoddi4+0x2c6>
  401cf4:	3902      	subs	r1, #2
  401cf6:	443d      	add	r5, r7
  401cf8:	1aeb      	subs	r3, r5, r3
  401cfa:	fa1f f588 	uxth.w	r5, r8
  401cfe:	fbb3 f0f2 	udiv	r0, r3, r2
  401d02:	fb02 3310 	mls	r3, r2, r0, r3
  401d06:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401d0a:	fb00 f30c 	mul.w	r3, r0, ip
  401d0e:	42ab      	cmp	r3, r5
  401d10:	d907      	bls.n	401d22 <__udivmoddi4+0x1e6>
  401d12:	19ed      	adds	r5, r5, r7
  401d14:	f100 38ff 	add.w	r8, r0, #4294967295
  401d18:	d26f      	bcs.n	401dfa <__udivmoddi4+0x2be>
  401d1a:	42ab      	cmp	r3, r5
  401d1c:	d96d      	bls.n	401dfa <__udivmoddi4+0x2be>
  401d1e:	3802      	subs	r0, #2
  401d20:	443d      	add	r5, r7
  401d22:	1aeb      	subs	r3, r5, r3
  401d24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401d28:	e78f      	b.n	401c4a <__udivmoddi4+0x10e>
  401d2a:	f1c1 0720 	rsb	r7, r1, #32
  401d2e:	fa22 f807 	lsr.w	r8, r2, r7
  401d32:	408b      	lsls	r3, r1
  401d34:	fa05 f401 	lsl.w	r4, r5, r1
  401d38:	ea48 0303 	orr.w	r3, r8, r3
  401d3c:	fa20 fe07 	lsr.w	lr, r0, r7
  401d40:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401d44:	40fd      	lsrs	r5, r7
  401d46:	ea4e 0e04 	orr.w	lr, lr, r4
  401d4a:	fbb5 f9fc 	udiv	r9, r5, ip
  401d4e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401d52:	fb0c 5519 	mls	r5, ip, r9, r5
  401d56:	fa1f f883 	uxth.w	r8, r3
  401d5a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401d5e:	fb09 f408 	mul.w	r4, r9, r8
  401d62:	42ac      	cmp	r4, r5
  401d64:	fa02 f201 	lsl.w	r2, r2, r1
  401d68:	fa00 fa01 	lsl.w	sl, r0, r1
  401d6c:	d908      	bls.n	401d80 <__udivmoddi4+0x244>
  401d6e:	18ed      	adds	r5, r5, r3
  401d70:	f109 30ff 	add.w	r0, r9, #4294967295
  401d74:	d243      	bcs.n	401dfe <__udivmoddi4+0x2c2>
  401d76:	42ac      	cmp	r4, r5
  401d78:	d941      	bls.n	401dfe <__udivmoddi4+0x2c2>
  401d7a:	f1a9 0902 	sub.w	r9, r9, #2
  401d7e:	441d      	add	r5, r3
  401d80:	1b2d      	subs	r5, r5, r4
  401d82:	fa1f fe8e 	uxth.w	lr, lr
  401d86:	fbb5 f0fc 	udiv	r0, r5, ip
  401d8a:	fb0c 5510 	mls	r5, ip, r0, r5
  401d8e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401d92:	fb00 f808 	mul.w	r8, r0, r8
  401d96:	45a0      	cmp	r8, r4
  401d98:	d907      	bls.n	401daa <__udivmoddi4+0x26e>
  401d9a:	18e4      	adds	r4, r4, r3
  401d9c:	f100 35ff 	add.w	r5, r0, #4294967295
  401da0:	d229      	bcs.n	401df6 <__udivmoddi4+0x2ba>
  401da2:	45a0      	cmp	r8, r4
  401da4:	d927      	bls.n	401df6 <__udivmoddi4+0x2ba>
  401da6:	3802      	subs	r0, #2
  401da8:	441c      	add	r4, r3
  401daa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401dae:	eba4 0408 	sub.w	r4, r4, r8
  401db2:	fba0 8902 	umull	r8, r9, r0, r2
  401db6:	454c      	cmp	r4, r9
  401db8:	46c6      	mov	lr, r8
  401dba:	464d      	mov	r5, r9
  401dbc:	d315      	bcc.n	401dea <__udivmoddi4+0x2ae>
  401dbe:	d012      	beq.n	401de6 <__udivmoddi4+0x2aa>
  401dc0:	b156      	cbz	r6, 401dd8 <__udivmoddi4+0x29c>
  401dc2:	ebba 030e 	subs.w	r3, sl, lr
  401dc6:	eb64 0405 	sbc.w	r4, r4, r5
  401dca:	fa04 f707 	lsl.w	r7, r4, r7
  401dce:	40cb      	lsrs	r3, r1
  401dd0:	431f      	orrs	r7, r3
  401dd2:	40cc      	lsrs	r4, r1
  401dd4:	6037      	str	r7, [r6, #0]
  401dd6:	6074      	str	r4, [r6, #4]
  401dd8:	2100      	movs	r1, #0
  401dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401dde:	4618      	mov	r0, r3
  401de0:	e6f8      	b.n	401bd4 <__udivmoddi4+0x98>
  401de2:	4690      	mov	r8, r2
  401de4:	e6e0      	b.n	401ba8 <__udivmoddi4+0x6c>
  401de6:	45c2      	cmp	sl, r8
  401de8:	d2ea      	bcs.n	401dc0 <__udivmoddi4+0x284>
  401dea:	ebb8 0e02 	subs.w	lr, r8, r2
  401dee:	eb69 0503 	sbc.w	r5, r9, r3
  401df2:	3801      	subs	r0, #1
  401df4:	e7e4      	b.n	401dc0 <__udivmoddi4+0x284>
  401df6:	4628      	mov	r0, r5
  401df8:	e7d7      	b.n	401daa <__udivmoddi4+0x26e>
  401dfa:	4640      	mov	r0, r8
  401dfc:	e791      	b.n	401d22 <__udivmoddi4+0x1e6>
  401dfe:	4681      	mov	r9, r0
  401e00:	e7be      	b.n	401d80 <__udivmoddi4+0x244>
  401e02:	4601      	mov	r1, r0
  401e04:	e778      	b.n	401cf8 <__udivmoddi4+0x1bc>
  401e06:	3802      	subs	r0, #2
  401e08:	443c      	add	r4, r7
  401e0a:	e745      	b.n	401c98 <__udivmoddi4+0x15c>
  401e0c:	4608      	mov	r0, r1
  401e0e:	e708      	b.n	401c22 <__udivmoddi4+0xe6>
  401e10:	f1a8 0802 	sub.w	r8, r8, #2
  401e14:	443d      	add	r5, r7
  401e16:	e72b      	b.n	401c70 <__udivmoddi4+0x134>

00401e18 <__aeabi_idiv0>:
  401e18:	4770      	bx	lr
  401e1a:	bf00      	nop

00401e1c <__libc_init_array>:
  401e1c:	b570      	push	{r4, r5, r6, lr}
  401e1e:	4e0f      	ldr	r6, [pc, #60]	; (401e5c <__libc_init_array+0x40>)
  401e20:	4d0f      	ldr	r5, [pc, #60]	; (401e60 <__libc_init_array+0x44>)
  401e22:	1b76      	subs	r6, r6, r5
  401e24:	10b6      	asrs	r6, r6, #2
  401e26:	bf18      	it	ne
  401e28:	2400      	movne	r4, #0
  401e2a:	d005      	beq.n	401e38 <__libc_init_array+0x1c>
  401e2c:	3401      	adds	r4, #1
  401e2e:	f855 3b04 	ldr.w	r3, [r5], #4
  401e32:	4798      	blx	r3
  401e34:	42a6      	cmp	r6, r4
  401e36:	d1f9      	bne.n	401e2c <__libc_init_array+0x10>
  401e38:	4e0a      	ldr	r6, [pc, #40]	; (401e64 <__libc_init_array+0x48>)
  401e3a:	4d0b      	ldr	r5, [pc, #44]	; (401e68 <__libc_init_array+0x4c>)
  401e3c:	1b76      	subs	r6, r6, r5
  401e3e:	f004 fc0f 	bl	406660 <_init>
  401e42:	10b6      	asrs	r6, r6, #2
  401e44:	bf18      	it	ne
  401e46:	2400      	movne	r4, #0
  401e48:	d006      	beq.n	401e58 <__libc_init_array+0x3c>
  401e4a:	3401      	adds	r4, #1
  401e4c:	f855 3b04 	ldr.w	r3, [r5], #4
  401e50:	4798      	blx	r3
  401e52:	42a6      	cmp	r6, r4
  401e54:	d1f9      	bne.n	401e4a <__libc_init_array+0x2e>
  401e56:	bd70      	pop	{r4, r5, r6, pc}
  401e58:	bd70      	pop	{r4, r5, r6, pc}
  401e5a:	bf00      	nop
  401e5c:	0040666c 	.word	0x0040666c
  401e60:	0040666c 	.word	0x0040666c
  401e64:	00406674 	.word	0x00406674
  401e68:	0040666c 	.word	0x0040666c

00401e6c <memset>:
  401e6c:	b470      	push	{r4, r5, r6}
  401e6e:	0786      	lsls	r6, r0, #30
  401e70:	d046      	beq.n	401f00 <memset+0x94>
  401e72:	1e54      	subs	r4, r2, #1
  401e74:	2a00      	cmp	r2, #0
  401e76:	d041      	beq.n	401efc <memset+0x90>
  401e78:	b2ca      	uxtb	r2, r1
  401e7a:	4603      	mov	r3, r0
  401e7c:	e002      	b.n	401e84 <memset+0x18>
  401e7e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401e82:	d33b      	bcc.n	401efc <memset+0x90>
  401e84:	f803 2b01 	strb.w	r2, [r3], #1
  401e88:	079d      	lsls	r5, r3, #30
  401e8a:	d1f8      	bne.n	401e7e <memset+0x12>
  401e8c:	2c03      	cmp	r4, #3
  401e8e:	d92e      	bls.n	401eee <memset+0x82>
  401e90:	b2cd      	uxtb	r5, r1
  401e92:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401e96:	2c0f      	cmp	r4, #15
  401e98:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401e9c:	d919      	bls.n	401ed2 <memset+0x66>
  401e9e:	f103 0210 	add.w	r2, r3, #16
  401ea2:	4626      	mov	r6, r4
  401ea4:	3e10      	subs	r6, #16
  401ea6:	2e0f      	cmp	r6, #15
  401ea8:	f842 5c10 	str.w	r5, [r2, #-16]
  401eac:	f842 5c0c 	str.w	r5, [r2, #-12]
  401eb0:	f842 5c08 	str.w	r5, [r2, #-8]
  401eb4:	f842 5c04 	str.w	r5, [r2, #-4]
  401eb8:	f102 0210 	add.w	r2, r2, #16
  401ebc:	d8f2      	bhi.n	401ea4 <memset+0x38>
  401ebe:	f1a4 0210 	sub.w	r2, r4, #16
  401ec2:	f022 020f 	bic.w	r2, r2, #15
  401ec6:	f004 040f 	and.w	r4, r4, #15
  401eca:	3210      	adds	r2, #16
  401ecc:	2c03      	cmp	r4, #3
  401ece:	4413      	add	r3, r2
  401ed0:	d90d      	bls.n	401eee <memset+0x82>
  401ed2:	461e      	mov	r6, r3
  401ed4:	4622      	mov	r2, r4
  401ed6:	3a04      	subs	r2, #4
  401ed8:	2a03      	cmp	r2, #3
  401eda:	f846 5b04 	str.w	r5, [r6], #4
  401ede:	d8fa      	bhi.n	401ed6 <memset+0x6a>
  401ee0:	1f22      	subs	r2, r4, #4
  401ee2:	f022 0203 	bic.w	r2, r2, #3
  401ee6:	3204      	adds	r2, #4
  401ee8:	4413      	add	r3, r2
  401eea:	f004 0403 	and.w	r4, r4, #3
  401eee:	b12c      	cbz	r4, 401efc <memset+0x90>
  401ef0:	b2c9      	uxtb	r1, r1
  401ef2:	441c      	add	r4, r3
  401ef4:	f803 1b01 	strb.w	r1, [r3], #1
  401ef8:	429c      	cmp	r4, r3
  401efa:	d1fb      	bne.n	401ef4 <memset+0x88>
  401efc:	bc70      	pop	{r4, r5, r6}
  401efe:	4770      	bx	lr
  401f00:	4614      	mov	r4, r2
  401f02:	4603      	mov	r3, r0
  401f04:	e7c2      	b.n	401e8c <memset+0x20>
  401f06:	bf00      	nop

00401f08 <sprintf>:
  401f08:	b40e      	push	{r1, r2, r3}
  401f0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f0c:	b09c      	sub	sp, #112	; 0x70
  401f0e:	ab21      	add	r3, sp, #132	; 0x84
  401f10:	490f      	ldr	r1, [pc, #60]	; (401f50 <sprintf+0x48>)
  401f12:	f853 2b04 	ldr.w	r2, [r3], #4
  401f16:	9301      	str	r3, [sp, #4]
  401f18:	4605      	mov	r5, r0
  401f1a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401f1e:	6808      	ldr	r0, [r1, #0]
  401f20:	9502      	str	r5, [sp, #8]
  401f22:	f44f 7702 	mov.w	r7, #520	; 0x208
  401f26:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401f2a:	a902      	add	r1, sp, #8
  401f2c:	9506      	str	r5, [sp, #24]
  401f2e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f32:	9404      	str	r4, [sp, #16]
  401f34:	9407      	str	r4, [sp, #28]
  401f36:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f3a:	f000 f80b 	bl	401f54 <_svfprintf_r>
  401f3e:	9b02      	ldr	r3, [sp, #8]
  401f40:	2200      	movs	r2, #0
  401f42:	701a      	strb	r2, [r3, #0]
  401f44:	b01c      	add	sp, #112	; 0x70
  401f46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f4a:	b003      	add	sp, #12
  401f4c:	4770      	bx	lr
  401f4e:	bf00      	nop
  401f50:	20400010 	.word	0x20400010

00401f54 <_svfprintf_r>:
  401f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f58:	b0c3      	sub	sp, #268	; 0x10c
  401f5a:	460c      	mov	r4, r1
  401f5c:	910b      	str	r1, [sp, #44]	; 0x2c
  401f5e:	4692      	mov	sl, r2
  401f60:	930f      	str	r3, [sp, #60]	; 0x3c
  401f62:	900c      	str	r0, [sp, #48]	; 0x30
  401f64:	f002 fa04 	bl	404370 <_localeconv_r>
  401f68:	6803      	ldr	r3, [r0, #0]
  401f6a:	931a      	str	r3, [sp, #104]	; 0x68
  401f6c:	4618      	mov	r0, r3
  401f6e:	f003 f8c7 	bl	405100 <strlen>
  401f72:	89a3      	ldrh	r3, [r4, #12]
  401f74:	9019      	str	r0, [sp, #100]	; 0x64
  401f76:	0619      	lsls	r1, r3, #24
  401f78:	d503      	bpl.n	401f82 <_svfprintf_r+0x2e>
  401f7a:	6923      	ldr	r3, [r4, #16]
  401f7c:	2b00      	cmp	r3, #0
  401f7e:	f001 8001 	beq.w	402f84 <_svfprintf_r+0x1030>
  401f82:	2300      	movs	r3, #0
  401f84:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401f88:	9313      	str	r3, [sp, #76]	; 0x4c
  401f8a:	9314      	str	r3, [sp, #80]	; 0x50
  401f8c:	9315      	str	r3, [sp, #84]	; 0x54
  401f8e:	9327      	str	r3, [sp, #156]	; 0x9c
  401f90:	9326      	str	r3, [sp, #152]	; 0x98
  401f92:	9318      	str	r3, [sp, #96]	; 0x60
  401f94:	931b      	str	r3, [sp, #108]	; 0x6c
  401f96:	9309      	str	r3, [sp, #36]	; 0x24
  401f98:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401f9c:	46c8      	mov	r8, r9
  401f9e:	9316      	str	r3, [sp, #88]	; 0x58
  401fa0:	9317      	str	r3, [sp, #92]	; 0x5c
  401fa2:	f89a 3000 	ldrb.w	r3, [sl]
  401fa6:	4654      	mov	r4, sl
  401fa8:	b1e3      	cbz	r3, 401fe4 <_svfprintf_r+0x90>
  401faa:	2b25      	cmp	r3, #37	; 0x25
  401fac:	d102      	bne.n	401fb4 <_svfprintf_r+0x60>
  401fae:	e019      	b.n	401fe4 <_svfprintf_r+0x90>
  401fb0:	2b25      	cmp	r3, #37	; 0x25
  401fb2:	d003      	beq.n	401fbc <_svfprintf_r+0x68>
  401fb4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401fb8:	2b00      	cmp	r3, #0
  401fba:	d1f9      	bne.n	401fb0 <_svfprintf_r+0x5c>
  401fbc:	eba4 050a 	sub.w	r5, r4, sl
  401fc0:	b185      	cbz	r5, 401fe4 <_svfprintf_r+0x90>
  401fc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401fc4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401fc6:	f8c8 a000 	str.w	sl, [r8]
  401fca:	3301      	adds	r3, #1
  401fcc:	442a      	add	r2, r5
  401fce:	2b07      	cmp	r3, #7
  401fd0:	f8c8 5004 	str.w	r5, [r8, #4]
  401fd4:	9227      	str	r2, [sp, #156]	; 0x9c
  401fd6:	9326      	str	r3, [sp, #152]	; 0x98
  401fd8:	dc7f      	bgt.n	4020da <_svfprintf_r+0x186>
  401fda:	f108 0808 	add.w	r8, r8, #8
  401fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401fe0:	442b      	add	r3, r5
  401fe2:	9309      	str	r3, [sp, #36]	; 0x24
  401fe4:	7823      	ldrb	r3, [r4, #0]
  401fe6:	2b00      	cmp	r3, #0
  401fe8:	d07f      	beq.n	4020ea <_svfprintf_r+0x196>
  401fea:	2300      	movs	r3, #0
  401fec:	461a      	mov	r2, r3
  401fee:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401ff2:	4619      	mov	r1, r3
  401ff4:	930d      	str	r3, [sp, #52]	; 0x34
  401ff6:	469b      	mov	fp, r3
  401ff8:	f04f 30ff 	mov.w	r0, #4294967295
  401ffc:	7863      	ldrb	r3, [r4, #1]
  401ffe:	900a      	str	r0, [sp, #40]	; 0x28
  402000:	f104 0a01 	add.w	sl, r4, #1
  402004:	f10a 0a01 	add.w	sl, sl, #1
  402008:	f1a3 0020 	sub.w	r0, r3, #32
  40200c:	2858      	cmp	r0, #88	; 0x58
  40200e:	f200 83c0 	bhi.w	402792 <_svfprintf_r+0x83e>
  402012:	e8df f010 	tbh	[pc, r0, lsl #1]
  402016:	0238      	.short	0x0238
  402018:	03be03be 	.word	0x03be03be
  40201c:	03be0240 	.word	0x03be0240
  402020:	03be03be 	.word	0x03be03be
  402024:	03be03be 	.word	0x03be03be
  402028:	024503be 	.word	0x024503be
  40202c:	03be0203 	.word	0x03be0203
  402030:	026b005d 	.word	0x026b005d
  402034:	028603be 	.word	0x028603be
  402038:	039c039c 	.word	0x039c039c
  40203c:	039c039c 	.word	0x039c039c
  402040:	039c039c 	.word	0x039c039c
  402044:	039c039c 	.word	0x039c039c
  402048:	03be039c 	.word	0x03be039c
  40204c:	03be03be 	.word	0x03be03be
  402050:	03be03be 	.word	0x03be03be
  402054:	03be03be 	.word	0x03be03be
  402058:	03be03be 	.word	0x03be03be
  40205c:	033703be 	.word	0x033703be
  402060:	03be0357 	.word	0x03be0357
  402064:	03be0357 	.word	0x03be0357
  402068:	03be03be 	.word	0x03be03be
  40206c:	039703be 	.word	0x039703be
  402070:	03be03be 	.word	0x03be03be
  402074:	03be03ac 	.word	0x03be03ac
  402078:	03be03be 	.word	0x03be03be
  40207c:	03be03be 	.word	0x03be03be
  402080:	03be0259 	.word	0x03be0259
  402084:	031e03be 	.word	0x031e03be
  402088:	03be03be 	.word	0x03be03be
  40208c:	03be03be 	.word	0x03be03be
  402090:	03be03be 	.word	0x03be03be
  402094:	03be03be 	.word	0x03be03be
  402098:	03be03be 	.word	0x03be03be
  40209c:	02db02c6 	.word	0x02db02c6
  4020a0:	03570357 	.word	0x03570357
  4020a4:	028b0357 	.word	0x028b0357
  4020a8:	03be02db 	.word	0x03be02db
  4020ac:	029003be 	.word	0x029003be
  4020b0:	029d03be 	.word	0x029d03be
  4020b4:	02b401cc 	.word	0x02b401cc
  4020b8:	03be0208 	.word	0x03be0208
  4020bc:	03be01e1 	.word	0x03be01e1
  4020c0:	03be007e 	.word	0x03be007e
  4020c4:	020d03be 	.word	0x020d03be
  4020c8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4020ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4020cc:	4240      	negs	r0, r0
  4020ce:	900d      	str	r0, [sp, #52]	; 0x34
  4020d0:	f04b 0b04 	orr.w	fp, fp, #4
  4020d4:	f89a 3000 	ldrb.w	r3, [sl]
  4020d8:	e794      	b.n	402004 <_svfprintf_r+0xb0>
  4020da:	aa25      	add	r2, sp, #148	; 0x94
  4020dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020de:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020e0:	f003 f87c 	bl	4051dc <__ssprint_r>
  4020e4:	b940      	cbnz	r0, 4020f8 <_svfprintf_r+0x1a4>
  4020e6:	46c8      	mov	r8, r9
  4020e8:	e779      	b.n	401fde <_svfprintf_r+0x8a>
  4020ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4020ec:	b123      	cbz	r3, 4020f8 <_svfprintf_r+0x1a4>
  4020ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020f2:	aa25      	add	r2, sp, #148	; 0x94
  4020f4:	f003 f872 	bl	4051dc <__ssprint_r>
  4020f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4020fa:	899b      	ldrh	r3, [r3, #12]
  4020fc:	f013 0f40 	tst.w	r3, #64	; 0x40
  402100:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402102:	bf18      	it	ne
  402104:	f04f 33ff 	movne.w	r3, #4294967295
  402108:	9309      	str	r3, [sp, #36]	; 0x24
  40210a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40210c:	b043      	add	sp, #268	; 0x10c
  40210e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402112:	f01b 0f20 	tst.w	fp, #32
  402116:	9311      	str	r3, [sp, #68]	; 0x44
  402118:	f040 81dd 	bne.w	4024d6 <_svfprintf_r+0x582>
  40211c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40211e:	f01b 0f10 	tst.w	fp, #16
  402122:	4613      	mov	r3, r2
  402124:	f040 856c 	bne.w	402c00 <_svfprintf_r+0xcac>
  402128:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40212c:	f000 8568 	beq.w	402c00 <_svfprintf_r+0xcac>
  402130:	8814      	ldrh	r4, [r2, #0]
  402132:	3204      	adds	r2, #4
  402134:	2500      	movs	r5, #0
  402136:	2301      	movs	r3, #1
  402138:	920f      	str	r2, [sp, #60]	; 0x3c
  40213a:	2700      	movs	r7, #0
  40213c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402140:	990a      	ldr	r1, [sp, #40]	; 0x28
  402142:	1c4a      	adds	r2, r1, #1
  402144:	f000 8265 	beq.w	402612 <_svfprintf_r+0x6be>
  402148:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40214c:	9207      	str	r2, [sp, #28]
  40214e:	ea54 0205 	orrs.w	r2, r4, r5
  402152:	f040 8264 	bne.w	40261e <_svfprintf_r+0x6ca>
  402156:	2900      	cmp	r1, #0
  402158:	f040 8439 	bne.w	4029ce <_svfprintf_r+0xa7a>
  40215c:	2b00      	cmp	r3, #0
  40215e:	f040 84d4 	bne.w	402b0a <_svfprintf_r+0xbb6>
  402162:	f01b 0301 	ands.w	r3, fp, #1
  402166:	930e      	str	r3, [sp, #56]	; 0x38
  402168:	f000 8602 	beq.w	402d70 <_svfprintf_r+0xe1c>
  40216c:	ae42      	add	r6, sp, #264	; 0x108
  40216e:	2330      	movs	r3, #48	; 0x30
  402170:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402176:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402178:	4293      	cmp	r3, r2
  40217a:	bfb8      	it	lt
  40217c:	4613      	movlt	r3, r2
  40217e:	9308      	str	r3, [sp, #32]
  402180:	2300      	movs	r3, #0
  402182:	9312      	str	r3, [sp, #72]	; 0x48
  402184:	b117      	cbz	r7, 40218c <_svfprintf_r+0x238>
  402186:	9b08      	ldr	r3, [sp, #32]
  402188:	3301      	adds	r3, #1
  40218a:	9308      	str	r3, [sp, #32]
  40218c:	9b07      	ldr	r3, [sp, #28]
  40218e:	f013 0302 	ands.w	r3, r3, #2
  402192:	9310      	str	r3, [sp, #64]	; 0x40
  402194:	d002      	beq.n	40219c <_svfprintf_r+0x248>
  402196:	9b08      	ldr	r3, [sp, #32]
  402198:	3302      	adds	r3, #2
  40219a:	9308      	str	r3, [sp, #32]
  40219c:	9b07      	ldr	r3, [sp, #28]
  40219e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4021a2:	f040 830d 	bne.w	4027c0 <_svfprintf_r+0x86c>
  4021a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021a8:	9a08      	ldr	r2, [sp, #32]
  4021aa:	eba3 0b02 	sub.w	fp, r3, r2
  4021ae:	f1bb 0f00 	cmp.w	fp, #0
  4021b2:	f340 8305 	ble.w	4027c0 <_svfprintf_r+0x86c>
  4021b6:	f1bb 0f10 	cmp.w	fp, #16
  4021ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4021be:	dd29      	ble.n	402214 <_svfprintf_r+0x2c0>
  4021c0:	4643      	mov	r3, r8
  4021c2:	4621      	mov	r1, r4
  4021c4:	46a8      	mov	r8, r5
  4021c6:	2710      	movs	r7, #16
  4021c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4021ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4021cc:	e006      	b.n	4021dc <_svfprintf_r+0x288>
  4021ce:	f1ab 0b10 	sub.w	fp, fp, #16
  4021d2:	f1bb 0f10 	cmp.w	fp, #16
  4021d6:	f103 0308 	add.w	r3, r3, #8
  4021da:	dd18      	ble.n	40220e <_svfprintf_r+0x2ba>
  4021dc:	3201      	adds	r2, #1
  4021de:	48b7      	ldr	r0, [pc, #732]	; (4024bc <_svfprintf_r+0x568>)
  4021e0:	9226      	str	r2, [sp, #152]	; 0x98
  4021e2:	3110      	adds	r1, #16
  4021e4:	2a07      	cmp	r2, #7
  4021e6:	9127      	str	r1, [sp, #156]	; 0x9c
  4021e8:	e883 0081 	stmia.w	r3, {r0, r7}
  4021ec:	ddef      	ble.n	4021ce <_svfprintf_r+0x27a>
  4021ee:	aa25      	add	r2, sp, #148	; 0x94
  4021f0:	4629      	mov	r1, r5
  4021f2:	4620      	mov	r0, r4
  4021f4:	f002 fff2 	bl	4051dc <__ssprint_r>
  4021f8:	2800      	cmp	r0, #0
  4021fa:	f47f af7d 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4021fe:	f1ab 0b10 	sub.w	fp, fp, #16
  402202:	f1bb 0f10 	cmp.w	fp, #16
  402206:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402208:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40220a:	464b      	mov	r3, r9
  40220c:	dce6      	bgt.n	4021dc <_svfprintf_r+0x288>
  40220e:	4645      	mov	r5, r8
  402210:	460c      	mov	r4, r1
  402212:	4698      	mov	r8, r3
  402214:	3201      	adds	r2, #1
  402216:	4ba9      	ldr	r3, [pc, #676]	; (4024bc <_svfprintf_r+0x568>)
  402218:	9226      	str	r2, [sp, #152]	; 0x98
  40221a:	445c      	add	r4, fp
  40221c:	2a07      	cmp	r2, #7
  40221e:	9427      	str	r4, [sp, #156]	; 0x9c
  402220:	e888 0808 	stmia.w	r8, {r3, fp}
  402224:	f300 8495 	bgt.w	402b52 <_svfprintf_r+0xbfe>
  402228:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40222c:	f108 0808 	add.w	r8, r8, #8
  402230:	b177      	cbz	r7, 402250 <_svfprintf_r+0x2fc>
  402232:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402234:	3301      	adds	r3, #1
  402236:	3401      	adds	r4, #1
  402238:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40223c:	2201      	movs	r2, #1
  40223e:	2b07      	cmp	r3, #7
  402240:	9427      	str	r4, [sp, #156]	; 0x9c
  402242:	9326      	str	r3, [sp, #152]	; 0x98
  402244:	e888 0006 	stmia.w	r8, {r1, r2}
  402248:	f300 83d8 	bgt.w	4029fc <_svfprintf_r+0xaa8>
  40224c:	f108 0808 	add.w	r8, r8, #8
  402250:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402252:	b16b      	cbz	r3, 402270 <_svfprintf_r+0x31c>
  402254:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402256:	3301      	adds	r3, #1
  402258:	3402      	adds	r4, #2
  40225a:	a91e      	add	r1, sp, #120	; 0x78
  40225c:	2202      	movs	r2, #2
  40225e:	2b07      	cmp	r3, #7
  402260:	9427      	str	r4, [sp, #156]	; 0x9c
  402262:	9326      	str	r3, [sp, #152]	; 0x98
  402264:	e888 0006 	stmia.w	r8, {r1, r2}
  402268:	f300 83d3 	bgt.w	402a12 <_svfprintf_r+0xabe>
  40226c:	f108 0808 	add.w	r8, r8, #8
  402270:	2d80      	cmp	r5, #128	; 0x80
  402272:	f000 8313 	beq.w	40289c <_svfprintf_r+0x948>
  402276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402278:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40227a:	1a9f      	subs	r7, r3, r2
  40227c:	2f00      	cmp	r7, #0
  40227e:	dd36      	ble.n	4022ee <_svfprintf_r+0x39a>
  402280:	2f10      	cmp	r7, #16
  402282:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402284:	4d8e      	ldr	r5, [pc, #568]	; (4024c0 <_svfprintf_r+0x56c>)
  402286:	dd27      	ble.n	4022d8 <_svfprintf_r+0x384>
  402288:	4642      	mov	r2, r8
  40228a:	4621      	mov	r1, r4
  40228c:	46b0      	mov	r8, r6
  40228e:	f04f 0b10 	mov.w	fp, #16
  402292:	462e      	mov	r6, r5
  402294:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402296:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402298:	e004      	b.n	4022a4 <_svfprintf_r+0x350>
  40229a:	3f10      	subs	r7, #16
  40229c:	2f10      	cmp	r7, #16
  40229e:	f102 0208 	add.w	r2, r2, #8
  4022a2:	dd15      	ble.n	4022d0 <_svfprintf_r+0x37c>
  4022a4:	3301      	adds	r3, #1
  4022a6:	3110      	adds	r1, #16
  4022a8:	2b07      	cmp	r3, #7
  4022aa:	9127      	str	r1, [sp, #156]	; 0x9c
  4022ac:	9326      	str	r3, [sp, #152]	; 0x98
  4022ae:	e882 0840 	stmia.w	r2, {r6, fp}
  4022b2:	ddf2      	ble.n	40229a <_svfprintf_r+0x346>
  4022b4:	aa25      	add	r2, sp, #148	; 0x94
  4022b6:	4629      	mov	r1, r5
  4022b8:	4620      	mov	r0, r4
  4022ba:	f002 ff8f 	bl	4051dc <__ssprint_r>
  4022be:	2800      	cmp	r0, #0
  4022c0:	f47f af1a 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4022c4:	3f10      	subs	r7, #16
  4022c6:	2f10      	cmp	r7, #16
  4022c8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4022ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022cc:	464a      	mov	r2, r9
  4022ce:	dce9      	bgt.n	4022a4 <_svfprintf_r+0x350>
  4022d0:	4635      	mov	r5, r6
  4022d2:	460c      	mov	r4, r1
  4022d4:	4646      	mov	r6, r8
  4022d6:	4690      	mov	r8, r2
  4022d8:	3301      	adds	r3, #1
  4022da:	443c      	add	r4, r7
  4022dc:	2b07      	cmp	r3, #7
  4022de:	9427      	str	r4, [sp, #156]	; 0x9c
  4022e0:	9326      	str	r3, [sp, #152]	; 0x98
  4022e2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4022e6:	f300 837e 	bgt.w	4029e6 <_svfprintf_r+0xa92>
  4022ea:	f108 0808 	add.w	r8, r8, #8
  4022ee:	9b07      	ldr	r3, [sp, #28]
  4022f0:	05df      	lsls	r7, r3, #23
  4022f2:	f100 8267 	bmi.w	4027c4 <_svfprintf_r+0x870>
  4022f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022f8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4022fa:	f8c8 6000 	str.w	r6, [r8]
  4022fe:	3301      	adds	r3, #1
  402300:	440c      	add	r4, r1
  402302:	2b07      	cmp	r3, #7
  402304:	9427      	str	r4, [sp, #156]	; 0x9c
  402306:	f8c8 1004 	str.w	r1, [r8, #4]
  40230a:	9326      	str	r3, [sp, #152]	; 0x98
  40230c:	f300 834a 	bgt.w	4029a4 <_svfprintf_r+0xa50>
  402310:	f108 0808 	add.w	r8, r8, #8
  402314:	9b07      	ldr	r3, [sp, #28]
  402316:	075b      	lsls	r3, r3, #29
  402318:	d53a      	bpl.n	402390 <_svfprintf_r+0x43c>
  40231a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40231c:	9a08      	ldr	r2, [sp, #32]
  40231e:	1a9d      	subs	r5, r3, r2
  402320:	2d00      	cmp	r5, #0
  402322:	dd35      	ble.n	402390 <_svfprintf_r+0x43c>
  402324:	2d10      	cmp	r5, #16
  402326:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402328:	dd20      	ble.n	40236c <_svfprintf_r+0x418>
  40232a:	2610      	movs	r6, #16
  40232c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40232e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402332:	e004      	b.n	40233e <_svfprintf_r+0x3ea>
  402334:	3d10      	subs	r5, #16
  402336:	2d10      	cmp	r5, #16
  402338:	f108 0808 	add.w	r8, r8, #8
  40233c:	dd16      	ble.n	40236c <_svfprintf_r+0x418>
  40233e:	3301      	adds	r3, #1
  402340:	4a5e      	ldr	r2, [pc, #376]	; (4024bc <_svfprintf_r+0x568>)
  402342:	9326      	str	r3, [sp, #152]	; 0x98
  402344:	3410      	adds	r4, #16
  402346:	2b07      	cmp	r3, #7
  402348:	9427      	str	r4, [sp, #156]	; 0x9c
  40234a:	e888 0044 	stmia.w	r8, {r2, r6}
  40234e:	ddf1      	ble.n	402334 <_svfprintf_r+0x3e0>
  402350:	aa25      	add	r2, sp, #148	; 0x94
  402352:	4659      	mov	r1, fp
  402354:	4638      	mov	r0, r7
  402356:	f002 ff41 	bl	4051dc <__ssprint_r>
  40235a:	2800      	cmp	r0, #0
  40235c:	f47f aecc 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402360:	3d10      	subs	r5, #16
  402362:	2d10      	cmp	r5, #16
  402364:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402366:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402368:	46c8      	mov	r8, r9
  40236a:	dce8      	bgt.n	40233e <_svfprintf_r+0x3ea>
  40236c:	3301      	adds	r3, #1
  40236e:	4a53      	ldr	r2, [pc, #332]	; (4024bc <_svfprintf_r+0x568>)
  402370:	9326      	str	r3, [sp, #152]	; 0x98
  402372:	442c      	add	r4, r5
  402374:	2b07      	cmp	r3, #7
  402376:	9427      	str	r4, [sp, #156]	; 0x9c
  402378:	e888 0024 	stmia.w	r8, {r2, r5}
  40237c:	dd08      	ble.n	402390 <_svfprintf_r+0x43c>
  40237e:	aa25      	add	r2, sp, #148	; 0x94
  402380:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402382:	980c      	ldr	r0, [sp, #48]	; 0x30
  402384:	f002 ff2a 	bl	4051dc <__ssprint_r>
  402388:	2800      	cmp	r0, #0
  40238a:	f47f aeb5 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40238e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402390:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402392:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402394:	9908      	ldr	r1, [sp, #32]
  402396:	428a      	cmp	r2, r1
  402398:	bfac      	ite	ge
  40239a:	189b      	addge	r3, r3, r2
  40239c:	185b      	addlt	r3, r3, r1
  40239e:	9309      	str	r3, [sp, #36]	; 0x24
  4023a0:	2c00      	cmp	r4, #0
  4023a2:	f040 830a 	bne.w	4029ba <_svfprintf_r+0xa66>
  4023a6:	2300      	movs	r3, #0
  4023a8:	9326      	str	r3, [sp, #152]	; 0x98
  4023aa:	46c8      	mov	r8, r9
  4023ac:	e5f9      	b.n	401fa2 <_svfprintf_r+0x4e>
  4023ae:	9311      	str	r3, [sp, #68]	; 0x44
  4023b0:	f01b 0320 	ands.w	r3, fp, #32
  4023b4:	f040 81e2 	bne.w	40277c <_svfprintf_r+0x828>
  4023b8:	f01b 0210 	ands.w	r2, fp, #16
  4023bc:	f040 842c 	bne.w	402c18 <_svfprintf_r+0xcc4>
  4023c0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4023c4:	f000 8428 	beq.w	402c18 <_svfprintf_r+0xcc4>
  4023c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4023ca:	4613      	mov	r3, r2
  4023cc:	460a      	mov	r2, r1
  4023ce:	3204      	adds	r2, #4
  4023d0:	880c      	ldrh	r4, [r1, #0]
  4023d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4023d4:	2500      	movs	r5, #0
  4023d6:	e6b0      	b.n	40213a <_svfprintf_r+0x1e6>
  4023d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023da:	9311      	str	r3, [sp, #68]	; 0x44
  4023dc:	6816      	ldr	r6, [r2, #0]
  4023de:	2400      	movs	r4, #0
  4023e0:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4023e4:	1d15      	adds	r5, r2, #4
  4023e6:	2e00      	cmp	r6, #0
  4023e8:	f000 86a5 	beq.w	403136 <_svfprintf_r+0x11e2>
  4023ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4023ee:	1c53      	adds	r3, r2, #1
  4023f0:	f000 8607 	beq.w	403002 <_svfprintf_r+0x10ae>
  4023f4:	4621      	mov	r1, r4
  4023f6:	4630      	mov	r0, r6
  4023f8:	f002 fa7a 	bl	4048f0 <memchr>
  4023fc:	2800      	cmp	r0, #0
  4023fe:	f000 86df 	beq.w	4031c0 <_svfprintf_r+0x126c>
  402402:	1b83      	subs	r3, r0, r6
  402404:	930e      	str	r3, [sp, #56]	; 0x38
  402406:	940a      	str	r4, [sp, #40]	; 0x28
  402408:	950f      	str	r5, [sp, #60]	; 0x3c
  40240a:	f8cd b01c 	str.w	fp, [sp, #28]
  40240e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402412:	9308      	str	r3, [sp, #32]
  402414:	9412      	str	r4, [sp, #72]	; 0x48
  402416:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40241a:	e6b3      	b.n	402184 <_svfprintf_r+0x230>
  40241c:	f89a 3000 	ldrb.w	r3, [sl]
  402420:	2201      	movs	r2, #1
  402422:	212b      	movs	r1, #43	; 0x2b
  402424:	e5ee      	b.n	402004 <_svfprintf_r+0xb0>
  402426:	f04b 0b20 	orr.w	fp, fp, #32
  40242a:	f89a 3000 	ldrb.w	r3, [sl]
  40242e:	e5e9      	b.n	402004 <_svfprintf_r+0xb0>
  402430:	9311      	str	r3, [sp, #68]	; 0x44
  402432:	2a00      	cmp	r2, #0
  402434:	f040 878d 	bne.w	403352 <_svfprintf_r+0x13fe>
  402438:	4b22      	ldr	r3, [pc, #136]	; (4024c4 <_svfprintf_r+0x570>)
  40243a:	9318      	str	r3, [sp, #96]	; 0x60
  40243c:	f01b 0f20 	tst.w	fp, #32
  402440:	f040 8111 	bne.w	402666 <_svfprintf_r+0x712>
  402444:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402446:	f01b 0f10 	tst.w	fp, #16
  40244a:	4613      	mov	r3, r2
  40244c:	f040 83df 	bne.w	402c0e <_svfprintf_r+0xcba>
  402450:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402454:	f000 83db 	beq.w	402c0e <_svfprintf_r+0xcba>
  402458:	3304      	adds	r3, #4
  40245a:	8814      	ldrh	r4, [r2, #0]
  40245c:	930f      	str	r3, [sp, #60]	; 0x3c
  40245e:	2500      	movs	r5, #0
  402460:	f01b 0f01 	tst.w	fp, #1
  402464:	f000 810c 	beq.w	402680 <_svfprintf_r+0x72c>
  402468:	ea54 0305 	orrs.w	r3, r4, r5
  40246c:	f000 8108 	beq.w	402680 <_svfprintf_r+0x72c>
  402470:	2330      	movs	r3, #48	; 0x30
  402472:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402476:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40247a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40247e:	f04b 0b02 	orr.w	fp, fp, #2
  402482:	2302      	movs	r3, #2
  402484:	e659      	b.n	40213a <_svfprintf_r+0x1e6>
  402486:	f89a 3000 	ldrb.w	r3, [sl]
  40248a:	2900      	cmp	r1, #0
  40248c:	f47f adba 	bne.w	402004 <_svfprintf_r+0xb0>
  402490:	2201      	movs	r2, #1
  402492:	2120      	movs	r1, #32
  402494:	e5b6      	b.n	402004 <_svfprintf_r+0xb0>
  402496:	f04b 0b01 	orr.w	fp, fp, #1
  40249a:	f89a 3000 	ldrb.w	r3, [sl]
  40249e:	e5b1      	b.n	402004 <_svfprintf_r+0xb0>
  4024a0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4024a2:	6823      	ldr	r3, [r4, #0]
  4024a4:	930d      	str	r3, [sp, #52]	; 0x34
  4024a6:	4618      	mov	r0, r3
  4024a8:	2800      	cmp	r0, #0
  4024aa:	4623      	mov	r3, r4
  4024ac:	f103 0304 	add.w	r3, r3, #4
  4024b0:	f6ff ae0a 	blt.w	4020c8 <_svfprintf_r+0x174>
  4024b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4024b6:	f89a 3000 	ldrb.w	r3, [sl]
  4024ba:	e5a3      	b.n	402004 <_svfprintf_r+0xb0>
  4024bc:	00406420 	.word	0x00406420
  4024c0:	00406430 	.word	0x00406430
  4024c4:	00406400 	.word	0x00406400
  4024c8:	f04b 0b10 	orr.w	fp, fp, #16
  4024cc:	f01b 0f20 	tst.w	fp, #32
  4024d0:	9311      	str	r3, [sp, #68]	; 0x44
  4024d2:	f43f ae23 	beq.w	40211c <_svfprintf_r+0x1c8>
  4024d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4024d8:	3507      	adds	r5, #7
  4024da:	f025 0307 	bic.w	r3, r5, #7
  4024de:	f103 0208 	add.w	r2, r3, #8
  4024e2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4024e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4024e8:	2301      	movs	r3, #1
  4024ea:	e626      	b.n	40213a <_svfprintf_r+0x1e6>
  4024ec:	f89a 3000 	ldrb.w	r3, [sl]
  4024f0:	2b2a      	cmp	r3, #42	; 0x2a
  4024f2:	f10a 0401 	add.w	r4, sl, #1
  4024f6:	f000 871f 	beq.w	403338 <_svfprintf_r+0x13e4>
  4024fa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4024fe:	2809      	cmp	r0, #9
  402500:	46a2      	mov	sl, r4
  402502:	f200 86ab 	bhi.w	40325c <_svfprintf_r+0x1308>
  402506:	2300      	movs	r3, #0
  402508:	461c      	mov	r4, r3
  40250a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40250e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402512:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402516:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40251a:	2809      	cmp	r0, #9
  40251c:	d9f5      	bls.n	40250a <_svfprintf_r+0x5b6>
  40251e:	940a      	str	r4, [sp, #40]	; 0x28
  402520:	e572      	b.n	402008 <_svfprintf_r+0xb4>
  402522:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402526:	f89a 3000 	ldrb.w	r3, [sl]
  40252a:	e56b      	b.n	402004 <_svfprintf_r+0xb0>
  40252c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402530:	f89a 3000 	ldrb.w	r3, [sl]
  402534:	e566      	b.n	402004 <_svfprintf_r+0xb0>
  402536:	f89a 3000 	ldrb.w	r3, [sl]
  40253a:	2b6c      	cmp	r3, #108	; 0x6c
  40253c:	bf03      	ittte	eq
  40253e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402542:	f04b 0b20 	orreq.w	fp, fp, #32
  402546:	f10a 0a01 	addeq.w	sl, sl, #1
  40254a:	f04b 0b10 	orrne.w	fp, fp, #16
  40254e:	e559      	b.n	402004 <_svfprintf_r+0xb0>
  402550:	2a00      	cmp	r2, #0
  402552:	f040 8709 	bne.w	403368 <_svfprintf_r+0x1414>
  402556:	f01b 0f20 	tst.w	fp, #32
  40255a:	f040 84f7 	bne.w	402f4c <_svfprintf_r+0xff8>
  40255e:	f01b 0f10 	tst.w	fp, #16
  402562:	f040 84aa 	bne.w	402eba <_svfprintf_r+0xf66>
  402566:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40256a:	f000 84a6 	beq.w	402eba <_svfprintf_r+0xf66>
  40256e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402570:	6813      	ldr	r3, [r2, #0]
  402572:	3204      	adds	r2, #4
  402574:	920f      	str	r2, [sp, #60]	; 0x3c
  402576:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40257a:	801a      	strh	r2, [r3, #0]
  40257c:	e511      	b.n	401fa2 <_svfprintf_r+0x4e>
  40257e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402580:	4bb2      	ldr	r3, [pc, #712]	; (40284c <_svfprintf_r+0x8f8>)
  402582:	680c      	ldr	r4, [r1, #0]
  402584:	9318      	str	r3, [sp, #96]	; 0x60
  402586:	2230      	movs	r2, #48	; 0x30
  402588:	2378      	movs	r3, #120	; 0x78
  40258a:	3104      	adds	r1, #4
  40258c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402590:	9311      	str	r3, [sp, #68]	; 0x44
  402592:	f04b 0b02 	orr.w	fp, fp, #2
  402596:	910f      	str	r1, [sp, #60]	; 0x3c
  402598:	2500      	movs	r5, #0
  40259a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40259e:	2302      	movs	r3, #2
  4025a0:	e5cb      	b.n	40213a <_svfprintf_r+0x1e6>
  4025a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025a4:	9311      	str	r3, [sp, #68]	; 0x44
  4025a6:	680a      	ldr	r2, [r1, #0]
  4025a8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4025ac:	2300      	movs	r3, #0
  4025ae:	460a      	mov	r2, r1
  4025b0:	461f      	mov	r7, r3
  4025b2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025b6:	3204      	adds	r2, #4
  4025b8:	2301      	movs	r3, #1
  4025ba:	9308      	str	r3, [sp, #32]
  4025bc:	f8cd b01c 	str.w	fp, [sp, #28]
  4025c0:	970a      	str	r7, [sp, #40]	; 0x28
  4025c2:	9712      	str	r7, [sp, #72]	; 0x48
  4025c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4025c6:	930e      	str	r3, [sp, #56]	; 0x38
  4025c8:	ae28      	add	r6, sp, #160	; 0xa0
  4025ca:	e5df      	b.n	40218c <_svfprintf_r+0x238>
  4025cc:	9311      	str	r3, [sp, #68]	; 0x44
  4025ce:	2a00      	cmp	r2, #0
  4025d0:	f040 86e2 	bne.w	403398 <_svfprintf_r+0x1444>
  4025d4:	f01b 0f20 	tst.w	fp, #32
  4025d8:	d15d      	bne.n	402696 <_svfprintf_r+0x742>
  4025da:	f01b 0f10 	tst.w	fp, #16
  4025de:	f040 8306 	bne.w	402bee <_svfprintf_r+0xc9a>
  4025e2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025e6:	f000 8302 	beq.w	402bee <_svfprintf_r+0xc9a>
  4025ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4025ec:	f9b1 4000 	ldrsh.w	r4, [r1]
  4025f0:	3104      	adds	r1, #4
  4025f2:	17e5      	asrs	r5, r4, #31
  4025f4:	4622      	mov	r2, r4
  4025f6:	462b      	mov	r3, r5
  4025f8:	910f      	str	r1, [sp, #60]	; 0x3c
  4025fa:	2a00      	cmp	r2, #0
  4025fc:	f173 0300 	sbcs.w	r3, r3, #0
  402600:	db58      	blt.n	4026b4 <_svfprintf_r+0x760>
  402602:	990a      	ldr	r1, [sp, #40]	; 0x28
  402604:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402608:	1c4a      	adds	r2, r1, #1
  40260a:	f04f 0301 	mov.w	r3, #1
  40260e:	f47f ad9b 	bne.w	402148 <_svfprintf_r+0x1f4>
  402612:	ea54 0205 	orrs.w	r2, r4, r5
  402616:	f000 81dc 	beq.w	4029d2 <_svfprintf_r+0xa7e>
  40261a:	f8cd b01c 	str.w	fp, [sp, #28]
  40261e:	2b01      	cmp	r3, #1
  402620:	f000 8278 	beq.w	402b14 <_svfprintf_r+0xbc0>
  402624:	2b02      	cmp	r3, #2
  402626:	f040 8203 	bne.w	402a30 <_svfprintf_r+0xadc>
  40262a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40262c:	464e      	mov	r6, r9
  40262e:	0923      	lsrs	r3, r4, #4
  402630:	f004 010f 	and.w	r1, r4, #15
  402634:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402638:	092a      	lsrs	r2, r5, #4
  40263a:	461c      	mov	r4, r3
  40263c:	4615      	mov	r5, r2
  40263e:	5c43      	ldrb	r3, [r0, r1]
  402640:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402644:	ea54 0305 	orrs.w	r3, r4, r5
  402648:	d1f1      	bne.n	40262e <_svfprintf_r+0x6da>
  40264a:	eba9 0306 	sub.w	r3, r9, r6
  40264e:	930e      	str	r3, [sp, #56]	; 0x38
  402650:	e590      	b.n	402174 <_svfprintf_r+0x220>
  402652:	9311      	str	r3, [sp, #68]	; 0x44
  402654:	2a00      	cmp	r2, #0
  402656:	f040 869b 	bne.w	403390 <_svfprintf_r+0x143c>
  40265a:	4b7d      	ldr	r3, [pc, #500]	; (402850 <_svfprintf_r+0x8fc>)
  40265c:	9318      	str	r3, [sp, #96]	; 0x60
  40265e:	f01b 0f20 	tst.w	fp, #32
  402662:	f43f aeef 	beq.w	402444 <_svfprintf_r+0x4f0>
  402666:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402668:	3507      	adds	r5, #7
  40266a:	f025 0307 	bic.w	r3, r5, #7
  40266e:	f103 0208 	add.w	r2, r3, #8
  402672:	f01b 0f01 	tst.w	fp, #1
  402676:	920f      	str	r2, [sp, #60]	; 0x3c
  402678:	e9d3 4500 	ldrd	r4, r5, [r3]
  40267c:	f47f aef4 	bne.w	402468 <_svfprintf_r+0x514>
  402680:	2302      	movs	r3, #2
  402682:	e55a      	b.n	40213a <_svfprintf_r+0x1e6>
  402684:	9311      	str	r3, [sp, #68]	; 0x44
  402686:	2a00      	cmp	r2, #0
  402688:	f040 867e 	bne.w	403388 <_svfprintf_r+0x1434>
  40268c:	f04b 0b10 	orr.w	fp, fp, #16
  402690:	f01b 0f20 	tst.w	fp, #32
  402694:	d0a1      	beq.n	4025da <_svfprintf_r+0x686>
  402696:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402698:	3507      	adds	r5, #7
  40269a:	f025 0507 	bic.w	r5, r5, #7
  40269e:	e9d5 2300 	ldrd	r2, r3, [r5]
  4026a2:	2a00      	cmp	r2, #0
  4026a4:	f105 0108 	add.w	r1, r5, #8
  4026a8:	461d      	mov	r5, r3
  4026aa:	f173 0300 	sbcs.w	r3, r3, #0
  4026ae:	910f      	str	r1, [sp, #60]	; 0x3c
  4026b0:	4614      	mov	r4, r2
  4026b2:	daa6      	bge.n	402602 <_svfprintf_r+0x6ae>
  4026b4:	272d      	movs	r7, #45	; 0x2d
  4026b6:	4264      	negs	r4, r4
  4026b8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4026bc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4026c0:	2301      	movs	r3, #1
  4026c2:	e53d      	b.n	402140 <_svfprintf_r+0x1ec>
  4026c4:	9311      	str	r3, [sp, #68]	; 0x44
  4026c6:	2a00      	cmp	r2, #0
  4026c8:	f040 865a 	bne.w	403380 <_svfprintf_r+0x142c>
  4026cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4026ce:	3507      	adds	r5, #7
  4026d0:	f025 0307 	bic.w	r3, r5, #7
  4026d4:	f103 0208 	add.w	r2, r3, #8
  4026d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4026da:	681a      	ldr	r2, [r3, #0]
  4026dc:	9214      	str	r2, [sp, #80]	; 0x50
  4026de:	685b      	ldr	r3, [r3, #4]
  4026e0:	9315      	str	r3, [sp, #84]	; 0x54
  4026e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4026e4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4026e6:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4026ea:	4628      	mov	r0, r5
  4026ec:	4621      	mov	r1, r4
  4026ee:	f04f 32ff 	mov.w	r2, #4294967295
  4026f2:	4b58      	ldr	r3, [pc, #352]	; (402854 <_svfprintf_r+0x900>)
  4026f4:	f003 fe28 	bl	406348 <__aeabi_dcmpun>
  4026f8:	2800      	cmp	r0, #0
  4026fa:	f040 8348 	bne.w	402d8e <_svfprintf_r+0xe3a>
  4026fe:	4628      	mov	r0, r5
  402700:	4621      	mov	r1, r4
  402702:	f04f 32ff 	mov.w	r2, #4294967295
  402706:	4b53      	ldr	r3, [pc, #332]	; (402854 <_svfprintf_r+0x900>)
  402708:	f003 fe00 	bl	40630c <__aeabi_dcmple>
  40270c:	2800      	cmp	r0, #0
  40270e:	f040 833e 	bne.w	402d8e <_svfprintf_r+0xe3a>
  402712:	a814      	add	r0, sp, #80	; 0x50
  402714:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402716:	f003 fdef 	bl	4062f8 <__aeabi_dcmplt>
  40271a:	2800      	cmp	r0, #0
  40271c:	f040 852f 	bne.w	40317e <_svfprintf_r+0x122a>
  402720:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402724:	4e4c      	ldr	r6, [pc, #304]	; (402858 <_svfprintf_r+0x904>)
  402726:	4b4d      	ldr	r3, [pc, #308]	; (40285c <_svfprintf_r+0x908>)
  402728:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40272c:	9007      	str	r0, [sp, #28]
  40272e:	9811      	ldr	r0, [sp, #68]	; 0x44
  402730:	2203      	movs	r2, #3
  402732:	2100      	movs	r1, #0
  402734:	9208      	str	r2, [sp, #32]
  402736:	910a      	str	r1, [sp, #40]	; 0x28
  402738:	2847      	cmp	r0, #71	; 0x47
  40273a:	bfd8      	it	le
  40273c:	461e      	movle	r6, r3
  40273e:	920e      	str	r2, [sp, #56]	; 0x38
  402740:	9112      	str	r1, [sp, #72]	; 0x48
  402742:	e51f      	b.n	402184 <_svfprintf_r+0x230>
  402744:	f04b 0b08 	orr.w	fp, fp, #8
  402748:	f89a 3000 	ldrb.w	r3, [sl]
  40274c:	e45a      	b.n	402004 <_svfprintf_r+0xb0>
  40274e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402752:	2300      	movs	r3, #0
  402754:	461c      	mov	r4, r3
  402756:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40275a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40275e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402762:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402766:	2809      	cmp	r0, #9
  402768:	d9f5      	bls.n	402756 <_svfprintf_r+0x802>
  40276a:	940d      	str	r4, [sp, #52]	; 0x34
  40276c:	e44c      	b.n	402008 <_svfprintf_r+0xb4>
  40276e:	f04b 0b10 	orr.w	fp, fp, #16
  402772:	9311      	str	r3, [sp, #68]	; 0x44
  402774:	f01b 0320 	ands.w	r3, fp, #32
  402778:	f43f ae1e 	beq.w	4023b8 <_svfprintf_r+0x464>
  40277c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40277e:	3507      	adds	r5, #7
  402780:	f025 0307 	bic.w	r3, r5, #7
  402784:	f103 0208 	add.w	r2, r3, #8
  402788:	e9d3 4500 	ldrd	r4, r5, [r3]
  40278c:	920f      	str	r2, [sp, #60]	; 0x3c
  40278e:	2300      	movs	r3, #0
  402790:	e4d3      	b.n	40213a <_svfprintf_r+0x1e6>
  402792:	9311      	str	r3, [sp, #68]	; 0x44
  402794:	2a00      	cmp	r2, #0
  402796:	f040 85e0 	bne.w	40335a <_svfprintf_r+0x1406>
  40279a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40279c:	2a00      	cmp	r2, #0
  40279e:	f43f aca4 	beq.w	4020ea <_svfprintf_r+0x196>
  4027a2:	2300      	movs	r3, #0
  4027a4:	2101      	movs	r1, #1
  4027a6:	461f      	mov	r7, r3
  4027a8:	9108      	str	r1, [sp, #32]
  4027aa:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4027ae:	f8cd b01c 	str.w	fp, [sp, #28]
  4027b2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4027b6:	930a      	str	r3, [sp, #40]	; 0x28
  4027b8:	9312      	str	r3, [sp, #72]	; 0x48
  4027ba:	910e      	str	r1, [sp, #56]	; 0x38
  4027bc:	ae28      	add	r6, sp, #160	; 0xa0
  4027be:	e4e5      	b.n	40218c <_svfprintf_r+0x238>
  4027c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027c2:	e535      	b.n	402230 <_svfprintf_r+0x2dc>
  4027c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4027c6:	2b65      	cmp	r3, #101	; 0x65
  4027c8:	f340 80a6 	ble.w	402918 <_svfprintf_r+0x9c4>
  4027cc:	a814      	add	r0, sp, #80	; 0x50
  4027ce:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4027d0:	f003 fd88 	bl	4062e4 <__aeabi_dcmpeq>
  4027d4:	2800      	cmp	r0, #0
  4027d6:	f000 814f 	beq.w	402a78 <_svfprintf_r+0xb24>
  4027da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027dc:	4a20      	ldr	r2, [pc, #128]	; (402860 <_svfprintf_r+0x90c>)
  4027de:	f8c8 2000 	str.w	r2, [r8]
  4027e2:	3301      	adds	r3, #1
  4027e4:	3401      	adds	r4, #1
  4027e6:	2201      	movs	r2, #1
  4027e8:	2b07      	cmp	r3, #7
  4027ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4027ec:	9326      	str	r3, [sp, #152]	; 0x98
  4027ee:	f8c8 2004 	str.w	r2, [r8, #4]
  4027f2:	f300 836a 	bgt.w	402eca <_svfprintf_r+0xf76>
  4027f6:	f108 0808 	add.w	r8, r8, #8
  4027fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4027fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4027fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402800:	4293      	cmp	r3, r2
  402802:	db03      	blt.n	40280c <_svfprintf_r+0x8b8>
  402804:	9b07      	ldr	r3, [sp, #28]
  402806:	07dd      	lsls	r5, r3, #31
  402808:	f57f ad84 	bpl.w	402314 <_svfprintf_r+0x3c0>
  40280c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40280e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402810:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402812:	f8c8 2000 	str.w	r2, [r8]
  402816:	3301      	adds	r3, #1
  402818:	440c      	add	r4, r1
  40281a:	2b07      	cmp	r3, #7
  40281c:	f8c8 1004 	str.w	r1, [r8, #4]
  402820:	9427      	str	r4, [sp, #156]	; 0x9c
  402822:	9326      	str	r3, [sp, #152]	; 0x98
  402824:	f300 839e 	bgt.w	402f64 <_svfprintf_r+0x1010>
  402828:	f108 0808 	add.w	r8, r8, #8
  40282c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40282e:	1e5e      	subs	r6, r3, #1
  402830:	2e00      	cmp	r6, #0
  402832:	f77f ad6f 	ble.w	402314 <_svfprintf_r+0x3c0>
  402836:	2e10      	cmp	r6, #16
  402838:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40283a:	4d0a      	ldr	r5, [pc, #40]	; (402864 <_svfprintf_r+0x910>)
  40283c:	f340 81f5 	ble.w	402c2a <_svfprintf_r+0xcd6>
  402840:	4622      	mov	r2, r4
  402842:	2710      	movs	r7, #16
  402844:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402848:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40284a:	e013      	b.n	402874 <_svfprintf_r+0x920>
  40284c:	00406400 	.word	0x00406400
  402850:	004063ec 	.word	0x004063ec
  402854:	7fefffff 	.word	0x7fefffff
  402858:	004063e0 	.word	0x004063e0
  40285c:	004063dc 	.word	0x004063dc
  402860:	0040641c 	.word	0x0040641c
  402864:	00406430 	.word	0x00406430
  402868:	f108 0808 	add.w	r8, r8, #8
  40286c:	3e10      	subs	r6, #16
  40286e:	2e10      	cmp	r6, #16
  402870:	f340 81da 	ble.w	402c28 <_svfprintf_r+0xcd4>
  402874:	3301      	adds	r3, #1
  402876:	3210      	adds	r2, #16
  402878:	2b07      	cmp	r3, #7
  40287a:	9227      	str	r2, [sp, #156]	; 0x9c
  40287c:	9326      	str	r3, [sp, #152]	; 0x98
  40287e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402882:	ddf1      	ble.n	402868 <_svfprintf_r+0x914>
  402884:	aa25      	add	r2, sp, #148	; 0x94
  402886:	4621      	mov	r1, r4
  402888:	4658      	mov	r0, fp
  40288a:	f002 fca7 	bl	4051dc <__ssprint_r>
  40288e:	2800      	cmp	r0, #0
  402890:	f47f ac32 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402894:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402896:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402898:	46c8      	mov	r8, r9
  40289a:	e7e7      	b.n	40286c <_svfprintf_r+0x918>
  40289c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40289e:	9a08      	ldr	r2, [sp, #32]
  4028a0:	1a9f      	subs	r7, r3, r2
  4028a2:	2f00      	cmp	r7, #0
  4028a4:	f77f ace7 	ble.w	402276 <_svfprintf_r+0x322>
  4028a8:	2f10      	cmp	r7, #16
  4028aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028ac:	4db6      	ldr	r5, [pc, #728]	; (402b88 <_svfprintf_r+0xc34>)
  4028ae:	dd27      	ble.n	402900 <_svfprintf_r+0x9ac>
  4028b0:	4642      	mov	r2, r8
  4028b2:	4621      	mov	r1, r4
  4028b4:	46b0      	mov	r8, r6
  4028b6:	f04f 0b10 	mov.w	fp, #16
  4028ba:	462e      	mov	r6, r5
  4028bc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4028be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4028c0:	e004      	b.n	4028cc <_svfprintf_r+0x978>
  4028c2:	3f10      	subs	r7, #16
  4028c4:	2f10      	cmp	r7, #16
  4028c6:	f102 0208 	add.w	r2, r2, #8
  4028ca:	dd15      	ble.n	4028f8 <_svfprintf_r+0x9a4>
  4028cc:	3301      	adds	r3, #1
  4028ce:	3110      	adds	r1, #16
  4028d0:	2b07      	cmp	r3, #7
  4028d2:	9127      	str	r1, [sp, #156]	; 0x9c
  4028d4:	9326      	str	r3, [sp, #152]	; 0x98
  4028d6:	e882 0840 	stmia.w	r2, {r6, fp}
  4028da:	ddf2      	ble.n	4028c2 <_svfprintf_r+0x96e>
  4028dc:	aa25      	add	r2, sp, #148	; 0x94
  4028de:	4629      	mov	r1, r5
  4028e0:	4620      	mov	r0, r4
  4028e2:	f002 fc7b 	bl	4051dc <__ssprint_r>
  4028e6:	2800      	cmp	r0, #0
  4028e8:	f47f ac06 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4028ec:	3f10      	subs	r7, #16
  4028ee:	2f10      	cmp	r7, #16
  4028f0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028f4:	464a      	mov	r2, r9
  4028f6:	dce9      	bgt.n	4028cc <_svfprintf_r+0x978>
  4028f8:	4635      	mov	r5, r6
  4028fa:	460c      	mov	r4, r1
  4028fc:	4646      	mov	r6, r8
  4028fe:	4690      	mov	r8, r2
  402900:	3301      	adds	r3, #1
  402902:	443c      	add	r4, r7
  402904:	2b07      	cmp	r3, #7
  402906:	9427      	str	r4, [sp, #156]	; 0x9c
  402908:	9326      	str	r3, [sp, #152]	; 0x98
  40290a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40290e:	f300 8232 	bgt.w	402d76 <_svfprintf_r+0xe22>
  402912:	f108 0808 	add.w	r8, r8, #8
  402916:	e4ae      	b.n	402276 <_svfprintf_r+0x322>
  402918:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40291a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40291c:	2b01      	cmp	r3, #1
  40291e:	f340 81fe 	ble.w	402d1e <_svfprintf_r+0xdca>
  402922:	3701      	adds	r7, #1
  402924:	3401      	adds	r4, #1
  402926:	2301      	movs	r3, #1
  402928:	2f07      	cmp	r7, #7
  40292a:	9427      	str	r4, [sp, #156]	; 0x9c
  40292c:	9726      	str	r7, [sp, #152]	; 0x98
  40292e:	f8c8 6000 	str.w	r6, [r8]
  402932:	f8c8 3004 	str.w	r3, [r8, #4]
  402936:	f300 8203 	bgt.w	402d40 <_svfprintf_r+0xdec>
  40293a:	f108 0808 	add.w	r8, r8, #8
  40293e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402940:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402942:	f8c8 3000 	str.w	r3, [r8]
  402946:	3701      	adds	r7, #1
  402948:	4414      	add	r4, r2
  40294a:	2f07      	cmp	r7, #7
  40294c:	9427      	str	r4, [sp, #156]	; 0x9c
  40294e:	9726      	str	r7, [sp, #152]	; 0x98
  402950:	f8c8 2004 	str.w	r2, [r8, #4]
  402954:	f300 8200 	bgt.w	402d58 <_svfprintf_r+0xe04>
  402958:	f108 0808 	add.w	r8, r8, #8
  40295c:	a814      	add	r0, sp, #80	; 0x50
  40295e:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402960:	f003 fcc0 	bl	4062e4 <__aeabi_dcmpeq>
  402964:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402966:	2800      	cmp	r0, #0
  402968:	f040 8101 	bne.w	402b6e <_svfprintf_r+0xc1a>
  40296c:	3b01      	subs	r3, #1
  40296e:	3701      	adds	r7, #1
  402970:	3601      	adds	r6, #1
  402972:	441c      	add	r4, r3
  402974:	2f07      	cmp	r7, #7
  402976:	9726      	str	r7, [sp, #152]	; 0x98
  402978:	9427      	str	r4, [sp, #156]	; 0x9c
  40297a:	f8c8 6000 	str.w	r6, [r8]
  40297e:	f8c8 3004 	str.w	r3, [r8, #4]
  402982:	f300 8128 	bgt.w	402bd6 <_svfprintf_r+0xc82>
  402986:	f108 0808 	add.w	r8, r8, #8
  40298a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40298c:	f8c8 2004 	str.w	r2, [r8, #4]
  402990:	3701      	adds	r7, #1
  402992:	4414      	add	r4, r2
  402994:	ab21      	add	r3, sp, #132	; 0x84
  402996:	2f07      	cmp	r7, #7
  402998:	9427      	str	r4, [sp, #156]	; 0x9c
  40299a:	9726      	str	r7, [sp, #152]	; 0x98
  40299c:	f8c8 3000 	str.w	r3, [r8]
  4029a0:	f77f acb6 	ble.w	402310 <_svfprintf_r+0x3bc>
  4029a4:	aa25      	add	r2, sp, #148	; 0x94
  4029a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029aa:	f002 fc17 	bl	4051dc <__ssprint_r>
  4029ae:	2800      	cmp	r0, #0
  4029b0:	f47f aba2 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4029b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029b6:	46c8      	mov	r8, r9
  4029b8:	e4ac      	b.n	402314 <_svfprintf_r+0x3c0>
  4029ba:	aa25      	add	r2, sp, #148	; 0x94
  4029bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029c0:	f002 fc0c 	bl	4051dc <__ssprint_r>
  4029c4:	2800      	cmp	r0, #0
  4029c6:	f43f acee 	beq.w	4023a6 <_svfprintf_r+0x452>
  4029ca:	f7ff bb95 	b.w	4020f8 <_svfprintf_r+0x1a4>
  4029ce:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4029d2:	2b01      	cmp	r3, #1
  4029d4:	f000 8135 	beq.w	402c42 <_svfprintf_r+0xcee>
  4029d8:	2b02      	cmp	r3, #2
  4029da:	d125      	bne.n	402a28 <_svfprintf_r+0xad4>
  4029dc:	f8cd b01c 	str.w	fp, [sp, #28]
  4029e0:	2400      	movs	r4, #0
  4029e2:	2500      	movs	r5, #0
  4029e4:	e621      	b.n	40262a <_svfprintf_r+0x6d6>
  4029e6:	aa25      	add	r2, sp, #148	; 0x94
  4029e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029ec:	f002 fbf6 	bl	4051dc <__ssprint_r>
  4029f0:	2800      	cmp	r0, #0
  4029f2:	f47f ab81 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4029f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4029f8:	46c8      	mov	r8, r9
  4029fa:	e478      	b.n	4022ee <_svfprintf_r+0x39a>
  4029fc:	aa25      	add	r2, sp, #148	; 0x94
  4029fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a00:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a02:	f002 fbeb 	bl	4051dc <__ssprint_r>
  402a06:	2800      	cmp	r0, #0
  402a08:	f47f ab76 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402a0c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a0e:	46c8      	mov	r8, r9
  402a10:	e41e      	b.n	402250 <_svfprintf_r+0x2fc>
  402a12:	aa25      	add	r2, sp, #148	; 0x94
  402a14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a16:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a18:	f002 fbe0 	bl	4051dc <__ssprint_r>
  402a1c:	2800      	cmp	r0, #0
  402a1e:	f47f ab6b 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402a22:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a24:	46c8      	mov	r8, r9
  402a26:	e423      	b.n	402270 <_svfprintf_r+0x31c>
  402a28:	f8cd b01c 	str.w	fp, [sp, #28]
  402a2c:	2400      	movs	r4, #0
  402a2e:	2500      	movs	r5, #0
  402a30:	4649      	mov	r1, r9
  402a32:	e000      	b.n	402a36 <_svfprintf_r+0xae2>
  402a34:	4631      	mov	r1, r6
  402a36:	08e2      	lsrs	r2, r4, #3
  402a38:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402a3c:	08e8      	lsrs	r0, r5, #3
  402a3e:	f004 0307 	and.w	r3, r4, #7
  402a42:	4605      	mov	r5, r0
  402a44:	4614      	mov	r4, r2
  402a46:	3330      	adds	r3, #48	; 0x30
  402a48:	ea54 0205 	orrs.w	r2, r4, r5
  402a4c:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a50:	f101 36ff 	add.w	r6, r1, #4294967295
  402a54:	d1ee      	bne.n	402a34 <_svfprintf_r+0xae0>
  402a56:	9a07      	ldr	r2, [sp, #28]
  402a58:	07d2      	lsls	r2, r2, #31
  402a5a:	f57f adf6 	bpl.w	40264a <_svfprintf_r+0x6f6>
  402a5e:	2b30      	cmp	r3, #48	; 0x30
  402a60:	f43f adf3 	beq.w	40264a <_svfprintf_r+0x6f6>
  402a64:	3902      	subs	r1, #2
  402a66:	2330      	movs	r3, #48	; 0x30
  402a68:	f806 3c01 	strb.w	r3, [r6, #-1]
  402a6c:	eba9 0301 	sub.w	r3, r9, r1
  402a70:	930e      	str	r3, [sp, #56]	; 0x38
  402a72:	460e      	mov	r6, r1
  402a74:	f7ff bb7e 	b.w	402174 <_svfprintf_r+0x220>
  402a78:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402a7a:	2900      	cmp	r1, #0
  402a7c:	f340 822f 	ble.w	402ede <_svfprintf_r+0xf8a>
  402a80:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a82:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a84:	4293      	cmp	r3, r2
  402a86:	bfa8      	it	ge
  402a88:	4613      	movge	r3, r2
  402a8a:	2b00      	cmp	r3, #0
  402a8c:	461f      	mov	r7, r3
  402a8e:	dd0d      	ble.n	402aac <_svfprintf_r+0xb58>
  402a90:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a92:	f8c8 6000 	str.w	r6, [r8]
  402a96:	3301      	adds	r3, #1
  402a98:	443c      	add	r4, r7
  402a9a:	2b07      	cmp	r3, #7
  402a9c:	9427      	str	r4, [sp, #156]	; 0x9c
  402a9e:	f8c8 7004 	str.w	r7, [r8, #4]
  402aa2:	9326      	str	r3, [sp, #152]	; 0x98
  402aa4:	f300 8320 	bgt.w	4030e8 <_svfprintf_r+0x1194>
  402aa8:	f108 0808 	add.w	r8, r8, #8
  402aac:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402aae:	2f00      	cmp	r7, #0
  402ab0:	bfa8      	it	ge
  402ab2:	1bdb      	subge	r3, r3, r7
  402ab4:	2b00      	cmp	r3, #0
  402ab6:	461f      	mov	r7, r3
  402ab8:	f340 80d7 	ble.w	402c6a <_svfprintf_r+0xd16>
  402abc:	2f10      	cmp	r7, #16
  402abe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac0:	4d31      	ldr	r5, [pc, #196]	; (402b88 <_svfprintf_r+0xc34>)
  402ac2:	f340 81ee 	ble.w	402ea2 <_svfprintf_r+0xf4e>
  402ac6:	4642      	mov	r2, r8
  402ac8:	4621      	mov	r1, r4
  402aca:	46b0      	mov	r8, r6
  402acc:	f04f 0b10 	mov.w	fp, #16
  402ad0:	462e      	mov	r6, r5
  402ad2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402ad4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402ad6:	e004      	b.n	402ae2 <_svfprintf_r+0xb8e>
  402ad8:	3208      	adds	r2, #8
  402ada:	3f10      	subs	r7, #16
  402adc:	2f10      	cmp	r7, #16
  402ade:	f340 81dc 	ble.w	402e9a <_svfprintf_r+0xf46>
  402ae2:	3301      	adds	r3, #1
  402ae4:	3110      	adds	r1, #16
  402ae6:	2b07      	cmp	r3, #7
  402ae8:	9127      	str	r1, [sp, #156]	; 0x9c
  402aea:	9326      	str	r3, [sp, #152]	; 0x98
  402aec:	e882 0840 	stmia.w	r2, {r6, fp}
  402af0:	ddf2      	ble.n	402ad8 <_svfprintf_r+0xb84>
  402af2:	aa25      	add	r2, sp, #148	; 0x94
  402af4:	4629      	mov	r1, r5
  402af6:	4620      	mov	r0, r4
  402af8:	f002 fb70 	bl	4051dc <__ssprint_r>
  402afc:	2800      	cmp	r0, #0
  402afe:	f47f aafb 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402b02:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402b04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b06:	464a      	mov	r2, r9
  402b08:	e7e7      	b.n	402ada <_svfprintf_r+0xb86>
  402b0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b0c:	930e      	str	r3, [sp, #56]	; 0x38
  402b0e:	464e      	mov	r6, r9
  402b10:	f7ff bb30 	b.w	402174 <_svfprintf_r+0x220>
  402b14:	2d00      	cmp	r5, #0
  402b16:	bf08      	it	eq
  402b18:	2c0a      	cmpeq	r4, #10
  402b1a:	f0c0 8090 	bcc.w	402c3e <_svfprintf_r+0xcea>
  402b1e:	464e      	mov	r6, r9
  402b20:	4620      	mov	r0, r4
  402b22:	4629      	mov	r1, r5
  402b24:	220a      	movs	r2, #10
  402b26:	2300      	movs	r3, #0
  402b28:	f7fe fff0 	bl	401b0c <__aeabi_uldivmod>
  402b2c:	3230      	adds	r2, #48	; 0x30
  402b2e:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402b32:	4620      	mov	r0, r4
  402b34:	4629      	mov	r1, r5
  402b36:	2300      	movs	r3, #0
  402b38:	220a      	movs	r2, #10
  402b3a:	f7fe ffe7 	bl	401b0c <__aeabi_uldivmod>
  402b3e:	4604      	mov	r4, r0
  402b40:	460d      	mov	r5, r1
  402b42:	ea54 0305 	orrs.w	r3, r4, r5
  402b46:	d1eb      	bne.n	402b20 <_svfprintf_r+0xbcc>
  402b48:	eba9 0306 	sub.w	r3, r9, r6
  402b4c:	930e      	str	r3, [sp, #56]	; 0x38
  402b4e:	f7ff bb11 	b.w	402174 <_svfprintf_r+0x220>
  402b52:	aa25      	add	r2, sp, #148	; 0x94
  402b54:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b56:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b58:	f002 fb40 	bl	4051dc <__ssprint_r>
  402b5c:	2800      	cmp	r0, #0
  402b5e:	f47f aacb 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402b62:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b66:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b68:	46c8      	mov	r8, r9
  402b6a:	f7ff bb61 	b.w	402230 <_svfprintf_r+0x2dc>
  402b6e:	1e5e      	subs	r6, r3, #1
  402b70:	2e00      	cmp	r6, #0
  402b72:	f77f af0a 	ble.w	40298a <_svfprintf_r+0xa36>
  402b76:	2e10      	cmp	r6, #16
  402b78:	4d03      	ldr	r5, [pc, #12]	; (402b88 <_svfprintf_r+0xc34>)
  402b7a:	dd23      	ble.n	402bc4 <_svfprintf_r+0xc70>
  402b7c:	4622      	mov	r2, r4
  402b7e:	f04f 0b10 	mov.w	fp, #16
  402b82:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b84:	e007      	b.n	402b96 <_svfprintf_r+0xc42>
  402b86:	bf00      	nop
  402b88:	00406430 	.word	0x00406430
  402b8c:	3e10      	subs	r6, #16
  402b8e:	2e10      	cmp	r6, #16
  402b90:	f108 0808 	add.w	r8, r8, #8
  402b94:	dd15      	ble.n	402bc2 <_svfprintf_r+0xc6e>
  402b96:	3701      	adds	r7, #1
  402b98:	3210      	adds	r2, #16
  402b9a:	2f07      	cmp	r7, #7
  402b9c:	9227      	str	r2, [sp, #156]	; 0x9c
  402b9e:	9726      	str	r7, [sp, #152]	; 0x98
  402ba0:	e888 0820 	stmia.w	r8, {r5, fp}
  402ba4:	ddf2      	ble.n	402b8c <_svfprintf_r+0xc38>
  402ba6:	aa25      	add	r2, sp, #148	; 0x94
  402ba8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402baa:	4620      	mov	r0, r4
  402bac:	f002 fb16 	bl	4051dc <__ssprint_r>
  402bb0:	2800      	cmp	r0, #0
  402bb2:	f47f aaa1 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402bb6:	3e10      	subs	r6, #16
  402bb8:	2e10      	cmp	r6, #16
  402bba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bbc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bbe:	46c8      	mov	r8, r9
  402bc0:	dce9      	bgt.n	402b96 <_svfprintf_r+0xc42>
  402bc2:	4614      	mov	r4, r2
  402bc4:	3701      	adds	r7, #1
  402bc6:	4434      	add	r4, r6
  402bc8:	2f07      	cmp	r7, #7
  402bca:	9427      	str	r4, [sp, #156]	; 0x9c
  402bcc:	9726      	str	r7, [sp, #152]	; 0x98
  402bce:	e888 0060 	stmia.w	r8, {r5, r6}
  402bd2:	f77f aed8 	ble.w	402986 <_svfprintf_r+0xa32>
  402bd6:	aa25      	add	r2, sp, #148	; 0x94
  402bd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bda:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bdc:	f002 fafe 	bl	4051dc <__ssprint_r>
  402be0:	2800      	cmp	r0, #0
  402be2:	f47f aa89 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402be6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402be8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402bea:	46c8      	mov	r8, r9
  402bec:	e6cd      	b.n	40298a <_svfprintf_r+0xa36>
  402bee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bf0:	6814      	ldr	r4, [r2, #0]
  402bf2:	4613      	mov	r3, r2
  402bf4:	3304      	adds	r3, #4
  402bf6:	17e5      	asrs	r5, r4, #31
  402bf8:	930f      	str	r3, [sp, #60]	; 0x3c
  402bfa:	4622      	mov	r2, r4
  402bfc:	462b      	mov	r3, r5
  402bfe:	e4fc      	b.n	4025fa <_svfprintf_r+0x6a6>
  402c00:	3204      	adds	r2, #4
  402c02:	681c      	ldr	r4, [r3, #0]
  402c04:	920f      	str	r2, [sp, #60]	; 0x3c
  402c06:	2301      	movs	r3, #1
  402c08:	2500      	movs	r5, #0
  402c0a:	f7ff ba96 	b.w	40213a <_svfprintf_r+0x1e6>
  402c0e:	681c      	ldr	r4, [r3, #0]
  402c10:	3304      	adds	r3, #4
  402c12:	930f      	str	r3, [sp, #60]	; 0x3c
  402c14:	2500      	movs	r5, #0
  402c16:	e423      	b.n	402460 <_svfprintf_r+0x50c>
  402c18:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402c1a:	460a      	mov	r2, r1
  402c1c:	3204      	adds	r2, #4
  402c1e:	680c      	ldr	r4, [r1, #0]
  402c20:	920f      	str	r2, [sp, #60]	; 0x3c
  402c22:	2500      	movs	r5, #0
  402c24:	f7ff ba89 	b.w	40213a <_svfprintf_r+0x1e6>
  402c28:	4614      	mov	r4, r2
  402c2a:	3301      	adds	r3, #1
  402c2c:	4434      	add	r4, r6
  402c2e:	2b07      	cmp	r3, #7
  402c30:	9427      	str	r4, [sp, #156]	; 0x9c
  402c32:	9326      	str	r3, [sp, #152]	; 0x98
  402c34:	e888 0060 	stmia.w	r8, {r5, r6}
  402c38:	f77f ab6a 	ble.w	402310 <_svfprintf_r+0x3bc>
  402c3c:	e6b2      	b.n	4029a4 <_svfprintf_r+0xa50>
  402c3e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402c42:	f8cd b01c 	str.w	fp, [sp, #28]
  402c46:	ae42      	add	r6, sp, #264	; 0x108
  402c48:	3430      	adds	r4, #48	; 0x30
  402c4a:	2301      	movs	r3, #1
  402c4c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402c50:	930e      	str	r3, [sp, #56]	; 0x38
  402c52:	f7ff ba8f 	b.w	402174 <_svfprintf_r+0x220>
  402c56:	aa25      	add	r2, sp, #148	; 0x94
  402c58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c5c:	f002 fabe 	bl	4051dc <__ssprint_r>
  402c60:	2800      	cmp	r0, #0
  402c62:	f47f aa49 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402c66:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c68:	46c8      	mov	r8, r9
  402c6a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c6e:	429a      	cmp	r2, r3
  402c70:	db44      	blt.n	402cfc <_svfprintf_r+0xda8>
  402c72:	9b07      	ldr	r3, [sp, #28]
  402c74:	07d9      	lsls	r1, r3, #31
  402c76:	d441      	bmi.n	402cfc <_svfprintf_r+0xda8>
  402c78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c7a:	9812      	ldr	r0, [sp, #72]	; 0x48
  402c7c:	1a9a      	subs	r2, r3, r2
  402c7e:	1a1d      	subs	r5, r3, r0
  402c80:	4295      	cmp	r5, r2
  402c82:	bfa8      	it	ge
  402c84:	4615      	movge	r5, r2
  402c86:	2d00      	cmp	r5, #0
  402c88:	dd0e      	ble.n	402ca8 <_svfprintf_r+0xd54>
  402c8a:	9926      	ldr	r1, [sp, #152]	; 0x98
  402c8c:	f8c8 5004 	str.w	r5, [r8, #4]
  402c90:	3101      	adds	r1, #1
  402c92:	4406      	add	r6, r0
  402c94:	442c      	add	r4, r5
  402c96:	2907      	cmp	r1, #7
  402c98:	f8c8 6000 	str.w	r6, [r8]
  402c9c:	9427      	str	r4, [sp, #156]	; 0x9c
  402c9e:	9126      	str	r1, [sp, #152]	; 0x98
  402ca0:	f300 823b 	bgt.w	40311a <_svfprintf_r+0x11c6>
  402ca4:	f108 0808 	add.w	r8, r8, #8
  402ca8:	2d00      	cmp	r5, #0
  402caa:	bfac      	ite	ge
  402cac:	1b56      	subge	r6, r2, r5
  402cae:	4616      	movlt	r6, r2
  402cb0:	2e00      	cmp	r6, #0
  402cb2:	f77f ab2f 	ble.w	402314 <_svfprintf_r+0x3c0>
  402cb6:	2e10      	cmp	r6, #16
  402cb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cba:	4db0      	ldr	r5, [pc, #704]	; (402f7c <_svfprintf_r+0x1028>)
  402cbc:	ddb5      	ble.n	402c2a <_svfprintf_r+0xcd6>
  402cbe:	4622      	mov	r2, r4
  402cc0:	2710      	movs	r7, #16
  402cc2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402cc6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402cc8:	e004      	b.n	402cd4 <_svfprintf_r+0xd80>
  402cca:	f108 0808 	add.w	r8, r8, #8
  402cce:	3e10      	subs	r6, #16
  402cd0:	2e10      	cmp	r6, #16
  402cd2:	dda9      	ble.n	402c28 <_svfprintf_r+0xcd4>
  402cd4:	3301      	adds	r3, #1
  402cd6:	3210      	adds	r2, #16
  402cd8:	2b07      	cmp	r3, #7
  402cda:	9227      	str	r2, [sp, #156]	; 0x9c
  402cdc:	9326      	str	r3, [sp, #152]	; 0x98
  402cde:	e888 00a0 	stmia.w	r8, {r5, r7}
  402ce2:	ddf2      	ble.n	402cca <_svfprintf_r+0xd76>
  402ce4:	aa25      	add	r2, sp, #148	; 0x94
  402ce6:	4621      	mov	r1, r4
  402ce8:	4658      	mov	r0, fp
  402cea:	f002 fa77 	bl	4051dc <__ssprint_r>
  402cee:	2800      	cmp	r0, #0
  402cf0:	f47f aa02 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402cf4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402cf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cf8:	46c8      	mov	r8, r9
  402cfa:	e7e8      	b.n	402cce <_svfprintf_r+0xd7a>
  402cfc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cfe:	9819      	ldr	r0, [sp, #100]	; 0x64
  402d00:	991a      	ldr	r1, [sp, #104]	; 0x68
  402d02:	f8c8 1000 	str.w	r1, [r8]
  402d06:	3301      	adds	r3, #1
  402d08:	4404      	add	r4, r0
  402d0a:	2b07      	cmp	r3, #7
  402d0c:	9427      	str	r4, [sp, #156]	; 0x9c
  402d0e:	f8c8 0004 	str.w	r0, [r8, #4]
  402d12:	9326      	str	r3, [sp, #152]	; 0x98
  402d14:	f300 81f5 	bgt.w	403102 <_svfprintf_r+0x11ae>
  402d18:	f108 0808 	add.w	r8, r8, #8
  402d1c:	e7ac      	b.n	402c78 <_svfprintf_r+0xd24>
  402d1e:	9b07      	ldr	r3, [sp, #28]
  402d20:	07da      	lsls	r2, r3, #31
  402d22:	f53f adfe 	bmi.w	402922 <_svfprintf_r+0x9ce>
  402d26:	3701      	adds	r7, #1
  402d28:	3401      	adds	r4, #1
  402d2a:	2301      	movs	r3, #1
  402d2c:	2f07      	cmp	r7, #7
  402d2e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d30:	9726      	str	r7, [sp, #152]	; 0x98
  402d32:	f8c8 6000 	str.w	r6, [r8]
  402d36:	f8c8 3004 	str.w	r3, [r8, #4]
  402d3a:	f77f ae24 	ble.w	402986 <_svfprintf_r+0xa32>
  402d3e:	e74a      	b.n	402bd6 <_svfprintf_r+0xc82>
  402d40:	aa25      	add	r2, sp, #148	; 0x94
  402d42:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d44:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d46:	f002 fa49 	bl	4051dc <__ssprint_r>
  402d4a:	2800      	cmp	r0, #0
  402d4c:	f47f a9d4 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402d50:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d52:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d54:	46c8      	mov	r8, r9
  402d56:	e5f2      	b.n	40293e <_svfprintf_r+0x9ea>
  402d58:	aa25      	add	r2, sp, #148	; 0x94
  402d5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d5e:	f002 fa3d 	bl	4051dc <__ssprint_r>
  402d62:	2800      	cmp	r0, #0
  402d64:	f47f a9c8 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402d68:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d6a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d6c:	46c8      	mov	r8, r9
  402d6e:	e5f5      	b.n	40295c <_svfprintf_r+0xa08>
  402d70:	464e      	mov	r6, r9
  402d72:	f7ff b9ff 	b.w	402174 <_svfprintf_r+0x220>
  402d76:	aa25      	add	r2, sp, #148	; 0x94
  402d78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d7c:	f002 fa2e 	bl	4051dc <__ssprint_r>
  402d80:	2800      	cmp	r0, #0
  402d82:	f47f a9b9 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402d86:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d88:	46c8      	mov	r8, r9
  402d8a:	f7ff ba74 	b.w	402276 <_svfprintf_r+0x322>
  402d8e:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402d90:	4622      	mov	r2, r4
  402d92:	4620      	mov	r0, r4
  402d94:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402d96:	4623      	mov	r3, r4
  402d98:	4621      	mov	r1, r4
  402d9a:	f003 fad5 	bl	406348 <__aeabi_dcmpun>
  402d9e:	2800      	cmp	r0, #0
  402da0:	f040 8286 	bne.w	4032b0 <_svfprintf_r+0x135c>
  402da4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402da6:	3301      	adds	r3, #1
  402da8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402daa:	f023 0320 	bic.w	r3, r3, #32
  402dae:	930e      	str	r3, [sp, #56]	; 0x38
  402db0:	f000 81e2 	beq.w	403178 <_svfprintf_r+0x1224>
  402db4:	2b47      	cmp	r3, #71	; 0x47
  402db6:	f000 811e 	beq.w	402ff6 <_svfprintf_r+0x10a2>
  402dba:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402dbe:	9307      	str	r3, [sp, #28]
  402dc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402dc2:	1e1f      	subs	r7, r3, #0
  402dc4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402dc6:	9308      	str	r3, [sp, #32]
  402dc8:	bfbb      	ittet	lt
  402dca:	463b      	movlt	r3, r7
  402dcc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402dd0:	2300      	movge	r3, #0
  402dd2:	232d      	movlt	r3, #45	; 0x2d
  402dd4:	9310      	str	r3, [sp, #64]	; 0x40
  402dd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dd8:	2b66      	cmp	r3, #102	; 0x66
  402dda:	f000 81bb 	beq.w	403154 <_svfprintf_r+0x1200>
  402dde:	2b46      	cmp	r3, #70	; 0x46
  402de0:	f000 80df 	beq.w	402fa2 <_svfprintf_r+0x104e>
  402de4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402de6:	9a08      	ldr	r2, [sp, #32]
  402de8:	2b45      	cmp	r3, #69	; 0x45
  402dea:	bf0c      	ite	eq
  402dec:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402dee:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402df0:	a823      	add	r0, sp, #140	; 0x8c
  402df2:	a920      	add	r1, sp, #128	; 0x80
  402df4:	bf08      	it	eq
  402df6:	1c5d      	addeq	r5, r3, #1
  402df8:	9004      	str	r0, [sp, #16]
  402dfa:	9103      	str	r1, [sp, #12]
  402dfc:	a81f      	add	r0, sp, #124	; 0x7c
  402dfe:	2102      	movs	r1, #2
  402e00:	463b      	mov	r3, r7
  402e02:	9002      	str	r0, [sp, #8]
  402e04:	9501      	str	r5, [sp, #4]
  402e06:	9100      	str	r1, [sp, #0]
  402e08:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e0a:	f000 fb6d 	bl	4034e8 <_dtoa_r>
  402e0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e10:	2b67      	cmp	r3, #103	; 0x67
  402e12:	4606      	mov	r6, r0
  402e14:	f040 81e0 	bne.w	4031d8 <_svfprintf_r+0x1284>
  402e18:	f01b 0f01 	tst.w	fp, #1
  402e1c:	f000 8246 	beq.w	4032ac <_svfprintf_r+0x1358>
  402e20:	1974      	adds	r4, r6, r5
  402e22:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402e24:	9808      	ldr	r0, [sp, #32]
  402e26:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402e28:	4639      	mov	r1, r7
  402e2a:	f003 fa5b 	bl	4062e4 <__aeabi_dcmpeq>
  402e2e:	2800      	cmp	r0, #0
  402e30:	f040 8165 	bne.w	4030fe <_svfprintf_r+0x11aa>
  402e34:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e36:	42a3      	cmp	r3, r4
  402e38:	d206      	bcs.n	402e48 <_svfprintf_r+0xef4>
  402e3a:	2130      	movs	r1, #48	; 0x30
  402e3c:	1c5a      	adds	r2, r3, #1
  402e3e:	9223      	str	r2, [sp, #140]	; 0x8c
  402e40:	7019      	strb	r1, [r3, #0]
  402e42:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e44:	429c      	cmp	r4, r3
  402e46:	d8f9      	bhi.n	402e3c <_svfprintf_r+0xee8>
  402e48:	1b9b      	subs	r3, r3, r6
  402e4a:	9313      	str	r3, [sp, #76]	; 0x4c
  402e4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e4e:	2b47      	cmp	r3, #71	; 0x47
  402e50:	f000 80e9 	beq.w	403026 <_svfprintf_r+0x10d2>
  402e54:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e56:	2b65      	cmp	r3, #101	; 0x65
  402e58:	f340 81cd 	ble.w	4031f6 <_svfprintf_r+0x12a2>
  402e5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e5e:	2b66      	cmp	r3, #102	; 0x66
  402e60:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e62:	9312      	str	r3, [sp, #72]	; 0x48
  402e64:	f000 819e 	beq.w	4031a4 <_svfprintf_r+0x1250>
  402e68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e6a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e6c:	4619      	mov	r1, r3
  402e6e:	4291      	cmp	r1, r2
  402e70:	f300 818a 	bgt.w	403188 <_svfprintf_r+0x1234>
  402e74:	f01b 0f01 	tst.w	fp, #1
  402e78:	f040 8213 	bne.w	4032a2 <_svfprintf_r+0x134e>
  402e7c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402e80:	9308      	str	r3, [sp, #32]
  402e82:	2367      	movs	r3, #103	; 0x67
  402e84:	920e      	str	r2, [sp, #56]	; 0x38
  402e86:	9311      	str	r3, [sp, #68]	; 0x44
  402e88:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402e8a:	2b00      	cmp	r3, #0
  402e8c:	f040 80c4 	bne.w	403018 <_svfprintf_r+0x10c4>
  402e90:	930a      	str	r3, [sp, #40]	; 0x28
  402e92:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402e96:	f7ff b975 	b.w	402184 <_svfprintf_r+0x230>
  402e9a:	4635      	mov	r5, r6
  402e9c:	460c      	mov	r4, r1
  402e9e:	4646      	mov	r6, r8
  402ea0:	4690      	mov	r8, r2
  402ea2:	3301      	adds	r3, #1
  402ea4:	443c      	add	r4, r7
  402ea6:	2b07      	cmp	r3, #7
  402ea8:	9427      	str	r4, [sp, #156]	; 0x9c
  402eaa:	9326      	str	r3, [sp, #152]	; 0x98
  402eac:	e888 00a0 	stmia.w	r8, {r5, r7}
  402eb0:	f73f aed1 	bgt.w	402c56 <_svfprintf_r+0xd02>
  402eb4:	f108 0808 	add.w	r8, r8, #8
  402eb8:	e6d7      	b.n	402c6a <_svfprintf_r+0xd16>
  402eba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ebc:	6813      	ldr	r3, [r2, #0]
  402ebe:	3204      	adds	r2, #4
  402ec0:	920f      	str	r2, [sp, #60]	; 0x3c
  402ec2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402ec4:	601a      	str	r2, [r3, #0]
  402ec6:	f7ff b86c 	b.w	401fa2 <_svfprintf_r+0x4e>
  402eca:	aa25      	add	r2, sp, #148	; 0x94
  402ecc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ece:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ed0:	f002 f984 	bl	4051dc <__ssprint_r>
  402ed4:	2800      	cmp	r0, #0
  402ed6:	f47f a90f 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402eda:	46c8      	mov	r8, r9
  402edc:	e48d      	b.n	4027fa <_svfprintf_r+0x8a6>
  402ede:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ee0:	4a27      	ldr	r2, [pc, #156]	; (402f80 <_svfprintf_r+0x102c>)
  402ee2:	f8c8 2000 	str.w	r2, [r8]
  402ee6:	3301      	adds	r3, #1
  402ee8:	3401      	adds	r4, #1
  402eea:	2201      	movs	r2, #1
  402eec:	2b07      	cmp	r3, #7
  402eee:	9427      	str	r4, [sp, #156]	; 0x9c
  402ef0:	9326      	str	r3, [sp, #152]	; 0x98
  402ef2:	f8c8 2004 	str.w	r2, [r8, #4]
  402ef6:	dc72      	bgt.n	402fde <_svfprintf_r+0x108a>
  402ef8:	f108 0808 	add.w	r8, r8, #8
  402efc:	b929      	cbnz	r1, 402f0a <_svfprintf_r+0xfb6>
  402efe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f00:	b91b      	cbnz	r3, 402f0a <_svfprintf_r+0xfb6>
  402f02:	9b07      	ldr	r3, [sp, #28]
  402f04:	07d8      	lsls	r0, r3, #31
  402f06:	f57f aa05 	bpl.w	402314 <_svfprintf_r+0x3c0>
  402f0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f0c:	9819      	ldr	r0, [sp, #100]	; 0x64
  402f0e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402f10:	f8c8 2000 	str.w	r2, [r8]
  402f14:	3301      	adds	r3, #1
  402f16:	4602      	mov	r2, r0
  402f18:	4422      	add	r2, r4
  402f1a:	2b07      	cmp	r3, #7
  402f1c:	9227      	str	r2, [sp, #156]	; 0x9c
  402f1e:	f8c8 0004 	str.w	r0, [r8, #4]
  402f22:	9326      	str	r3, [sp, #152]	; 0x98
  402f24:	f300 818d 	bgt.w	403242 <_svfprintf_r+0x12ee>
  402f28:	f108 0808 	add.w	r8, r8, #8
  402f2c:	2900      	cmp	r1, #0
  402f2e:	f2c0 8165 	blt.w	4031fc <_svfprintf_r+0x12a8>
  402f32:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402f34:	f8c8 6000 	str.w	r6, [r8]
  402f38:	3301      	adds	r3, #1
  402f3a:	188c      	adds	r4, r1, r2
  402f3c:	2b07      	cmp	r3, #7
  402f3e:	9427      	str	r4, [sp, #156]	; 0x9c
  402f40:	9326      	str	r3, [sp, #152]	; 0x98
  402f42:	f8c8 1004 	str.w	r1, [r8, #4]
  402f46:	f77f a9e3 	ble.w	402310 <_svfprintf_r+0x3bc>
  402f4a:	e52b      	b.n	4029a4 <_svfprintf_r+0xa50>
  402f4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402f50:	6813      	ldr	r3, [r2, #0]
  402f52:	17cd      	asrs	r5, r1, #31
  402f54:	4608      	mov	r0, r1
  402f56:	3204      	adds	r2, #4
  402f58:	4629      	mov	r1, r5
  402f5a:	920f      	str	r2, [sp, #60]	; 0x3c
  402f5c:	e9c3 0100 	strd	r0, r1, [r3]
  402f60:	f7ff b81f 	b.w	401fa2 <_svfprintf_r+0x4e>
  402f64:	aa25      	add	r2, sp, #148	; 0x94
  402f66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f68:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f6a:	f002 f937 	bl	4051dc <__ssprint_r>
  402f6e:	2800      	cmp	r0, #0
  402f70:	f47f a8c2 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402f74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f76:	46c8      	mov	r8, r9
  402f78:	e458      	b.n	40282c <_svfprintf_r+0x8d8>
  402f7a:	bf00      	nop
  402f7c:	00406430 	.word	0x00406430
  402f80:	0040641c 	.word	0x0040641c
  402f84:	2140      	movs	r1, #64	; 0x40
  402f86:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f88:	f001 fa00 	bl	40438c <_malloc_r>
  402f8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f8e:	6010      	str	r0, [r2, #0]
  402f90:	6110      	str	r0, [r2, #16]
  402f92:	2800      	cmp	r0, #0
  402f94:	f000 81ec 	beq.w	403370 <_svfprintf_r+0x141c>
  402f98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f9a:	2340      	movs	r3, #64	; 0x40
  402f9c:	6153      	str	r3, [r2, #20]
  402f9e:	f7fe bff0 	b.w	401f82 <_svfprintf_r+0x2e>
  402fa2:	a823      	add	r0, sp, #140	; 0x8c
  402fa4:	a920      	add	r1, sp, #128	; 0x80
  402fa6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402fa8:	9004      	str	r0, [sp, #16]
  402faa:	9103      	str	r1, [sp, #12]
  402fac:	a81f      	add	r0, sp, #124	; 0x7c
  402fae:	2103      	movs	r1, #3
  402fb0:	9002      	str	r0, [sp, #8]
  402fb2:	9a08      	ldr	r2, [sp, #32]
  402fb4:	9401      	str	r4, [sp, #4]
  402fb6:	463b      	mov	r3, r7
  402fb8:	9100      	str	r1, [sp, #0]
  402fba:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fbc:	f000 fa94 	bl	4034e8 <_dtoa_r>
  402fc0:	4625      	mov	r5, r4
  402fc2:	4606      	mov	r6, r0
  402fc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fc6:	2b46      	cmp	r3, #70	; 0x46
  402fc8:	eb06 0405 	add.w	r4, r6, r5
  402fcc:	f47f af29 	bne.w	402e22 <_svfprintf_r+0xece>
  402fd0:	7833      	ldrb	r3, [r6, #0]
  402fd2:	2b30      	cmp	r3, #48	; 0x30
  402fd4:	f000 8172 	beq.w	4032bc <_svfprintf_r+0x1368>
  402fd8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402fda:	442c      	add	r4, r5
  402fdc:	e721      	b.n	402e22 <_svfprintf_r+0xece>
  402fde:	aa25      	add	r2, sp, #148	; 0x94
  402fe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fe2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fe4:	f002 f8fa 	bl	4051dc <__ssprint_r>
  402fe8:	2800      	cmp	r0, #0
  402fea:	f47f a885 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  402fee:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ff0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ff2:	46c8      	mov	r8, r9
  402ff4:	e782      	b.n	402efc <_svfprintf_r+0xfa8>
  402ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ff8:	2b00      	cmp	r3, #0
  402ffa:	bf08      	it	eq
  402ffc:	2301      	moveq	r3, #1
  402ffe:	930a      	str	r3, [sp, #40]	; 0x28
  403000:	e6db      	b.n	402dba <_svfprintf_r+0xe66>
  403002:	4630      	mov	r0, r6
  403004:	940a      	str	r4, [sp, #40]	; 0x28
  403006:	f002 f87b 	bl	405100 <strlen>
  40300a:	950f      	str	r5, [sp, #60]	; 0x3c
  40300c:	900e      	str	r0, [sp, #56]	; 0x38
  40300e:	f8cd b01c 	str.w	fp, [sp, #28]
  403012:	4603      	mov	r3, r0
  403014:	f7ff b9fb 	b.w	40240e <_svfprintf_r+0x4ba>
  403018:	272d      	movs	r7, #45	; 0x2d
  40301a:	2300      	movs	r3, #0
  40301c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403020:	930a      	str	r3, [sp, #40]	; 0x28
  403022:	f7ff b8b0 	b.w	402186 <_svfprintf_r+0x232>
  403026:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403028:	9312      	str	r3, [sp, #72]	; 0x48
  40302a:	461a      	mov	r2, r3
  40302c:	3303      	adds	r3, #3
  40302e:	db04      	blt.n	40303a <_svfprintf_r+0x10e6>
  403030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403032:	4619      	mov	r1, r3
  403034:	4291      	cmp	r1, r2
  403036:	f6bf af17 	bge.w	402e68 <_svfprintf_r+0xf14>
  40303a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40303c:	3b02      	subs	r3, #2
  40303e:	9311      	str	r3, [sp, #68]	; 0x44
  403040:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403044:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403048:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40304a:	3b01      	subs	r3, #1
  40304c:	2b00      	cmp	r3, #0
  40304e:	931f      	str	r3, [sp, #124]	; 0x7c
  403050:	bfbd      	ittte	lt
  403052:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403054:	f1c3 0301 	rsblt	r3, r3, #1
  403058:	222d      	movlt	r2, #45	; 0x2d
  40305a:	222b      	movge	r2, #43	; 0x2b
  40305c:	2b09      	cmp	r3, #9
  40305e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403062:	f340 8116 	ble.w	403292 <_svfprintf_r+0x133e>
  403066:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40306a:	4620      	mov	r0, r4
  40306c:	4dad      	ldr	r5, [pc, #692]	; (403324 <_svfprintf_r+0x13d0>)
  40306e:	e000      	b.n	403072 <_svfprintf_r+0x111e>
  403070:	4610      	mov	r0, r2
  403072:	fb85 1203 	smull	r1, r2, r5, r3
  403076:	17d9      	asrs	r1, r3, #31
  403078:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40307c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403080:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403084:	3230      	adds	r2, #48	; 0x30
  403086:	2909      	cmp	r1, #9
  403088:	f800 2c01 	strb.w	r2, [r0, #-1]
  40308c:	460b      	mov	r3, r1
  40308e:	f100 32ff 	add.w	r2, r0, #4294967295
  403092:	dced      	bgt.n	403070 <_svfprintf_r+0x111c>
  403094:	3330      	adds	r3, #48	; 0x30
  403096:	3802      	subs	r0, #2
  403098:	b2d9      	uxtb	r1, r3
  40309a:	4284      	cmp	r4, r0
  40309c:	f802 1c01 	strb.w	r1, [r2, #-1]
  4030a0:	f240 815f 	bls.w	403362 <_svfprintf_r+0x140e>
  4030a4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4030a8:	4613      	mov	r3, r2
  4030aa:	e001      	b.n	4030b0 <_svfprintf_r+0x115c>
  4030ac:	f813 1b01 	ldrb.w	r1, [r3], #1
  4030b0:	f800 1b01 	strb.w	r1, [r0], #1
  4030b4:	42a3      	cmp	r3, r4
  4030b6:	d1f9      	bne.n	4030ac <_svfprintf_r+0x1158>
  4030b8:	3301      	adds	r3, #1
  4030ba:	1a9b      	subs	r3, r3, r2
  4030bc:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4030c0:	4413      	add	r3, r2
  4030c2:	aa21      	add	r2, sp, #132	; 0x84
  4030c4:	1a9b      	subs	r3, r3, r2
  4030c6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4030c8:	931b      	str	r3, [sp, #108]	; 0x6c
  4030ca:	2a01      	cmp	r2, #1
  4030cc:	4413      	add	r3, r2
  4030ce:	930e      	str	r3, [sp, #56]	; 0x38
  4030d0:	f340 8113 	ble.w	4032fa <_svfprintf_r+0x13a6>
  4030d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4030d8:	4413      	add	r3, r2
  4030da:	930e      	str	r3, [sp, #56]	; 0x38
  4030dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030e0:	9308      	str	r3, [sp, #32]
  4030e2:	2300      	movs	r3, #0
  4030e4:	9312      	str	r3, [sp, #72]	; 0x48
  4030e6:	e6cf      	b.n	402e88 <_svfprintf_r+0xf34>
  4030e8:	aa25      	add	r2, sp, #148	; 0x94
  4030ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030ee:	f002 f875 	bl	4051dc <__ssprint_r>
  4030f2:	2800      	cmp	r0, #0
  4030f4:	f47f a800 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  4030f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030fa:	46c8      	mov	r8, r9
  4030fc:	e4d6      	b.n	402aac <_svfprintf_r+0xb58>
  4030fe:	4623      	mov	r3, r4
  403100:	e6a2      	b.n	402e48 <_svfprintf_r+0xef4>
  403102:	aa25      	add	r2, sp, #148	; 0x94
  403104:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403106:	980c      	ldr	r0, [sp, #48]	; 0x30
  403108:	f002 f868 	bl	4051dc <__ssprint_r>
  40310c:	2800      	cmp	r0, #0
  40310e:	f47e aff3 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  403112:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403114:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403116:	46c8      	mov	r8, r9
  403118:	e5ae      	b.n	402c78 <_svfprintf_r+0xd24>
  40311a:	aa25      	add	r2, sp, #148	; 0x94
  40311c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40311e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403120:	f002 f85c 	bl	4051dc <__ssprint_r>
  403124:	2800      	cmp	r0, #0
  403126:	f47e afe7 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40312a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40312c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40312e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403130:	1a9a      	subs	r2, r3, r2
  403132:	46c8      	mov	r8, r9
  403134:	e5b8      	b.n	402ca8 <_svfprintf_r+0xd54>
  403136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403138:	9612      	str	r6, [sp, #72]	; 0x48
  40313a:	2b06      	cmp	r3, #6
  40313c:	bf28      	it	cs
  40313e:	2306      	movcs	r3, #6
  403140:	960a      	str	r6, [sp, #40]	; 0x28
  403142:	4637      	mov	r7, r6
  403144:	9308      	str	r3, [sp, #32]
  403146:	950f      	str	r5, [sp, #60]	; 0x3c
  403148:	f8cd b01c 	str.w	fp, [sp, #28]
  40314c:	930e      	str	r3, [sp, #56]	; 0x38
  40314e:	4e76      	ldr	r6, [pc, #472]	; (403328 <_svfprintf_r+0x13d4>)
  403150:	f7ff b818 	b.w	402184 <_svfprintf_r+0x230>
  403154:	a823      	add	r0, sp, #140	; 0x8c
  403156:	a920      	add	r1, sp, #128	; 0x80
  403158:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40315a:	9004      	str	r0, [sp, #16]
  40315c:	9103      	str	r1, [sp, #12]
  40315e:	a81f      	add	r0, sp, #124	; 0x7c
  403160:	2103      	movs	r1, #3
  403162:	9002      	str	r0, [sp, #8]
  403164:	9a08      	ldr	r2, [sp, #32]
  403166:	9501      	str	r5, [sp, #4]
  403168:	463b      	mov	r3, r7
  40316a:	9100      	str	r1, [sp, #0]
  40316c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40316e:	f000 f9bb 	bl	4034e8 <_dtoa_r>
  403172:	4606      	mov	r6, r0
  403174:	1944      	adds	r4, r0, r5
  403176:	e72b      	b.n	402fd0 <_svfprintf_r+0x107c>
  403178:	2306      	movs	r3, #6
  40317a:	930a      	str	r3, [sp, #40]	; 0x28
  40317c:	e61d      	b.n	402dba <_svfprintf_r+0xe66>
  40317e:	272d      	movs	r7, #45	; 0x2d
  403180:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403184:	f7ff bace 	b.w	402724 <_svfprintf_r+0x7d0>
  403188:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40318a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40318c:	4413      	add	r3, r2
  40318e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403190:	930e      	str	r3, [sp, #56]	; 0x38
  403192:	2a00      	cmp	r2, #0
  403194:	f340 80aa 	ble.w	4032ec <_svfprintf_r+0x1398>
  403198:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40319c:	9308      	str	r3, [sp, #32]
  40319e:	2367      	movs	r3, #103	; 0x67
  4031a0:	9311      	str	r3, [sp, #68]	; 0x44
  4031a2:	e671      	b.n	402e88 <_svfprintf_r+0xf34>
  4031a4:	2b00      	cmp	r3, #0
  4031a6:	f340 80b2 	ble.w	40330e <_svfprintf_r+0x13ba>
  4031aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031ac:	2a00      	cmp	r2, #0
  4031ae:	f040 8093 	bne.w	4032d8 <_svfprintf_r+0x1384>
  4031b2:	f01b 0f01 	tst.w	fp, #1
  4031b6:	f040 808f 	bne.w	4032d8 <_svfprintf_r+0x1384>
  4031ba:	9308      	str	r3, [sp, #32]
  4031bc:	930e      	str	r3, [sp, #56]	; 0x38
  4031be:	e663      	b.n	402e88 <_svfprintf_r+0xf34>
  4031c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031c2:	9308      	str	r3, [sp, #32]
  4031c4:	930e      	str	r3, [sp, #56]	; 0x38
  4031c6:	900a      	str	r0, [sp, #40]	; 0x28
  4031c8:	950f      	str	r5, [sp, #60]	; 0x3c
  4031ca:	f8cd b01c 	str.w	fp, [sp, #28]
  4031ce:	9012      	str	r0, [sp, #72]	; 0x48
  4031d0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4031d4:	f7fe bfd6 	b.w	402184 <_svfprintf_r+0x230>
  4031d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031da:	2b47      	cmp	r3, #71	; 0x47
  4031dc:	f47f ae20 	bne.w	402e20 <_svfprintf_r+0xecc>
  4031e0:	f01b 0f01 	tst.w	fp, #1
  4031e4:	f47f aeee 	bne.w	402fc4 <_svfprintf_r+0x1070>
  4031e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4031ea:	1b9b      	subs	r3, r3, r6
  4031ec:	9313      	str	r3, [sp, #76]	; 0x4c
  4031ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031f0:	2b47      	cmp	r3, #71	; 0x47
  4031f2:	f43f af18 	beq.w	403026 <_svfprintf_r+0x10d2>
  4031f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031f8:	9312      	str	r3, [sp, #72]	; 0x48
  4031fa:	e721      	b.n	403040 <_svfprintf_r+0x10ec>
  4031fc:	424f      	negs	r7, r1
  4031fe:	3110      	adds	r1, #16
  403200:	4d4a      	ldr	r5, [pc, #296]	; (40332c <_svfprintf_r+0x13d8>)
  403202:	da2f      	bge.n	403264 <_svfprintf_r+0x1310>
  403204:	2410      	movs	r4, #16
  403206:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40320a:	e004      	b.n	403216 <_svfprintf_r+0x12c2>
  40320c:	f108 0808 	add.w	r8, r8, #8
  403210:	3f10      	subs	r7, #16
  403212:	2f10      	cmp	r7, #16
  403214:	dd26      	ble.n	403264 <_svfprintf_r+0x1310>
  403216:	3301      	adds	r3, #1
  403218:	3210      	adds	r2, #16
  40321a:	2b07      	cmp	r3, #7
  40321c:	9227      	str	r2, [sp, #156]	; 0x9c
  40321e:	9326      	str	r3, [sp, #152]	; 0x98
  403220:	f8c8 5000 	str.w	r5, [r8]
  403224:	f8c8 4004 	str.w	r4, [r8, #4]
  403228:	ddf0      	ble.n	40320c <_svfprintf_r+0x12b8>
  40322a:	aa25      	add	r2, sp, #148	; 0x94
  40322c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40322e:	4658      	mov	r0, fp
  403230:	f001 ffd4 	bl	4051dc <__ssprint_r>
  403234:	2800      	cmp	r0, #0
  403236:	f47e af5f 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40323a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40323c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40323e:	46c8      	mov	r8, r9
  403240:	e7e6      	b.n	403210 <_svfprintf_r+0x12bc>
  403242:	aa25      	add	r2, sp, #148	; 0x94
  403244:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403246:	980c      	ldr	r0, [sp, #48]	; 0x30
  403248:	f001 ffc8 	bl	4051dc <__ssprint_r>
  40324c:	2800      	cmp	r0, #0
  40324e:	f47e af53 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  403252:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403254:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403256:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403258:	46c8      	mov	r8, r9
  40325a:	e667      	b.n	402f2c <_svfprintf_r+0xfd8>
  40325c:	2000      	movs	r0, #0
  40325e:	900a      	str	r0, [sp, #40]	; 0x28
  403260:	f7fe bed2 	b.w	402008 <_svfprintf_r+0xb4>
  403264:	3301      	adds	r3, #1
  403266:	443a      	add	r2, r7
  403268:	2b07      	cmp	r3, #7
  40326a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40326e:	9227      	str	r2, [sp, #156]	; 0x9c
  403270:	9326      	str	r3, [sp, #152]	; 0x98
  403272:	f108 0808 	add.w	r8, r8, #8
  403276:	f77f ae5c 	ble.w	402f32 <_svfprintf_r+0xfde>
  40327a:	aa25      	add	r2, sp, #148	; 0x94
  40327c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40327e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403280:	f001 ffac 	bl	4051dc <__ssprint_r>
  403284:	2800      	cmp	r0, #0
  403286:	f47e af37 	bne.w	4020f8 <_svfprintf_r+0x1a4>
  40328a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40328c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40328e:	46c8      	mov	r8, r9
  403290:	e64f      	b.n	402f32 <_svfprintf_r+0xfde>
  403292:	3330      	adds	r3, #48	; 0x30
  403294:	2230      	movs	r2, #48	; 0x30
  403296:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40329a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40329e:	ab22      	add	r3, sp, #136	; 0x88
  4032a0:	e70f      	b.n	4030c2 <_svfprintf_r+0x116e>
  4032a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032a4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032a6:	4413      	add	r3, r2
  4032a8:	930e      	str	r3, [sp, #56]	; 0x38
  4032aa:	e775      	b.n	403198 <_svfprintf_r+0x1244>
  4032ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032ae:	e5cb      	b.n	402e48 <_svfprintf_r+0xef4>
  4032b0:	4e1f      	ldr	r6, [pc, #124]	; (403330 <_svfprintf_r+0x13dc>)
  4032b2:	4b20      	ldr	r3, [pc, #128]	; (403334 <_svfprintf_r+0x13e0>)
  4032b4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4032b8:	f7ff ba36 	b.w	402728 <_svfprintf_r+0x7d4>
  4032bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4032be:	9808      	ldr	r0, [sp, #32]
  4032c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4032c2:	4639      	mov	r1, r7
  4032c4:	f003 f80e 	bl	4062e4 <__aeabi_dcmpeq>
  4032c8:	2800      	cmp	r0, #0
  4032ca:	f47f ae85 	bne.w	402fd8 <_svfprintf_r+0x1084>
  4032ce:	f1c5 0501 	rsb	r5, r5, #1
  4032d2:	951f      	str	r5, [sp, #124]	; 0x7c
  4032d4:	442c      	add	r4, r5
  4032d6:	e5a4      	b.n	402e22 <_svfprintf_r+0xece>
  4032d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032da:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032dc:	4413      	add	r3, r2
  4032de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032e0:	441a      	add	r2, r3
  4032e2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4032e6:	920e      	str	r2, [sp, #56]	; 0x38
  4032e8:	9308      	str	r3, [sp, #32]
  4032ea:	e5cd      	b.n	402e88 <_svfprintf_r+0xf34>
  4032ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4032f0:	f1c3 0301 	rsb	r3, r3, #1
  4032f4:	441a      	add	r2, r3
  4032f6:	4613      	mov	r3, r2
  4032f8:	e7d6      	b.n	4032a8 <_svfprintf_r+0x1354>
  4032fa:	f01b 0301 	ands.w	r3, fp, #1
  4032fe:	9312      	str	r3, [sp, #72]	; 0x48
  403300:	f47f aee8 	bne.w	4030d4 <_svfprintf_r+0x1180>
  403304:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403306:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40330a:	9308      	str	r3, [sp, #32]
  40330c:	e5bc      	b.n	402e88 <_svfprintf_r+0xf34>
  40330e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403310:	b913      	cbnz	r3, 403318 <_svfprintf_r+0x13c4>
  403312:	f01b 0f01 	tst.w	fp, #1
  403316:	d002      	beq.n	40331e <_svfprintf_r+0x13ca>
  403318:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40331a:	3301      	adds	r3, #1
  40331c:	e7df      	b.n	4032de <_svfprintf_r+0x138a>
  40331e:	2301      	movs	r3, #1
  403320:	e74b      	b.n	4031ba <_svfprintf_r+0x1266>
  403322:	bf00      	nop
  403324:	66666667 	.word	0x66666667
  403328:	00406414 	.word	0x00406414
  40332c:	00406430 	.word	0x00406430
  403330:	004063e8 	.word	0x004063e8
  403334:	004063e4 	.word	0x004063e4
  403338:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40333a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40333e:	6828      	ldr	r0, [r5, #0]
  403340:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403344:	900a      	str	r0, [sp, #40]	; 0x28
  403346:	4628      	mov	r0, r5
  403348:	3004      	adds	r0, #4
  40334a:	46a2      	mov	sl, r4
  40334c:	900f      	str	r0, [sp, #60]	; 0x3c
  40334e:	f7fe be59 	b.w	402004 <_svfprintf_r+0xb0>
  403352:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403356:	f7ff b86f 	b.w	402438 <_svfprintf_r+0x4e4>
  40335a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40335e:	f7ff ba1c 	b.w	40279a <_svfprintf_r+0x846>
  403362:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403366:	e6ac      	b.n	4030c2 <_svfprintf_r+0x116e>
  403368:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40336c:	f7ff b8f3 	b.w	402556 <_svfprintf_r+0x602>
  403370:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403372:	230c      	movs	r3, #12
  403374:	6013      	str	r3, [r2, #0]
  403376:	f04f 33ff 	mov.w	r3, #4294967295
  40337a:	9309      	str	r3, [sp, #36]	; 0x24
  40337c:	f7fe bec5 	b.w	40210a <_svfprintf_r+0x1b6>
  403380:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403384:	f7ff b9a2 	b.w	4026cc <_svfprintf_r+0x778>
  403388:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40338c:	f7ff b97e 	b.w	40268c <_svfprintf_r+0x738>
  403390:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403394:	f7ff b961 	b.w	40265a <_svfprintf_r+0x706>
  403398:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40339c:	f7ff b91a 	b.w	4025d4 <_svfprintf_r+0x680>

004033a0 <register_fini>:
  4033a0:	4b02      	ldr	r3, [pc, #8]	; (4033ac <register_fini+0xc>)
  4033a2:	b113      	cbz	r3, 4033aa <register_fini+0xa>
  4033a4:	4802      	ldr	r0, [pc, #8]	; (4033b0 <register_fini+0x10>)
  4033a6:	f000 b805 	b.w	4033b4 <atexit>
  4033aa:	4770      	bx	lr
  4033ac:	00000000 	.word	0x00000000
  4033b0:	0040433d 	.word	0x0040433d

004033b4 <atexit>:
  4033b4:	2300      	movs	r3, #0
  4033b6:	4601      	mov	r1, r0
  4033b8:	461a      	mov	r2, r3
  4033ba:	4618      	mov	r0, r3
  4033bc:	f001 bf8c 	b.w	4052d8 <__register_exitproc>

004033c0 <quorem>:
  4033c0:	6902      	ldr	r2, [r0, #16]
  4033c2:	690b      	ldr	r3, [r1, #16]
  4033c4:	4293      	cmp	r3, r2
  4033c6:	f300 808d 	bgt.w	4034e4 <quorem+0x124>
  4033ca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033ce:	f103 38ff 	add.w	r8, r3, #4294967295
  4033d2:	f101 0714 	add.w	r7, r1, #20
  4033d6:	f100 0b14 	add.w	fp, r0, #20
  4033da:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4033de:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4033e2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4033e6:	b083      	sub	sp, #12
  4033e8:	3201      	adds	r2, #1
  4033ea:	fbb3 f9f2 	udiv	r9, r3, r2
  4033ee:	eb0b 0304 	add.w	r3, fp, r4
  4033f2:	9400      	str	r4, [sp, #0]
  4033f4:	eb07 0a04 	add.w	sl, r7, r4
  4033f8:	9301      	str	r3, [sp, #4]
  4033fa:	f1b9 0f00 	cmp.w	r9, #0
  4033fe:	d039      	beq.n	403474 <quorem+0xb4>
  403400:	2500      	movs	r5, #0
  403402:	462e      	mov	r6, r5
  403404:	46bc      	mov	ip, r7
  403406:	46de      	mov	lr, fp
  403408:	f85c 4b04 	ldr.w	r4, [ip], #4
  40340c:	f8de 3000 	ldr.w	r3, [lr]
  403410:	b2a2      	uxth	r2, r4
  403412:	fb09 5502 	mla	r5, r9, r2, r5
  403416:	0c22      	lsrs	r2, r4, #16
  403418:	0c2c      	lsrs	r4, r5, #16
  40341a:	fb09 4202 	mla	r2, r9, r2, r4
  40341e:	b2ad      	uxth	r5, r5
  403420:	1b75      	subs	r5, r6, r5
  403422:	b296      	uxth	r6, r2
  403424:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403428:	fa15 f383 	uxtah	r3, r5, r3
  40342c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403430:	b29b      	uxth	r3, r3
  403432:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403436:	45e2      	cmp	sl, ip
  403438:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40343c:	f84e 3b04 	str.w	r3, [lr], #4
  403440:	ea4f 4626 	mov.w	r6, r6, asr #16
  403444:	d2e0      	bcs.n	403408 <quorem+0x48>
  403446:	9b00      	ldr	r3, [sp, #0]
  403448:	f85b 3003 	ldr.w	r3, [fp, r3]
  40344c:	b993      	cbnz	r3, 403474 <quorem+0xb4>
  40344e:	9c01      	ldr	r4, [sp, #4]
  403450:	1f23      	subs	r3, r4, #4
  403452:	459b      	cmp	fp, r3
  403454:	d20c      	bcs.n	403470 <quorem+0xb0>
  403456:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40345a:	b94b      	cbnz	r3, 403470 <quorem+0xb0>
  40345c:	f1a4 0308 	sub.w	r3, r4, #8
  403460:	e002      	b.n	403468 <quorem+0xa8>
  403462:	681a      	ldr	r2, [r3, #0]
  403464:	3b04      	subs	r3, #4
  403466:	b91a      	cbnz	r2, 403470 <quorem+0xb0>
  403468:	459b      	cmp	fp, r3
  40346a:	f108 38ff 	add.w	r8, r8, #4294967295
  40346e:	d3f8      	bcc.n	403462 <quorem+0xa2>
  403470:	f8c0 8010 	str.w	r8, [r0, #16]
  403474:	4604      	mov	r4, r0
  403476:	f001 fd27 	bl	404ec8 <__mcmp>
  40347a:	2800      	cmp	r0, #0
  40347c:	db2e      	blt.n	4034dc <quorem+0x11c>
  40347e:	f109 0901 	add.w	r9, r9, #1
  403482:	465d      	mov	r5, fp
  403484:	2300      	movs	r3, #0
  403486:	f857 1b04 	ldr.w	r1, [r7], #4
  40348a:	6828      	ldr	r0, [r5, #0]
  40348c:	b28a      	uxth	r2, r1
  40348e:	1a9a      	subs	r2, r3, r2
  403490:	0c0b      	lsrs	r3, r1, #16
  403492:	fa12 f280 	uxtah	r2, r2, r0
  403496:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40349a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40349e:	b292      	uxth	r2, r2
  4034a0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4034a4:	45ba      	cmp	sl, r7
  4034a6:	f845 2b04 	str.w	r2, [r5], #4
  4034aa:	ea4f 4323 	mov.w	r3, r3, asr #16
  4034ae:	d2ea      	bcs.n	403486 <quorem+0xc6>
  4034b0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4034b4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4034b8:	b982      	cbnz	r2, 4034dc <quorem+0x11c>
  4034ba:	1f1a      	subs	r2, r3, #4
  4034bc:	4593      	cmp	fp, r2
  4034be:	d20b      	bcs.n	4034d8 <quorem+0x118>
  4034c0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4034c4:	b942      	cbnz	r2, 4034d8 <quorem+0x118>
  4034c6:	3b08      	subs	r3, #8
  4034c8:	e002      	b.n	4034d0 <quorem+0x110>
  4034ca:	681a      	ldr	r2, [r3, #0]
  4034cc:	3b04      	subs	r3, #4
  4034ce:	b91a      	cbnz	r2, 4034d8 <quorem+0x118>
  4034d0:	459b      	cmp	fp, r3
  4034d2:	f108 38ff 	add.w	r8, r8, #4294967295
  4034d6:	d3f8      	bcc.n	4034ca <quorem+0x10a>
  4034d8:	f8c4 8010 	str.w	r8, [r4, #16]
  4034dc:	4648      	mov	r0, r9
  4034de:	b003      	add	sp, #12
  4034e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034e4:	2000      	movs	r0, #0
  4034e6:	4770      	bx	lr

004034e8 <_dtoa_r>:
  4034e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034ec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4034ee:	b09b      	sub	sp, #108	; 0x6c
  4034f0:	4604      	mov	r4, r0
  4034f2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4034f4:	4692      	mov	sl, r2
  4034f6:	469b      	mov	fp, r3
  4034f8:	b141      	cbz	r1, 40350c <_dtoa_r+0x24>
  4034fa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4034fc:	604a      	str	r2, [r1, #4]
  4034fe:	2301      	movs	r3, #1
  403500:	4093      	lsls	r3, r2
  403502:	608b      	str	r3, [r1, #8]
  403504:	f001 fb08 	bl	404b18 <_Bfree>
  403508:	2300      	movs	r3, #0
  40350a:	6423      	str	r3, [r4, #64]	; 0x40
  40350c:	f1bb 0f00 	cmp.w	fp, #0
  403510:	465d      	mov	r5, fp
  403512:	db35      	blt.n	403580 <_dtoa_r+0x98>
  403514:	2300      	movs	r3, #0
  403516:	6033      	str	r3, [r6, #0]
  403518:	4b9d      	ldr	r3, [pc, #628]	; (403790 <_dtoa_r+0x2a8>)
  40351a:	43ab      	bics	r3, r5
  40351c:	d015      	beq.n	40354a <_dtoa_r+0x62>
  40351e:	4650      	mov	r0, sl
  403520:	4659      	mov	r1, fp
  403522:	2200      	movs	r2, #0
  403524:	2300      	movs	r3, #0
  403526:	f002 fedd 	bl	4062e4 <__aeabi_dcmpeq>
  40352a:	4680      	mov	r8, r0
  40352c:	2800      	cmp	r0, #0
  40352e:	d02d      	beq.n	40358c <_dtoa_r+0xa4>
  403530:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403532:	2301      	movs	r3, #1
  403534:	6013      	str	r3, [r2, #0]
  403536:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403538:	2b00      	cmp	r3, #0
  40353a:	f000 80bd 	beq.w	4036b8 <_dtoa_r+0x1d0>
  40353e:	4895      	ldr	r0, [pc, #596]	; (403794 <_dtoa_r+0x2ac>)
  403540:	6018      	str	r0, [r3, #0]
  403542:	3801      	subs	r0, #1
  403544:	b01b      	add	sp, #108	; 0x6c
  403546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40354a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40354c:	f242 730f 	movw	r3, #9999	; 0x270f
  403550:	6013      	str	r3, [r2, #0]
  403552:	f1ba 0f00 	cmp.w	sl, #0
  403556:	d10d      	bne.n	403574 <_dtoa_r+0x8c>
  403558:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40355c:	b955      	cbnz	r5, 403574 <_dtoa_r+0x8c>
  40355e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403560:	488d      	ldr	r0, [pc, #564]	; (403798 <_dtoa_r+0x2b0>)
  403562:	2b00      	cmp	r3, #0
  403564:	d0ee      	beq.n	403544 <_dtoa_r+0x5c>
  403566:	f100 0308 	add.w	r3, r0, #8
  40356a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40356c:	6013      	str	r3, [r2, #0]
  40356e:	b01b      	add	sp, #108	; 0x6c
  403570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403574:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403576:	4889      	ldr	r0, [pc, #548]	; (40379c <_dtoa_r+0x2b4>)
  403578:	2b00      	cmp	r3, #0
  40357a:	d0e3      	beq.n	403544 <_dtoa_r+0x5c>
  40357c:	1cc3      	adds	r3, r0, #3
  40357e:	e7f4      	b.n	40356a <_dtoa_r+0x82>
  403580:	2301      	movs	r3, #1
  403582:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403586:	6033      	str	r3, [r6, #0]
  403588:	46ab      	mov	fp, r5
  40358a:	e7c5      	b.n	403518 <_dtoa_r+0x30>
  40358c:	aa18      	add	r2, sp, #96	; 0x60
  40358e:	ab19      	add	r3, sp, #100	; 0x64
  403590:	9201      	str	r2, [sp, #4]
  403592:	9300      	str	r3, [sp, #0]
  403594:	4652      	mov	r2, sl
  403596:	465b      	mov	r3, fp
  403598:	4620      	mov	r0, r4
  40359a:	f001 fd35 	bl	405008 <__d2b>
  40359e:	0d2b      	lsrs	r3, r5, #20
  4035a0:	4681      	mov	r9, r0
  4035a2:	d071      	beq.n	403688 <_dtoa_r+0x1a0>
  4035a4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4035a8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4035ac:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4035ae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4035b2:	4650      	mov	r0, sl
  4035b4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4035b8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4035bc:	2200      	movs	r2, #0
  4035be:	4b78      	ldr	r3, [pc, #480]	; (4037a0 <_dtoa_r+0x2b8>)
  4035c0:	f002 fa74 	bl	405aac <__aeabi_dsub>
  4035c4:	a36c      	add	r3, pc, #432	; (adr r3, 403778 <_dtoa_r+0x290>)
  4035c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035ca:	f002 fc23 	bl	405e14 <__aeabi_dmul>
  4035ce:	a36c      	add	r3, pc, #432	; (adr r3, 403780 <_dtoa_r+0x298>)
  4035d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035d4:	f002 fa6c 	bl	405ab0 <__adddf3>
  4035d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4035dc:	4630      	mov	r0, r6
  4035de:	f002 fbb3 	bl	405d48 <__aeabi_i2d>
  4035e2:	a369      	add	r3, pc, #420	; (adr r3, 403788 <_dtoa_r+0x2a0>)
  4035e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035e8:	f002 fc14 	bl	405e14 <__aeabi_dmul>
  4035ec:	4602      	mov	r2, r0
  4035ee:	460b      	mov	r3, r1
  4035f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4035f4:	f002 fa5c 	bl	405ab0 <__adddf3>
  4035f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4035fc:	f002 feba 	bl	406374 <__aeabi_d2iz>
  403600:	2200      	movs	r2, #0
  403602:	9002      	str	r0, [sp, #8]
  403604:	2300      	movs	r3, #0
  403606:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40360a:	f002 fe75 	bl	4062f8 <__aeabi_dcmplt>
  40360e:	2800      	cmp	r0, #0
  403610:	f040 8173 	bne.w	4038fa <_dtoa_r+0x412>
  403614:	9d02      	ldr	r5, [sp, #8]
  403616:	2d16      	cmp	r5, #22
  403618:	f200 815d 	bhi.w	4038d6 <_dtoa_r+0x3ee>
  40361c:	4b61      	ldr	r3, [pc, #388]	; (4037a4 <_dtoa_r+0x2bc>)
  40361e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403622:	e9d3 0100 	ldrd	r0, r1, [r3]
  403626:	4652      	mov	r2, sl
  403628:	465b      	mov	r3, fp
  40362a:	f002 fe83 	bl	406334 <__aeabi_dcmpgt>
  40362e:	2800      	cmp	r0, #0
  403630:	f000 81c5 	beq.w	4039be <_dtoa_r+0x4d6>
  403634:	1e6b      	subs	r3, r5, #1
  403636:	9302      	str	r3, [sp, #8]
  403638:	2300      	movs	r3, #0
  40363a:	930e      	str	r3, [sp, #56]	; 0x38
  40363c:	1bbf      	subs	r7, r7, r6
  40363e:	1e7b      	subs	r3, r7, #1
  403640:	9306      	str	r3, [sp, #24]
  403642:	f100 8154 	bmi.w	4038ee <_dtoa_r+0x406>
  403646:	2300      	movs	r3, #0
  403648:	9308      	str	r3, [sp, #32]
  40364a:	9b02      	ldr	r3, [sp, #8]
  40364c:	2b00      	cmp	r3, #0
  40364e:	f2c0 8145 	blt.w	4038dc <_dtoa_r+0x3f4>
  403652:	9a06      	ldr	r2, [sp, #24]
  403654:	930d      	str	r3, [sp, #52]	; 0x34
  403656:	4611      	mov	r1, r2
  403658:	4419      	add	r1, r3
  40365a:	2300      	movs	r3, #0
  40365c:	9106      	str	r1, [sp, #24]
  40365e:	930c      	str	r3, [sp, #48]	; 0x30
  403660:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403662:	2b09      	cmp	r3, #9
  403664:	d82a      	bhi.n	4036bc <_dtoa_r+0x1d4>
  403666:	2b05      	cmp	r3, #5
  403668:	f340 865b 	ble.w	404322 <_dtoa_r+0xe3a>
  40366c:	3b04      	subs	r3, #4
  40366e:	9324      	str	r3, [sp, #144]	; 0x90
  403670:	2500      	movs	r5, #0
  403672:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403674:	3b02      	subs	r3, #2
  403676:	2b03      	cmp	r3, #3
  403678:	f200 8642 	bhi.w	404300 <_dtoa_r+0xe18>
  40367c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403680:	02c903d4 	.word	0x02c903d4
  403684:	046103df 	.word	0x046103df
  403688:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40368a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40368c:	443e      	add	r6, r7
  40368e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403692:	2b20      	cmp	r3, #32
  403694:	f340 818e 	ble.w	4039b4 <_dtoa_r+0x4cc>
  403698:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40369c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4036a0:	409d      	lsls	r5, r3
  4036a2:	fa2a f000 	lsr.w	r0, sl, r0
  4036a6:	4328      	orrs	r0, r5
  4036a8:	f002 fb3e 	bl	405d28 <__aeabi_ui2d>
  4036ac:	2301      	movs	r3, #1
  4036ae:	3e01      	subs	r6, #1
  4036b0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4036b4:	9314      	str	r3, [sp, #80]	; 0x50
  4036b6:	e781      	b.n	4035bc <_dtoa_r+0xd4>
  4036b8:	483b      	ldr	r0, [pc, #236]	; (4037a8 <_dtoa_r+0x2c0>)
  4036ba:	e743      	b.n	403544 <_dtoa_r+0x5c>
  4036bc:	2100      	movs	r1, #0
  4036be:	6461      	str	r1, [r4, #68]	; 0x44
  4036c0:	4620      	mov	r0, r4
  4036c2:	9125      	str	r1, [sp, #148]	; 0x94
  4036c4:	f001 fa02 	bl	404acc <_Balloc>
  4036c8:	f04f 33ff 	mov.w	r3, #4294967295
  4036cc:	930a      	str	r3, [sp, #40]	; 0x28
  4036ce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4036d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4036d2:	2301      	movs	r3, #1
  4036d4:	9004      	str	r0, [sp, #16]
  4036d6:	6420      	str	r0, [r4, #64]	; 0x40
  4036d8:	9224      	str	r2, [sp, #144]	; 0x90
  4036da:	930b      	str	r3, [sp, #44]	; 0x2c
  4036dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4036de:	2b00      	cmp	r3, #0
  4036e0:	f2c0 80d9 	blt.w	403896 <_dtoa_r+0x3ae>
  4036e4:	9a02      	ldr	r2, [sp, #8]
  4036e6:	2a0e      	cmp	r2, #14
  4036e8:	f300 80d5 	bgt.w	403896 <_dtoa_r+0x3ae>
  4036ec:	4b2d      	ldr	r3, [pc, #180]	; (4037a4 <_dtoa_r+0x2bc>)
  4036ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4036f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4036fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4036fc:	2b00      	cmp	r3, #0
  4036fe:	f2c0 83ba 	blt.w	403e76 <_dtoa_r+0x98e>
  403702:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403706:	4650      	mov	r0, sl
  403708:	462a      	mov	r2, r5
  40370a:	4633      	mov	r3, r6
  40370c:	4659      	mov	r1, fp
  40370e:	f002 fcab 	bl	406068 <__aeabi_ddiv>
  403712:	f002 fe2f 	bl	406374 <__aeabi_d2iz>
  403716:	4680      	mov	r8, r0
  403718:	f002 fb16 	bl	405d48 <__aeabi_i2d>
  40371c:	462a      	mov	r2, r5
  40371e:	4633      	mov	r3, r6
  403720:	f002 fb78 	bl	405e14 <__aeabi_dmul>
  403724:	460b      	mov	r3, r1
  403726:	4602      	mov	r2, r0
  403728:	4659      	mov	r1, fp
  40372a:	4650      	mov	r0, sl
  40372c:	f002 f9be 	bl	405aac <__aeabi_dsub>
  403730:	9d04      	ldr	r5, [sp, #16]
  403732:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403736:	702b      	strb	r3, [r5, #0]
  403738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40373a:	2b01      	cmp	r3, #1
  40373c:	4606      	mov	r6, r0
  40373e:	460f      	mov	r7, r1
  403740:	f105 0501 	add.w	r5, r5, #1
  403744:	d068      	beq.n	403818 <_dtoa_r+0x330>
  403746:	2200      	movs	r2, #0
  403748:	4b18      	ldr	r3, [pc, #96]	; (4037ac <_dtoa_r+0x2c4>)
  40374a:	f002 fb63 	bl	405e14 <__aeabi_dmul>
  40374e:	2200      	movs	r2, #0
  403750:	2300      	movs	r3, #0
  403752:	4606      	mov	r6, r0
  403754:	460f      	mov	r7, r1
  403756:	f002 fdc5 	bl	4062e4 <__aeabi_dcmpeq>
  40375a:	2800      	cmp	r0, #0
  40375c:	f040 8088 	bne.w	403870 <_dtoa_r+0x388>
  403760:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403764:	f04f 0a00 	mov.w	sl, #0
  403768:	f8df b040 	ldr.w	fp, [pc, #64]	; 4037ac <_dtoa_r+0x2c4>
  40376c:	940c      	str	r4, [sp, #48]	; 0x30
  40376e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403772:	e028      	b.n	4037c6 <_dtoa_r+0x2de>
  403774:	f3af 8000 	nop.w
  403778:	636f4361 	.word	0x636f4361
  40377c:	3fd287a7 	.word	0x3fd287a7
  403780:	8b60c8b3 	.word	0x8b60c8b3
  403784:	3fc68a28 	.word	0x3fc68a28
  403788:	509f79fb 	.word	0x509f79fb
  40378c:	3fd34413 	.word	0x3fd34413
  403790:	7ff00000 	.word	0x7ff00000
  403794:	0040641d 	.word	0x0040641d
  403798:	00406440 	.word	0x00406440
  40379c:	0040644c 	.word	0x0040644c
  4037a0:	3ff80000 	.word	0x3ff80000
  4037a4:	00406478 	.word	0x00406478
  4037a8:	0040641c 	.word	0x0040641c
  4037ac:	40240000 	.word	0x40240000
  4037b0:	f002 fb30 	bl	405e14 <__aeabi_dmul>
  4037b4:	2200      	movs	r2, #0
  4037b6:	2300      	movs	r3, #0
  4037b8:	4606      	mov	r6, r0
  4037ba:	460f      	mov	r7, r1
  4037bc:	f002 fd92 	bl	4062e4 <__aeabi_dcmpeq>
  4037c0:	2800      	cmp	r0, #0
  4037c2:	f040 83c1 	bne.w	403f48 <_dtoa_r+0xa60>
  4037c6:	4642      	mov	r2, r8
  4037c8:	464b      	mov	r3, r9
  4037ca:	4630      	mov	r0, r6
  4037cc:	4639      	mov	r1, r7
  4037ce:	f002 fc4b 	bl	406068 <__aeabi_ddiv>
  4037d2:	f002 fdcf 	bl	406374 <__aeabi_d2iz>
  4037d6:	4604      	mov	r4, r0
  4037d8:	f002 fab6 	bl	405d48 <__aeabi_i2d>
  4037dc:	4642      	mov	r2, r8
  4037de:	464b      	mov	r3, r9
  4037e0:	f002 fb18 	bl	405e14 <__aeabi_dmul>
  4037e4:	4602      	mov	r2, r0
  4037e6:	460b      	mov	r3, r1
  4037e8:	4630      	mov	r0, r6
  4037ea:	4639      	mov	r1, r7
  4037ec:	f002 f95e 	bl	405aac <__aeabi_dsub>
  4037f0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4037f4:	9e04      	ldr	r6, [sp, #16]
  4037f6:	f805 eb01 	strb.w	lr, [r5], #1
  4037fa:	eba5 0e06 	sub.w	lr, r5, r6
  4037fe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403800:	45b6      	cmp	lr, r6
  403802:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403806:	4652      	mov	r2, sl
  403808:	465b      	mov	r3, fp
  40380a:	d1d1      	bne.n	4037b0 <_dtoa_r+0x2c8>
  40380c:	46a0      	mov	r8, r4
  40380e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403812:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403814:	4606      	mov	r6, r0
  403816:	460f      	mov	r7, r1
  403818:	4632      	mov	r2, r6
  40381a:	463b      	mov	r3, r7
  40381c:	4630      	mov	r0, r6
  40381e:	4639      	mov	r1, r7
  403820:	f002 f946 	bl	405ab0 <__adddf3>
  403824:	4606      	mov	r6, r0
  403826:	460f      	mov	r7, r1
  403828:	4602      	mov	r2, r0
  40382a:	460b      	mov	r3, r1
  40382c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403830:	f002 fd62 	bl	4062f8 <__aeabi_dcmplt>
  403834:	b948      	cbnz	r0, 40384a <_dtoa_r+0x362>
  403836:	4632      	mov	r2, r6
  403838:	463b      	mov	r3, r7
  40383a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40383e:	f002 fd51 	bl	4062e4 <__aeabi_dcmpeq>
  403842:	b1a8      	cbz	r0, 403870 <_dtoa_r+0x388>
  403844:	f018 0f01 	tst.w	r8, #1
  403848:	d012      	beq.n	403870 <_dtoa_r+0x388>
  40384a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40384e:	9a04      	ldr	r2, [sp, #16]
  403850:	1e6b      	subs	r3, r5, #1
  403852:	e004      	b.n	40385e <_dtoa_r+0x376>
  403854:	429a      	cmp	r2, r3
  403856:	f000 8401 	beq.w	40405c <_dtoa_r+0xb74>
  40385a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40385e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403862:	f103 0501 	add.w	r5, r3, #1
  403866:	d0f5      	beq.n	403854 <_dtoa_r+0x36c>
  403868:	f108 0801 	add.w	r8, r8, #1
  40386c:	f883 8000 	strb.w	r8, [r3]
  403870:	4649      	mov	r1, r9
  403872:	4620      	mov	r0, r4
  403874:	f001 f950 	bl	404b18 <_Bfree>
  403878:	2200      	movs	r2, #0
  40387a:	9b02      	ldr	r3, [sp, #8]
  40387c:	702a      	strb	r2, [r5, #0]
  40387e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403880:	3301      	adds	r3, #1
  403882:	6013      	str	r3, [r2, #0]
  403884:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403886:	2b00      	cmp	r3, #0
  403888:	f000 839e 	beq.w	403fc8 <_dtoa_r+0xae0>
  40388c:	9804      	ldr	r0, [sp, #16]
  40388e:	601d      	str	r5, [r3, #0]
  403890:	b01b      	add	sp, #108	; 0x6c
  403892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403896:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403898:	2a00      	cmp	r2, #0
  40389a:	d03e      	beq.n	40391a <_dtoa_r+0x432>
  40389c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40389e:	2a01      	cmp	r2, #1
  4038a0:	f340 8311 	ble.w	403ec6 <_dtoa_r+0x9de>
  4038a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4038a8:	1e5f      	subs	r7, r3, #1
  4038aa:	42ba      	cmp	r2, r7
  4038ac:	f2c0 838f 	blt.w	403fce <_dtoa_r+0xae6>
  4038b0:	1bd7      	subs	r7, r2, r7
  4038b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038b4:	2b00      	cmp	r3, #0
  4038b6:	f2c0 848b 	blt.w	4041d0 <_dtoa_r+0xce8>
  4038ba:	9d08      	ldr	r5, [sp, #32]
  4038bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038be:	9a08      	ldr	r2, [sp, #32]
  4038c0:	441a      	add	r2, r3
  4038c2:	9208      	str	r2, [sp, #32]
  4038c4:	9a06      	ldr	r2, [sp, #24]
  4038c6:	2101      	movs	r1, #1
  4038c8:	441a      	add	r2, r3
  4038ca:	4620      	mov	r0, r4
  4038cc:	9206      	str	r2, [sp, #24]
  4038ce:	f001 f9bd 	bl	404c4c <__i2b>
  4038d2:	4606      	mov	r6, r0
  4038d4:	e024      	b.n	403920 <_dtoa_r+0x438>
  4038d6:	2301      	movs	r3, #1
  4038d8:	930e      	str	r3, [sp, #56]	; 0x38
  4038da:	e6af      	b.n	40363c <_dtoa_r+0x154>
  4038dc:	9a08      	ldr	r2, [sp, #32]
  4038de:	9b02      	ldr	r3, [sp, #8]
  4038e0:	1ad2      	subs	r2, r2, r3
  4038e2:	425b      	negs	r3, r3
  4038e4:	930c      	str	r3, [sp, #48]	; 0x30
  4038e6:	2300      	movs	r3, #0
  4038e8:	9208      	str	r2, [sp, #32]
  4038ea:	930d      	str	r3, [sp, #52]	; 0x34
  4038ec:	e6b8      	b.n	403660 <_dtoa_r+0x178>
  4038ee:	f1c7 0301 	rsb	r3, r7, #1
  4038f2:	9308      	str	r3, [sp, #32]
  4038f4:	2300      	movs	r3, #0
  4038f6:	9306      	str	r3, [sp, #24]
  4038f8:	e6a7      	b.n	40364a <_dtoa_r+0x162>
  4038fa:	9d02      	ldr	r5, [sp, #8]
  4038fc:	4628      	mov	r0, r5
  4038fe:	f002 fa23 	bl	405d48 <__aeabi_i2d>
  403902:	4602      	mov	r2, r0
  403904:	460b      	mov	r3, r1
  403906:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40390a:	f002 fceb 	bl	4062e4 <__aeabi_dcmpeq>
  40390e:	2800      	cmp	r0, #0
  403910:	f47f ae80 	bne.w	403614 <_dtoa_r+0x12c>
  403914:	1e6b      	subs	r3, r5, #1
  403916:	9302      	str	r3, [sp, #8]
  403918:	e67c      	b.n	403614 <_dtoa_r+0x12c>
  40391a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40391c:	9d08      	ldr	r5, [sp, #32]
  40391e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403920:	2d00      	cmp	r5, #0
  403922:	dd0c      	ble.n	40393e <_dtoa_r+0x456>
  403924:	9906      	ldr	r1, [sp, #24]
  403926:	2900      	cmp	r1, #0
  403928:	460b      	mov	r3, r1
  40392a:	dd08      	ble.n	40393e <_dtoa_r+0x456>
  40392c:	42a9      	cmp	r1, r5
  40392e:	9a08      	ldr	r2, [sp, #32]
  403930:	bfa8      	it	ge
  403932:	462b      	movge	r3, r5
  403934:	1ad2      	subs	r2, r2, r3
  403936:	1aed      	subs	r5, r5, r3
  403938:	1acb      	subs	r3, r1, r3
  40393a:	9208      	str	r2, [sp, #32]
  40393c:	9306      	str	r3, [sp, #24]
  40393e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403940:	b1d3      	cbz	r3, 403978 <_dtoa_r+0x490>
  403942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403944:	2b00      	cmp	r3, #0
  403946:	f000 82b7 	beq.w	403eb8 <_dtoa_r+0x9d0>
  40394a:	2f00      	cmp	r7, #0
  40394c:	dd10      	ble.n	403970 <_dtoa_r+0x488>
  40394e:	4631      	mov	r1, r6
  403950:	463a      	mov	r2, r7
  403952:	4620      	mov	r0, r4
  403954:	f001 fa16 	bl	404d84 <__pow5mult>
  403958:	464a      	mov	r2, r9
  40395a:	4601      	mov	r1, r0
  40395c:	4606      	mov	r6, r0
  40395e:	4620      	mov	r0, r4
  403960:	f001 f97e 	bl	404c60 <__multiply>
  403964:	4649      	mov	r1, r9
  403966:	4680      	mov	r8, r0
  403968:	4620      	mov	r0, r4
  40396a:	f001 f8d5 	bl	404b18 <_Bfree>
  40396e:	46c1      	mov	r9, r8
  403970:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403972:	1bda      	subs	r2, r3, r7
  403974:	f040 82a1 	bne.w	403eba <_dtoa_r+0x9d2>
  403978:	2101      	movs	r1, #1
  40397a:	4620      	mov	r0, r4
  40397c:	f001 f966 	bl	404c4c <__i2b>
  403980:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403982:	2b00      	cmp	r3, #0
  403984:	4680      	mov	r8, r0
  403986:	dd1c      	ble.n	4039c2 <_dtoa_r+0x4da>
  403988:	4601      	mov	r1, r0
  40398a:	461a      	mov	r2, r3
  40398c:	4620      	mov	r0, r4
  40398e:	f001 f9f9 	bl	404d84 <__pow5mult>
  403992:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403994:	2b01      	cmp	r3, #1
  403996:	4680      	mov	r8, r0
  403998:	f340 8254 	ble.w	403e44 <_dtoa_r+0x95c>
  40399c:	2300      	movs	r3, #0
  40399e:	930c      	str	r3, [sp, #48]	; 0x30
  4039a0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4039a4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4039a8:	6918      	ldr	r0, [r3, #16]
  4039aa:	f001 f8ff 	bl	404bac <__hi0bits>
  4039ae:	f1c0 0020 	rsb	r0, r0, #32
  4039b2:	e010      	b.n	4039d6 <_dtoa_r+0x4ee>
  4039b4:	f1c3 0520 	rsb	r5, r3, #32
  4039b8:	fa0a f005 	lsl.w	r0, sl, r5
  4039bc:	e674      	b.n	4036a8 <_dtoa_r+0x1c0>
  4039be:	900e      	str	r0, [sp, #56]	; 0x38
  4039c0:	e63c      	b.n	40363c <_dtoa_r+0x154>
  4039c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039c4:	2b01      	cmp	r3, #1
  4039c6:	f340 8287 	ble.w	403ed8 <_dtoa_r+0x9f0>
  4039ca:	2300      	movs	r3, #0
  4039cc:	930c      	str	r3, [sp, #48]	; 0x30
  4039ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4039d0:	2001      	movs	r0, #1
  4039d2:	2b00      	cmp	r3, #0
  4039d4:	d1e4      	bne.n	4039a0 <_dtoa_r+0x4b8>
  4039d6:	9a06      	ldr	r2, [sp, #24]
  4039d8:	4410      	add	r0, r2
  4039da:	f010 001f 	ands.w	r0, r0, #31
  4039de:	f000 80a1 	beq.w	403b24 <_dtoa_r+0x63c>
  4039e2:	f1c0 0320 	rsb	r3, r0, #32
  4039e6:	2b04      	cmp	r3, #4
  4039e8:	f340 849e 	ble.w	404328 <_dtoa_r+0xe40>
  4039ec:	9b08      	ldr	r3, [sp, #32]
  4039ee:	f1c0 001c 	rsb	r0, r0, #28
  4039f2:	4403      	add	r3, r0
  4039f4:	9308      	str	r3, [sp, #32]
  4039f6:	4613      	mov	r3, r2
  4039f8:	4403      	add	r3, r0
  4039fa:	4405      	add	r5, r0
  4039fc:	9306      	str	r3, [sp, #24]
  4039fe:	9b08      	ldr	r3, [sp, #32]
  403a00:	2b00      	cmp	r3, #0
  403a02:	dd05      	ble.n	403a10 <_dtoa_r+0x528>
  403a04:	4649      	mov	r1, r9
  403a06:	461a      	mov	r2, r3
  403a08:	4620      	mov	r0, r4
  403a0a:	f001 fa0b 	bl	404e24 <__lshift>
  403a0e:	4681      	mov	r9, r0
  403a10:	9b06      	ldr	r3, [sp, #24]
  403a12:	2b00      	cmp	r3, #0
  403a14:	dd05      	ble.n	403a22 <_dtoa_r+0x53a>
  403a16:	4641      	mov	r1, r8
  403a18:	461a      	mov	r2, r3
  403a1a:	4620      	mov	r0, r4
  403a1c:	f001 fa02 	bl	404e24 <__lshift>
  403a20:	4680      	mov	r8, r0
  403a22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a24:	2b00      	cmp	r3, #0
  403a26:	f040 8086 	bne.w	403b36 <_dtoa_r+0x64e>
  403a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a2c:	2b00      	cmp	r3, #0
  403a2e:	f340 8266 	ble.w	403efe <_dtoa_r+0xa16>
  403a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a34:	2b00      	cmp	r3, #0
  403a36:	f000 8098 	beq.w	403b6a <_dtoa_r+0x682>
  403a3a:	2d00      	cmp	r5, #0
  403a3c:	dd05      	ble.n	403a4a <_dtoa_r+0x562>
  403a3e:	4631      	mov	r1, r6
  403a40:	462a      	mov	r2, r5
  403a42:	4620      	mov	r0, r4
  403a44:	f001 f9ee 	bl	404e24 <__lshift>
  403a48:	4606      	mov	r6, r0
  403a4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a4c:	2b00      	cmp	r3, #0
  403a4e:	f040 8337 	bne.w	4040c0 <_dtoa_r+0xbd8>
  403a52:	9606      	str	r6, [sp, #24]
  403a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a56:	9a04      	ldr	r2, [sp, #16]
  403a58:	f8dd b018 	ldr.w	fp, [sp, #24]
  403a5c:	3b01      	subs	r3, #1
  403a5e:	18d3      	adds	r3, r2, r3
  403a60:	930b      	str	r3, [sp, #44]	; 0x2c
  403a62:	f00a 0301 	and.w	r3, sl, #1
  403a66:	930c      	str	r3, [sp, #48]	; 0x30
  403a68:	4617      	mov	r7, r2
  403a6a:	46c2      	mov	sl, r8
  403a6c:	4651      	mov	r1, sl
  403a6e:	4648      	mov	r0, r9
  403a70:	f7ff fca6 	bl	4033c0 <quorem>
  403a74:	4631      	mov	r1, r6
  403a76:	4605      	mov	r5, r0
  403a78:	4648      	mov	r0, r9
  403a7a:	f001 fa25 	bl	404ec8 <__mcmp>
  403a7e:	465a      	mov	r2, fp
  403a80:	900a      	str	r0, [sp, #40]	; 0x28
  403a82:	4651      	mov	r1, sl
  403a84:	4620      	mov	r0, r4
  403a86:	f001 fa3b 	bl	404f00 <__mdiff>
  403a8a:	68c2      	ldr	r2, [r0, #12]
  403a8c:	4680      	mov	r8, r0
  403a8e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403a92:	2a00      	cmp	r2, #0
  403a94:	f040 822b 	bne.w	403eee <_dtoa_r+0xa06>
  403a98:	4601      	mov	r1, r0
  403a9a:	4648      	mov	r0, r9
  403a9c:	9308      	str	r3, [sp, #32]
  403a9e:	f001 fa13 	bl	404ec8 <__mcmp>
  403aa2:	4641      	mov	r1, r8
  403aa4:	9006      	str	r0, [sp, #24]
  403aa6:	4620      	mov	r0, r4
  403aa8:	f001 f836 	bl	404b18 <_Bfree>
  403aac:	9a06      	ldr	r2, [sp, #24]
  403aae:	9b08      	ldr	r3, [sp, #32]
  403ab0:	b932      	cbnz	r2, 403ac0 <_dtoa_r+0x5d8>
  403ab2:	9924      	ldr	r1, [sp, #144]	; 0x90
  403ab4:	b921      	cbnz	r1, 403ac0 <_dtoa_r+0x5d8>
  403ab6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ab8:	2a00      	cmp	r2, #0
  403aba:	f000 83ef 	beq.w	40429c <_dtoa_r+0xdb4>
  403abe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403ac0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ac2:	2900      	cmp	r1, #0
  403ac4:	f2c0 829f 	blt.w	404006 <_dtoa_r+0xb1e>
  403ac8:	d105      	bne.n	403ad6 <_dtoa_r+0x5ee>
  403aca:	9924      	ldr	r1, [sp, #144]	; 0x90
  403acc:	b919      	cbnz	r1, 403ad6 <_dtoa_r+0x5ee>
  403ace:	990c      	ldr	r1, [sp, #48]	; 0x30
  403ad0:	2900      	cmp	r1, #0
  403ad2:	f000 8298 	beq.w	404006 <_dtoa_r+0xb1e>
  403ad6:	2a00      	cmp	r2, #0
  403ad8:	f300 8306 	bgt.w	4040e8 <_dtoa_r+0xc00>
  403adc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403ade:	703b      	strb	r3, [r7, #0]
  403ae0:	f107 0801 	add.w	r8, r7, #1
  403ae4:	4297      	cmp	r7, r2
  403ae6:	4645      	mov	r5, r8
  403ae8:	f000 830c 	beq.w	404104 <_dtoa_r+0xc1c>
  403aec:	4649      	mov	r1, r9
  403aee:	2300      	movs	r3, #0
  403af0:	220a      	movs	r2, #10
  403af2:	4620      	mov	r0, r4
  403af4:	f001 f81a 	bl	404b2c <__multadd>
  403af8:	455e      	cmp	r6, fp
  403afa:	4681      	mov	r9, r0
  403afc:	4631      	mov	r1, r6
  403afe:	f04f 0300 	mov.w	r3, #0
  403b02:	f04f 020a 	mov.w	r2, #10
  403b06:	4620      	mov	r0, r4
  403b08:	f000 81eb 	beq.w	403ee2 <_dtoa_r+0x9fa>
  403b0c:	f001 f80e 	bl	404b2c <__multadd>
  403b10:	4659      	mov	r1, fp
  403b12:	4606      	mov	r6, r0
  403b14:	2300      	movs	r3, #0
  403b16:	220a      	movs	r2, #10
  403b18:	4620      	mov	r0, r4
  403b1a:	f001 f807 	bl	404b2c <__multadd>
  403b1e:	4647      	mov	r7, r8
  403b20:	4683      	mov	fp, r0
  403b22:	e7a3      	b.n	403a6c <_dtoa_r+0x584>
  403b24:	201c      	movs	r0, #28
  403b26:	9b08      	ldr	r3, [sp, #32]
  403b28:	4403      	add	r3, r0
  403b2a:	9308      	str	r3, [sp, #32]
  403b2c:	9b06      	ldr	r3, [sp, #24]
  403b2e:	4403      	add	r3, r0
  403b30:	4405      	add	r5, r0
  403b32:	9306      	str	r3, [sp, #24]
  403b34:	e763      	b.n	4039fe <_dtoa_r+0x516>
  403b36:	4641      	mov	r1, r8
  403b38:	4648      	mov	r0, r9
  403b3a:	f001 f9c5 	bl	404ec8 <__mcmp>
  403b3e:	2800      	cmp	r0, #0
  403b40:	f6bf af73 	bge.w	403a2a <_dtoa_r+0x542>
  403b44:	9f02      	ldr	r7, [sp, #8]
  403b46:	4649      	mov	r1, r9
  403b48:	2300      	movs	r3, #0
  403b4a:	220a      	movs	r2, #10
  403b4c:	4620      	mov	r0, r4
  403b4e:	3f01      	subs	r7, #1
  403b50:	9702      	str	r7, [sp, #8]
  403b52:	f000 ffeb 	bl	404b2c <__multadd>
  403b56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b58:	4681      	mov	r9, r0
  403b5a:	2b00      	cmp	r3, #0
  403b5c:	f040 83b6 	bne.w	4042cc <_dtoa_r+0xde4>
  403b60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403b62:	2b00      	cmp	r3, #0
  403b64:	f340 83bf 	ble.w	4042e6 <_dtoa_r+0xdfe>
  403b68:	930a      	str	r3, [sp, #40]	; 0x28
  403b6a:	f8dd b010 	ldr.w	fp, [sp, #16]
  403b6e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403b70:	465d      	mov	r5, fp
  403b72:	e002      	b.n	403b7a <_dtoa_r+0x692>
  403b74:	f000 ffda 	bl	404b2c <__multadd>
  403b78:	4681      	mov	r9, r0
  403b7a:	4641      	mov	r1, r8
  403b7c:	4648      	mov	r0, r9
  403b7e:	f7ff fc1f 	bl	4033c0 <quorem>
  403b82:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403b86:	f805 ab01 	strb.w	sl, [r5], #1
  403b8a:	eba5 030b 	sub.w	r3, r5, fp
  403b8e:	42bb      	cmp	r3, r7
  403b90:	f04f 020a 	mov.w	r2, #10
  403b94:	f04f 0300 	mov.w	r3, #0
  403b98:	4649      	mov	r1, r9
  403b9a:	4620      	mov	r0, r4
  403b9c:	dbea      	blt.n	403b74 <_dtoa_r+0x68c>
  403b9e:	9b04      	ldr	r3, [sp, #16]
  403ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403ba2:	2a01      	cmp	r2, #1
  403ba4:	bfac      	ite	ge
  403ba6:	189b      	addge	r3, r3, r2
  403ba8:	3301      	addlt	r3, #1
  403baa:	461d      	mov	r5, r3
  403bac:	f04f 0b00 	mov.w	fp, #0
  403bb0:	4649      	mov	r1, r9
  403bb2:	2201      	movs	r2, #1
  403bb4:	4620      	mov	r0, r4
  403bb6:	f001 f935 	bl	404e24 <__lshift>
  403bba:	4641      	mov	r1, r8
  403bbc:	4681      	mov	r9, r0
  403bbe:	f001 f983 	bl	404ec8 <__mcmp>
  403bc2:	2800      	cmp	r0, #0
  403bc4:	f340 823d 	ble.w	404042 <_dtoa_r+0xb5a>
  403bc8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403bcc:	9904      	ldr	r1, [sp, #16]
  403bce:	1e6b      	subs	r3, r5, #1
  403bd0:	e004      	b.n	403bdc <_dtoa_r+0x6f4>
  403bd2:	428b      	cmp	r3, r1
  403bd4:	f000 81ae 	beq.w	403f34 <_dtoa_r+0xa4c>
  403bd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403bdc:	2a39      	cmp	r2, #57	; 0x39
  403bde:	f103 0501 	add.w	r5, r3, #1
  403be2:	d0f6      	beq.n	403bd2 <_dtoa_r+0x6ea>
  403be4:	3201      	adds	r2, #1
  403be6:	701a      	strb	r2, [r3, #0]
  403be8:	4641      	mov	r1, r8
  403bea:	4620      	mov	r0, r4
  403bec:	f000 ff94 	bl	404b18 <_Bfree>
  403bf0:	2e00      	cmp	r6, #0
  403bf2:	f43f ae3d 	beq.w	403870 <_dtoa_r+0x388>
  403bf6:	f1bb 0f00 	cmp.w	fp, #0
  403bfa:	d005      	beq.n	403c08 <_dtoa_r+0x720>
  403bfc:	45b3      	cmp	fp, r6
  403bfe:	d003      	beq.n	403c08 <_dtoa_r+0x720>
  403c00:	4659      	mov	r1, fp
  403c02:	4620      	mov	r0, r4
  403c04:	f000 ff88 	bl	404b18 <_Bfree>
  403c08:	4631      	mov	r1, r6
  403c0a:	4620      	mov	r0, r4
  403c0c:	f000 ff84 	bl	404b18 <_Bfree>
  403c10:	e62e      	b.n	403870 <_dtoa_r+0x388>
  403c12:	2300      	movs	r3, #0
  403c14:	930b      	str	r3, [sp, #44]	; 0x2c
  403c16:	9b02      	ldr	r3, [sp, #8]
  403c18:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403c1a:	4413      	add	r3, r2
  403c1c:	930f      	str	r3, [sp, #60]	; 0x3c
  403c1e:	3301      	adds	r3, #1
  403c20:	2b01      	cmp	r3, #1
  403c22:	461f      	mov	r7, r3
  403c24:	461e      	mov	r6, r3
  403c26:	930a      	str	r3, [sp, #40]	; 0x28
  403c28:	bfb8      	it	lt
  403c2a:	2701      	movlt	r7, #1
  403c2c:	2100      	movs	r1, #0
  403c2e:	2f17      	cmp	r7, #23
  403c30:	6461      	str	r1, [r4, #68]	; 0x44
  403c32:	d90a      	bls.n	403c4a <_dtoa_r+0x762>
  403c34:	2201      	movs	r2, #1
  403c36:	2304      	movs	r3, #4
  403c38:	005b      	lsls	r3, r3, #1
  403c3a:	f103 0014 	add.w	r0, r3, #20
  403c3e:	4287      	cmp	r7, r0
  403c40:	4611      	mov	r1, r2
  403c42:	f102 0201 	add.w	r2, r2, #1
  403c46:	d2f7      	bcs.n	403c38 <_dtoa_r+0x750>
  403c48:	6461      	str	r1, [r4, #68]	; 0x44
  403c4a:	4620      	mov	r0, r4
  403c4c:	f000 ff3e 	bl	404acc <_Balloc>
  403c50:	2e0e      	cmp	r6, #14
  403c52:	9004      	str	r0, [sp, #16]
  403c54:	6420      	str	r0, [r4, #64]	; 0x40
  403c56:	f63f ad41 	bhi.w	4036dc <_dtoa_r+0x1f4>
  403c5a:	2d00      	cmp	r5, #0
  403c5c:	f43f ad3e 	beq.w	4036dc <_dtoa_r+0x1f4>
  403c60:	9902      	ldr	r1, [sp, #8]
  403c62:	2900      	cmp	r1, #0
  403c64:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403c68:	f340 8202 	ble.w	404070 <_dtoa_r+0xb88>
  403c6c:	4bb8      	ldr	r3, [pc, #736]	; (403f50 <_dtoa_r+0xa68>)
  403c6e:	f001 020f 	and.w	r2, r1, #15
  403c72:	110d      	asrs	r5, r1, #4
  403c74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c78:	06e9      	lsls	r1, r5, #27
  403c7a:	e9d3 6700 	ldrd	r6, r7, [r3]
  403c7e:	f140 81ae 	bpl.w	403fde <_dtoa_r+0xaf6>
  403c82:	4bb4      	ldr	r3, [pc, #720]	; (403f54 <_dtoa_r+0xa6c>)
  403c84:	4650      	mov	r0, sl
  403c86:	4659      	mov	r1, fp
  403c88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403c8c:	f002 f9ec 	bl	406068 <__aeabi_ddiv>
  403c90:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403c94:	f005 050f 	and.w	r5, r5, #15
  403c98:	f04f 0a03 	mov.w	sl, #3
  403c9c:	b18d      	cbz	r5, 403cc2 <_dtoa_r+0x7da>
  403c9e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403f54 <_dtoa_r+0xa6c>
  403ca2:	07ea      	lsls	r2, r5, #31
  403ca4:	d509      	bpl.n	403cba <_dtoa_r+0x7d2>
  403ca6:	4630      	mov	r0, r6
  403ca8:	4639      	mov	r1, r7
  403caa:	e9d8 2300 	ldrd	r2, r3, [r8]
  403cae:	f002 f8b1 	bl	405e14 <__aeabi_dmul>
  403cb2:	f10a 0a01 	add.w	sl, sl, #1
  403cb6:	4606      	mov	r6, r0
  403cb8:	460f      	mov	r7, r1
  403cba:	106d      	asrs	r5, r5, #1
  403cbc:	f108 0808 	add.w	r8, r8, #8
  403cc0:	d1ef      	bne.n	403ca2 <_dtoa_r+0x7ba>
  403cc2:	463b      	mov	r3, r7
  403cc4:	4632      	mov	r2, r6
  403cc6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403cca:	f002 f9cd 	bl	406068 <__aeabi_ddiv>
  403cce:	4607      	mov	r7, r0
  403cd0:	4688      	mov	r8, r1
  403cd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403cd4:	b143      	cbz	r3, 403ce8 <_dtoa_r+0x800>
  403cd6:	2200      	movs	r2, #0
  403cd8:	4b9f      	ldr	r3, [pc, #636]	; (403f58 <_dtoa_r+0xa70>)
  403cda:	4638      	mov	r0, r7
  403cdc:	4641      	mov	r1, r8
  403cde:	f002 fb0b 	bl	4062f8 <__aeabi_dcmplt>
  403ce2:	2800      	cmp	r0, #0
  403ce4:	f040 8286 	bne.w	4041f4 <_dtoa_r+0xd0c>
  403ce8:	4650      	mov	r0, sl
  403cea:	f002 f82d 	bl	405d48 <__aeabi_i2d>
  403cee:	463a      	mov	r2, r7
  403cf0:	4643      	mov	r3, r8
  403cf2:	f002 f88f 	bl	405e14 <__aeabi_dmul>
  403cf6:	4b99      	ldr	r3, [pc, #612]	; (403f5c <_dtoa_r+0xa74>)
  403cf8:	2200      	movs	r2, #0
  403cfa:	f001 fed9 	bl	405ab0 <__adddf3>
  403cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d00:	4605      	mov	r5, r0
  403d02:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403d06:	2b00      	cmp	r3, #0
  403d08:	f000 813e 	beq.w	403f88 <_dtoa_r+0xaa0>
  403d0c:	9b02      	ldr	r3, [sp, #8]
  403d0e:	9315      	str	r3, [sp, #84]	; 0x54
  403d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d12:	9312      	str	r3, [sp, #72]	; 0x48
  403d14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d16:	2b00      	cmp	r3, #0
  403d18:	f000 81fa 	beq.w	404110 <_dtoa_r+0xc28>
  403d1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d1e:	4b8c      	ldr	r3, [pc, #560]	; (403f50 <_dtoa_r+0xa68>)
  403d20:	498f      	ldr	r1, [pc, #572]	; (403f60 <_dtoa_r+0xa78>)
  403d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d26:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403d2a:	2000      	movs	r0, #0
  403d2c:	f002 f99c 	bl	406068 <__aeabi_ddiv>
  403d30:	462a      	mov	r2, r5
  403d32:	4633      	mov	r3, r6
  403d34:	f001 feba 	bl	405aac <__aeabi_dsub>
  403d38:	4682      	mov	sl, r0
  403d3a:	468b      	mov	fp, r1
  403d3c:	4638      	mov	r0, r7
  403d3e:	4641      	mov	r1, r8
  403d40:	f002 fb18 	bl	406374 <__aeabi_d2iz>
  403d44:	4605      	mov	r5, r0
  403d46:	f001 ffff 	bl	405d48 <__aeabi_i2d>
  403d4a:	4602      	mov	r2, r0
  403d4c:	460b      	mov	r3, r1
  403d4e:	4638      	mov	r0, r7
  403d50:	4641      	mov	r1, r8
  403d52:	f001 feab 	bl	405aac <__aeabi_dsub>
  403d56:	3530      	adds	r5, #48	; 0x30
  403d58:	fa5f f885 	uxtb.w	r8, r5
  403d5c:	9d04      	ldr	r5, [sp, #16]
  403d5e:	4606      	mov	r6, r0
  403d60:	460f      	mov	r7, r1
  403d62:	f885 8000 	strb.w	r8, [r5]
  403d66:	4602      	mov	r2, r0
  403d68:	460b      	mov	r3, r1
  403d6a:	4650      	mov	r0, sl
  403d6c:	4659      	mov	r1, fp
  403d6e:	3501      	adds	r5, #1
  403d70:	f002 fae0 	bl	406334 <__aeabi_dcmpgt>
  403d74:	2800      	cmp	r0, #0
  403d76:	d154      	bne.n	403e22 <_dtoa_r+0x93a>
  403d78:	4632      	mov	r2, r6
  403d7a:	463b      	mov	r3, r7
  403d7c:	2000      	movs	r0, #0
  403d7e:	4976      	ldr	r1, [pc, #472]	; (403f58 <_dtoa_r+0xa70>)
  403d80:	f001 fe94 	bl	405aac <__aeabi_dsub>
  403d84:	4602      	mov	r2, r0
  403d86:	460b      	mov	r3, r1
  403d88:	4650      	mov	r0, sl
  403d8a:	4659      	mov	r1, fp
  403d8c:	f002 fad2 	bl	406334 <__aeabi_dcmpgt>
  403d90:	2800      	cmp	r0, #0
  403d92:	f040 8270 	bne.w	404276 <_dtoa_r+0xd8e>
  403d96:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d98:	2a01      	cmp	r2, #1
  403d9a:	f000 8111 	beq.w	403fc0 <_dtoa_r+0xad8>
  403d9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403da0:	9a04      	ldr	r2, [sp, #16]
  403da2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403da6:	4413      	add	r3, r2
  403da8:	4699      	mov	r9, r3
  403daa:	e00d      	b.n	403dc8 <_dtoa_r+0x8e0>
  403dac:	2000      	movs	r0, #0
  403dae:	496a      	ldr	r1, [pc, #424]	; (403f58 <_dtoa_r+0xa70>)
  403db0:	f001 fe7c 	bl	405aac <__aeabi_dsub>
  403db4:	4652      	mov	r2, sl
  403db6:	465b      	mov	r3, fp
  403db8:	f002 fa9e 	bl	4062f8 <__aeabi_dcmplt>
  403dbc:	2800      	cmp	r0, #0
  403dbe:	f040 8258 	bne.w	404272 <_dtoa_r+0xd8a>
  403dc2:	454d      	cmp	r5, r9
  403dc4:	f000 80fa 	beq.w	403fbc <_dtoa_r+0xad4>
  403dc8:	4650      	mov	r0, sl
  403dca:	4659      	mov	r1, fp
  403dcc:	2200      	movs	r2, #0
  403dce:	4b65      	ldr	r3, [pc, #404]	; (403f64 <_dtoa_r+0xa7c>)
  403dd0:	f002 f820 	bl	405e14 <__aeabi_dmul>
  403dd4:	2200      	movs	r2, #0
  403dd6:	4b63      	ldr	r3, [pc, #396]	; (403f64 <_dtoa_r+0xa7c>)
  403dd8:	4682      	mov	sl, r0
  403dda:	468b      	mov	fp, r1
  403ddc:	4630      	mov	r0, r6
  403dde:	4639      	mov	r1, r7
  403de0:	f002 f818 	bl	405e14 <__aeabi_dmul>
  403de4:	460f      	mov	r7, r1
  403de6:	4606      	mov	r6, r0
  403de8:	f002 fac4 	bl	406374 <__aeabi_d2iz>
  403dec:	4680      	mov	r8, r0
  403dee:	f001 ffab 	bl	405d48 <__aeabi_i2d>
  403df2:	4602      	mov	r2, r0
  403df4:	460b      	mov	r3, r1
  403df6:	4630      	mov	r0, r6
  403df8:	4639      	mov	r1, r7
  403dfa:	f001 fe57 	bl	405aac <__aeabi_dsub>
  403dfe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403e02:	fa5f f888 	uxtb.w	r8, r8
  403e06:	4652      	mov	r2, sl
  403e08:	465b      	mov	r3, fp
  403e0a:	f805 8b01 	strb.w	r8, [r5], #1
  403e0e:	4606      	mov	r6, r0
  403e10:	460f      	mov	r7, r1
  403e12:	f002 fa71 	bl	4062f8 <__aeabi_dcmplt>
  403e16:	4632      	mov	r2, r6
  403e18:	463b      	mov	r3, r7
  403e1a:	2800      	cmp	r0, #0
  403e1c:	d0c6      	beq.n	403dac <_dtoa_r+0x8c4>
  403e1e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e22:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403e24:	9302      	str	r3, [sp, #8]
  403e26:	e523      	b.n	403870 <_dtoa_r+0x388>
  403e28:	2300      	movs	r3, #0
  403e2a:	930b      	str	r3, [sp, #44]	; 0x2c
  403e2c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403e2e:	2b00      	cmp	r3, #0
  403e30:	f340 80dc 	ble.w	403fec <_dtoa_r+0xb04>
  403e34:	461f      	mov	r7, r3
  403e36:	461e      	mov	r6, r3
  403e38:	930f      	str	r3, [sp, #60]	; 0x3c
  403e3a:	930a      	str	r3, [sp, #40]	; 0x28
  403e3c:	e6f6      	b.n	403c2c <_dtoa_r+0x744>
  403e3e:	2301      	movs	r3, #1
  403e40:	930b      	str	r3, [sp, #44]	; 0x2c
  403e42:	e7f3      	b.n	403e2c <_dtoa_r+0x944>
  403e44:	f1ba 0f00 	cmp.w	sl, #0
  403e48:	f47f ada8 	bne.w	40399c <_dtoa_r+0x4b4>
  403e4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403e50:	2b00      	cmp	r3, #0
  403e52:	f47f adba 	bne.w	4039ca <_dtoa_r+0x4e2>
  403e56:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403e5a:	0d3f      	lsrs	r7, r7, #20
  403e5c:	053f      	lsls	r7, r7, #20
  403e5e:	2f00      	cmp	r7, #0
  403e60:	f000 820d 	beq.w	40427e <_dtoa_r+0xd96>
  403e64:	9b08      	ldr	r3, [sp, #32]
  403e66:	3301      	adds	r3, #1
  403e68:	9308      	str	r3, [sp, #32]
  403e6a:	9b06      	ldr	r3, [sp, #24]
  403e6c:	3301      	adds	r3, #1
  403e6e:	9306      	str	r3, [sp, #24]
  403e70:	2301      	movs	r3, #1
  403e72:	930c      	str	r3, [sp, #48]	; 0x30
  403e74:	e5ab      	b.n	4039ce <_dtoa_r+0x4e6>
  403e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e78:	2b00      	cmp	r3, #0
  403e7a:	f73f ac42 	bgt.w	403702 <_dtoa_r+0x21a>
  403e7e:	f040 8221 	bne.w	4042c4 <_dtoa_r+0xddc>
  403e82:	2200      	movs	r2, #0
  403e84:	4b38      	ldr	r3, [pc, #224]	; (403f68 <_dtoa_r+0xa80>)
  403e86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e8a:	f001 ffc3 	bl	405e14 <__aeabi_dmul>
  403e8e:	4652      	mov	r2, sl
  403e90:	465b      	mov	r3, fp
  403e92:	f002 fa45 	bl	406320 <__aeabi_dcmpge>
  403e96:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403e9a:	4646      	mov	r6, r8
  403e9c:	2800      	cmp	r0, #0
  403e9e:	d041      	beq.n	403f24 <_dtoa_r+0xa3c>
  403ea0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403ea2:	9d04      	ldr	r5, [sp, #16]
  403ea4:	43db      	mvns	r3, r3
  403ea6:	9302      	str	r3, [sp, #8]
  403ea8:	4641      	mov	r1, r8
  403eaa:	4620      	mov	r0, r4
  403eac:	f000 fe34 	bl	404b18 <_Bfree>
  403eb0:	2e00      	cmp	r6, #0
  403eb2:	f43f acdd 	beq.w	403870 <_dtoa_r+0x388>
  403eb6:	e6a7      	b.n	403c08 <_dtoa_r+0x720>
  403eb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403eba:	4649      	mov	r1, r9
  403ebc:	4620      	mov	r0, r4
  403ebe:	f000 ff61 	bl	404d84 <__pow5mult>
  403ec2:	4681      	mov	r9, r0
  403ec4:	e558      	b.n	403978 <_dtoa_r+0x490>
  403ec6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403ec8:	2a00      	cmp	r2, #0
  403eca:	f000 8187 	beq.w	4041dc <_dtoa_r+0xcf4>
  403ece:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403ed2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403ed4:	9d08      	ldr	r5, [sp, #32]
  403ed6:	e4f2      	b.n	4038be <_dtoa_r+0x3d6>
  403ed8:	f1ba 0f00 	cmp.w	sl, #0
  403edc:	f47f ad75 	bne.w	4039ca <_dtoa_r+0x4e2>
  403ee0:	e7b4      	b.n	403e4c <_dtoa_r+0x964>
  403ee2:	f000 fe23 	bl	404b2c <__multadd>
  403ee6:	4647      	mov	r7, r8
  403ee8:	4606      	mov	r6, r0
  403eea:	4683      	mov	fp, r0
  403eec:	e5be      	b.n	403a6c <_dtoa_r+0x584>
  403eee:	4601      	mov	r1, r0
  403ef0:	4620      	mov	r0, r4
  403ef2:	9306      	str	r3, [sp, #24]
  403ef4:	f000 fe10 	bl	404b18 <_Bfree>
  403ef8:	2201      	movs	r2, #1
  403efa:	9b06      	ldr	r3, [sp, #24]
  403efc:	e5e0      	b.n	403ac0 <_dtoa_r+0x5d8>
  403efe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f00:	2b02      	cmp	r3, #2
  403f02:	f77f ad96 	ble.w	403a32 <_dtoa_r+0x54a>
  403f06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f08:	2b00      	cmp	r3, #0
  403f0a:	d1c9      	bne.n	403ea0 <_dtoa_r+0x9b8>
  403f0c:	4641      	mov	r1, r8
  403f0e:	2205      	movs	r2, #5
  403f10:	4620      	mov	r0, r4
  403f12:	f000 fe0b 	bl	404b2c <__multadd>
  403f16:	4601      	mov	r1, r0
  403f18:	4680      	mov	r8, r0
  403f1a:	4648      	mov	r0, r9
  403f1c:	f000 ffd4 	bl	404ec8 <__mcmp>
  403f20:	2800      	cmp	r0, #0
  403f22:	ddbd      	ble.n	403ea0 <_dtoa_r+0x9b8>
  403f24:	9a02      	ldr	r2, [sp, #8]
  403f26:	9904      	ldr	r1, [sp, #16]
  403f28:	2331      	movs	r3, #49	; 0x31
  403f2a:	3201      	adds	r2, #1
  403f2c:	9202      	str	r2, [sp, #8]
  403f2e:	700b      	strb	r3, [r1, #0]
  403f30:	1c4d      	adds	r5, r1, #1
  403f32:	e7b9      	b.n	403ea8 <_dtoa_r+0x9c0>
  403f34:	9a02      	ldr	r2, [sp, #8]
  403f36:	3201      	adds	r2, #1
  403f38:	9202      	str	r2, [sp, #8]
  403f3a:	9a04      	ldr	r2, [sp, #16]
  403f3c:	2331      	movs	r3, #49	; 0x31
  403f3e:	7013      	strb	r3, [r2, #0]
  403f40:	e652      	b.n	403be8 <_dtoa_r+0x700>
  403f42:	2301      	movs	r3, #1
  403f44:	930b      	str	r3, [sp, #44]	; 0x2c
  403f46:	e666      	b.n	403c16 <_dtoa_r+0x72e>
  403f48:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403f4c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f4e:	e48f      	b.n	403870 <_dtoa_r+0x388>
  403f50:	00406478 	.word	0x00406478
  403f54:	00406450 	.word	0x00406450
  403f58:	3ff00000 	.word	0x3ff00000
  403f5c:	401c0000 	.word	0x401c0000
  403f60:	3fe00000 	.word	0x3fe00000
  403f64:	40240000 	.word	0x40240000
  403f68:	40140000 	.word	0x40140000
  403f6c:	4650      	mov	r0, sl
  403f6e:	f001 feeb 	bl	405d48 <__aeabi_i2d>
  403f72:	463a      	mov	r2, r7
  403f74:	4643      	mov	r3, r8
  403f76:	f001 ff4d 	bl	405e14 <__aeabi_dmul>
  403f7a:	2200      	movs	r2, #0
  403f7c:	4bc1      	ldr	r3, [pc, #772]	; (404284 <_dtoa_r+0xd9c>)
  403f7e:	f001 fd97 	bl	405ab0 <__adddf3>
  403f82:	4605      	mov	r5, r0
  403f84:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403f88:	4641      	mov	r1, r8
  403f8a:	2200      	movs	r2, #0
  403f8c:	4bbe      	ldr	r3, [pc, #760]	; (404288 <_dtoa_r+0xda0>)
  403f8e:	4638      	mov	r0, r7
  403f90:	f001 fd8c 	bl	405aac <__aeabi_dsub>
  403f94:	462a      	mov	r2, r5
  403f96:	4633      	mov	r3, r6
  403f98:	4682      	mov	sl, r0
  403f9a:	468b      	mov	fp, r1
  403f9c:	f002 f9ca 	bl	406334 <__aeabi_dcmpgt>
  403fa0:	4680      	mov	r8, r0
  403fa2:	2800      	cmp	r0, #0
  403fa4:	f040 8110 	bne.w	4041c8 <_dtoa_r+0xce0>
  403fa8:	462a      	mov	r2, r5
  403faa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403fae:	4650      	mov	r0, sl
  403fb0:	4659      	mov	r1, fp
  403fb2:	f002 f9a1 	bl	4062f8 <__aeabi_dcmplt>
  403fb6:	b118      	cbz	r0, 403fc0 <_dtoa_r+0xad8>
  403fb8:	4646      	mov	r6, r8
  403fba:	e771      	b.n	403ea0 <_dtoa_r+0x9b8>
  403fbc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403fc0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403fc4:	f7ff bb8a 	b.w	4036dc <_dtoa_r+0x1f4>
  403fc8:	9804      	ldr	r0, [sp, #16]
  403fca:	f7ff babb 	b.w	403544 <_dtoa_r+0x5c>
  403fce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403fd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403fd2:	970c      	str	r7, [sp, #48]	; 0x30
  403fd4:	1afb      	subs	r3, r7, r3
  403fd6:	441a      	add	r2, r3
  403fd8:	920d      	str	r2, [sp, #52]	; 0x34
  403fda:	2700      	movs	r7, #0
  403fdc:	e469      	b.n	4038b2 <_dtoa_r+0x3ca>
  403fde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403fe2:	f04f 0a02 	mov.w	sl, #2
  403fe6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403fea:	e657      	b.n	403c9c <_dtoa_r+0x7b4>
  403fec:	2100      	movs	r1, #0
  403fee:	2301      	movs	r3, #1
  403ff0:	6461      	str	r1, [r4, #68]	; 0x44
  403ff2:	4620      	mov	r0, r4
  403ff4:	9325      	str	r3, [sp, #148]	; 0x94
  403ff6:	f000 fd69 	bl	404acc <_Balloc>
  403ffa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403ffc:	9004      	str	r0, [sp, #16]
  403ffe:	6420      	str	r0, [r4, #64]	; 0x40
  404000:	930a      	str	r3, [sp, #40]	; 0x28
  404002:	930f      	str	r3, [sp, #60]	; 0x3c
  404004:	e629      	b.n	403c5a <_dtoa_r+0x772>
  404006:	2a00      	cmp	r2, #0
  404008:	46d0      	mov	r8, sl
  40400a:	f8cd b018 	str.w	fp, [sp, #24]
  40400e:	469a      	mov	sl, r3
  404010:	dd11      	ble.n	404036 <_dtoa_r+0xb4e>
  404012:	4649      	mov	r1, r9
  404014:	2201      	movs	r2, #1
  404016:	4620      	mov	r0, r4
  404018:	f000 ff04 	bl	404e24 <__lshift>
  40401c:	4641      	mov	r1, r8
  40401e:	4681      	mov	r9, r0
  404020:	f000 ff52 	bl	404ec8 <__mcmp>
  404024:	2800      	cmp	r0, #0
  404026:	f340 8146 	ble.w	4042b6 <_dtoa_r+0xdce>
  40402a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40402e:	f000 8106 	beq.w	40423e <_dtoa_r+0xd56>
  404032:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404036:	46b3      	mov	fp, r6
  404038:	f887 a000 	strb.w	sl, [r7]
  40403c:	1c7d      	adds	r5, r7, #1
  40403e:	9e06      	ldr	r6, [sp, #24]
  404040:	e5d2      	b.n	403be8 <_dtoa_r+0x700>
  404042:	d104      	bne.n	40404e <_dtoa_r+0xb66>
  404044:	f01a 0f01 	tst.w	sl, #1
  404048:	d001      	beq.n	40404e <_dtoa_r+0xb66>
  40404a:	e5bd      	b.n	403bc8 <_dtoa_r+0x6e0>
  40404c:	4615      	mov	r5, r2
  40404e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404052:	2b30      	cmp	r3, #48	; 0x30
  404054:	f105 32ff 	add.w	r2, r5, #4294967295
  404058:	d0f8      	beq.n	40404c <_dtoa_r+0xb64>
  40405a:	e5c5      	b.n	403be8 <_dtoa_r+0x700>
  40405c:	9904      	ldr	r1, [sp, #16]
  40405e:	2230      	movs	r2, #48	; 0x30
  404060:	700a      	strb	r2, [r1, #0]
  404062:	9a02      	ldr	r2, [sp, #8]
  404064:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404068:	3201      	adds	r2, #1
  40406a:	9202      	str	r2, [sp, #8]
  40406c:	f7ff bbfc 	b.w	403868 <_dtoa_r+0x380>
  404070:	f000 80bb 	beq.w	4041ea <_dtoa_r+0xd02>
  404074:	9b02      	ldr	r3, [sp, #8]
  404076:	425d      	negs	r5, r3
  404078:	4b84      	ldr	r3, [pc, #528]	; (40428c <_dtoa_r+0xda4>)
  40407a:	f005 020f 	and.w	r2, r5, #15
  40407e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404082:	e9d3 2300 	ldrd	r2, r3, [r3]
  404086:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40408a:	f001 fec3 	bl	405e14 <__aeabi_dmul>
  40408e:	112d      	asrs	r5, r5, #4
  404090:	4607      	mov	r7, r0
  404092:	4688      	mov	r8, r1
  404094:	f000 812c 	beq.w	4042f0 <_dtoa_r+0xe08>
  404098:	4e7d      	ldr	r6, [pc, #500]	; (404290 <_dtoa_r+0xda8>)
  40409a:	f04f 0a02 	mov.w	sl, #2
  40409e:	07eb      	lsls	r3, r5, #31
  4040a0:	d509      	bpl.n	4040b6 <_dtoa_r+0xbce>
  4040a2:	4638      	mov	r0, r7
  4040a4:	4641      	mov	r1, r8
  4040a6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4040aa:	f001 feb3 	bl	405e14 <__aeabi_dmul>
  4040ae:	f10a 0a01 	add.w	sl, sl, #1
  4040b2:	4607      	mov	r7, r0
  4040b4:	4688      	mov	r8, r1
  4040b6:	106d      	asrs	r5, r5, #1
  4040b8:	f106 0608 	add.w	r6, r6, #8
  4040bc:	d1ef      	bne.n	40409e <_dtoa_r+0xbb6>
  4040be:	e608      	b.n	403cd2 <_dtoa_r+0x7ea>
  4040c0:	6871      	ldr	r1, [r6, #4]
  4040c2:	4620      	mov	r0, r4
  4040c4:	f000 fd02 	bl	404acc <_Balloc>
  4040c8:	6933      	ldr	r3, [r6, #16]
  4040ca:	3302      	adds	r3, #2
  4040cc:	009a      	lsls	r2, r3, #2
  4040ce:	4605      	mov	r5, r0
  4040d0:	f106 010c 	add.w	r1, r6, #12
  4040d4:	300c      	adds	r0, #12
  4040d6:	f000 fc5b 	bl	404990 <memcpy>
  4040da:	4629      	mov	r1, r5
  4040dc:	2201      	movs	r2, #1
  4040de:	4620      	mov	r0, r4
  4040e0:	f000 fea0 	bl	404e24 <__lshift>
  4040e4:	9006      	str	r0, [sp, #24]
  4040e6:	e4b5      	b.n	403a54 <_dtoa_r+0x56c>
  4040e8:	2b39      	cmp	r3, #57	; 0x39
  4040ea:	f8cd b018 	str.w	fp, [sp, #24]
  4040ee:	46d0      	mov	r8, sl
  4040f0:	f000 80a5 	beq.w	40423e <_dtoa_r+0xd56>
  4040f4:	f103 0a01 	add.w	sl, r3, #1
  4040f8:	46b3      	mov	fp, r6
  4040fa:	f887 a000 	strb.w	sl, [r7]
  4040fe:	1c7d      	adds	r5, r7, #1
  404100:	9e06      	ldr	r6, [sp, #24]
  404102:	e571      	b.n	403be8 <_dtoa_r+0x700>
  404104:	465a      	mov	r2, fp
  404106:	46d0      	mov	r8, sl
  404108:	46b3      	mov	fp, r6
  40410a:	469a      	mov	sl, r3
  40410c:	4616      	mov	r6, r2
  40410e:	e54f      	b.n	403bb0 <_dtoa_r+0x6c8>
  404110:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404112:	495e      	ldr	r1, [pc, #376]	; (40428c <_dtoa_r+0xda4>)
  404114:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404118:	462a      	mov	r2, r5
  40411a:	4633      	mov	r3, r6
  40411c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404120:	f001 fe78 	bl	405e14 <__aeabi_dmul>
  404124:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404128:	4638      	mov	r0, r7
  40412a:	4641      	mov	r1, r8
  40412c:	f002 f922 	bl	406374 <__aeabi_d2iz>
  404130:	4605      	mov	r5, r0
  404132:	f001 fe09 	bl	405d48 <__aeabi_i2d>
  404136:	460b      	mov	r3, r1
  404138:	4602      	mov	r2, r0
  40413a:	4641      	mov	r1, r8
  40413c:	4638      	mov	r0, r7
  40413e:	f001 fcb5 	bl	405aac <__aeabi_dsub>
  404142:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404144:	460f      	mov	r7, r1
  404146:	9904      	ldr	r1, [sp, #16]
  404148:	3530      	adds	r5, #48	; 0x30
  40414a:	2b01      	cmp	r3, #1
  40414c:	700d      	strb	r5, [r1, #0]
  40414e:	4606      	mov	r6, r0
  404150:	f101 0501 	add.w	r5, r1, #1
  404154:	d026      	beq.n	4041a4 <_dtoa_r+0xcbc>
  404156:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404158:	9a04      	ldr	r2, [sp, #16]
  40415a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404298 <_dtoa_r+0xdb0>
  40415e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404162:	4413      	add	r3, r2
  404164:	f04f 0a00 	mov.w	sl, #0
  404168:	4699      	mov	r9, r3
  40416a:	4652      	mov	r2, sl
  40416c:	465b      	mov	r3, fp
  40416e:	4630      	mov	r0, r6
  404170:	4639      	mov	r1, r7
  404172:	f001 fe4f 	bl	405e14 <__aeabi_dmul>
  404176:	460f      	mov	r7, r1
  404178:	4606      	mov	r6, r0
  40417a:	f002 f8fb 	bl	406374 <__aeabi_d2iz>
  40417e:	4680      	mov	r8, r0
  404180:	f001 fde2 	bl	405d48 <__aeabi_i2d>
  404184:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404188:	4602      	mov	r2, r0
  40418a:	460b      	mov	r3, r1
  40418c:	4630      	mov	r0, r6
  40418e:	4639      	mov	r1, r7
  404190:	f001 fc8c 	bl	405aac <__aeabi_dsub>
  404194:	f805 8b01 	strb.w	r8, [r5], #1
  404198:	454d      	cmp	r5, r9
  40419a:	4606      	mov	r6, r0
  40419c:	460f      	mov	r7, r1
  40419e:	d1e4      	bne.n	40416a <_dtoa_r+0xc82>
  4041a0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4041a4:	4b3b      	ldr	r3, [pc, #236]	; (404294 <_dtoa_r+0xdac>)
  4041a6:	2200      	movs	r2, #0
  4041a8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4041ac:	f001 fc80 	bl	405ab0 <__adddf3>
  4041b0:	4632      	mov	r2, r6
  4041b2:	463b      	mov	r3, r7
  4041b4:	f002 f8a0 	bl	4062f8 <__aeabi_dcmplt>
  4041b8:	2800      	cmp	r0, #0
  4041ba:	d046      	beq.n	40424a <_dtoa_r+0xd62>
  4041bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4041be:	9302      	str	r3, [sp, #8]
  4041c0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4041c4:	f7ff bb43 	b.w	40384e <_dtoa_r+0x366>
  4041c8:	f04f 0800 	mov.w	r8, #0
  4041cc:	4646      	mov	r6, r8
  4041ce:	e6a9      	b.n	403f24 <_dtoa_r+0xa3c>
  4041d0:	9b08      	ldr	r3, [sp, #32]
  4041d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041d4:	1a9d      	subs	r5, r3, r2
  4041d6:	2300      	movs	r3, #0
  4041d8:	f7ff bb71 	b.w	4038be <_dtoa_r+0x3d6>
  4041dc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4041de:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4041e0:	9d08      	ldr	r5, [sp, #32]
  4041e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4041e6:	f7ff bb6a 	b.w	4038be <_dtoa_r+0x3d6>
  4041ea:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4041ee:	f04f 0a02 	mov.w	sl, #2
  4041f2:	e56e      	b.n	403cd2 <_dtoa_r+0x7ea>
  4041f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041f6:	2b00      	cmp	r3, #0
  4041f8:	f43f aeb8 	beq.w	403f6c <_dtoa_r+0xa84>
  4041fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041fe:	2b00      	cmp	r3, #0
  404200:	f77f aede 	ble.w	403fc0 <_dtoa_r+0xad8>
  404204:	2200      	movs	r2, #0
  404206:	4b24      	ldr	r3, [pc, #144]	; (404298 <_dtoa_r+0xdb0>)
  404208:	4638      	mov	r0, r7
  40420a:	4641      	mov	r1, r8
  40420c:	f001 fe02 	bl	405e14 <__aeabi_dmul>
  404210:	4607      	mov	r7, r0
  404212:	4688      	mov	r8, r1
  404214:	f10a 0001 	add.w	r0, sl, #1
  404218:	f001 fd96 	bl	405d48 <__aeabi_i2d>
  40421c:	463a      	mov	r2, r7
  40421e:	4643      	mov	r3, r8
  404220:	f001 fdf8 	bl	405e14 <__aeabi_dmul>
  404224:	2200      	movs	r2, #0
  404226:	4b17      	ldr	r3, [pc, #92]	; (404284 <_dtoa_r+0xd9c>)
  404228:	f001 fc42 	bl	405ab0 <__adddf3>
  40422c:	9a02      	ldr	r2, [sp, #8]
  40422e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404230:	9312      	str	r3, [sp, #72]	; 0x48
  404232:	3a01      	subs	r2, #1
  404234:	4605      	mov	r5, r0
  404236:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40423a:	9215      	str	r2, [sp, #84]	; 0x54
  40423c:	e56a      	b.n	403d14 <_dtoa_r+0x82c>
  40423e:	2239      	movs	r2, #57	; 0x39
  404240:	46b3      	mov	fp, r6
  404242:	703a      	strb	r2, [r7, #0]
  404244:	9e06      	ldr	r6, [sp, #24]
  404246:	1c7d      	adds	r5, r7, #1
  404248:	e4c0      	b.n	403bcc <_dtoa_r+0x6e4>
  40424a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40424e:	2000      	movs	r0, #0
  404250:	4910      	ldr	r1, [pc, #64]	; (404294 <_dtoa_r+0xdac>)
  404252:	f001 fc2b 	bl	405aac <__aeabi_dsub>
  404256:	4632      	mov	r2, r6
  404258:	463b      	mov	r3, r7
  40425a:	f002 f86b 	bl	406334 <__aeabi_dcmpgt>
  40425e:	b908      	cbnz	r0, 404264 <_dtoa_r+0xd7c>
  404260:	e6ae      	b.n	403fc0 <_dtoa_r+0xad8>
  404262:	4615      	mov	r5, r2
  404264:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404268:	2b30      	cmp	r3, #48	; 0x30
  40426a:	f105 32ff 	add.w	r2, r5, #4294967295
  40426e:	d0f8      	beq.n	404262 <_dtoa_r+0xd7a>
  404270:	e5d7      	b.n	403e22 <_dtoa_r+0x93a>
  404272:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404276:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404278:	9302      	str	r3, [sp, #8]
  40427a:	f7ff bae8 	b.w	40384e <_dtoa_r+0x366>
  40427e:	970c      	str	r7, [sp, #48]	; 0x30
  404280:	f7ff bba5 	b.w	4039ce <_dtoa_r+0x4e6>
  404284:	401c0000 	.word	0x401c0000
  404288:	40140000 	.word	0x40140000
  40428c:	00406478 	.word	0x00406478
  404290:	00406450 	.word	0x00406450
  404294:	3fe00000 	.word	0x3fe00000
  404298:	40240000 	.word	0x40240000
  40429c:	2b39      	cmp	r3, #57	; 0x39
  40429e:	f8cd b018 	str.w	fp, [sp, #24]
  4042a2:	46d0      	mov	r8, sl
  4042a4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4042a8:	469a      	mov	sl, r3
  4042aa:	d0c8      	beq.n	40423e <_dtoa_r+0xd56>
  4042ac:	f1bb 0f00 	cmp.w	fp, #0
  4042b0:	f73f aebf 	bgt.w	404032 <_dtoa_r+0xb4a>
  4042b4:	e6bf      	b.n	404036 <_dtoa_r+0xb4e>
  4042b6:	f47f aebe 	bne.w	404036 <_dtoa_r+0xb4e>
  4042ba:	f01a 0f01 	tst.w	sl, #1
  4042be:	f43f aeba 	beq.w	404036 <_dtoa_r+0xb4e>
  4042c2:	e6b2      	b.n	40402a <_dtoa_r+0xb42>
  4042c4:	f04f 0800 	mov.w	r8, #0
  4042c8:	4646      	mov	r6, r8
  4042ca:	e5e9      	b.n	403ea0 <_dtoa_r+0x9b8>
  4042cc:	4631      	mov	r1, r6
  4042ce:	2300      	movs	r3, #0
  4042d0:	220a      	movs	r2, #10
  4042d2:	4620      	mov	r0, r4
  4042d4:	f000 fc2a 	bl	404b2c <__multadd>
  4042d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042da:	2b00      	cmp	r3, #0
  4042dc:	4606      	mov	r6, r0
  4042de:	dd0a      	ble.n	4042f6 <_dtoa_r+0xe0e>
  4042e0:	930a      	str	r3, [sp, #40]	; 0x28
  4042e2:	f7ff bbaa 	b.w	403a3a <_dtoa_r+0x552>
  4042e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042e8:	2b02      	cmp	r3, #2
  4042ea:	dc23      	bgt.n	404334 <_dtoa_r+0xe4c>
  4042ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042ee:	e43b      	b.n	403b68 <_dtoa_r+0x680>
  4042f0:	f04f 0a02 	mov.w	sl, #2
  4042f4:	e4ed      	b.n	403cd2 <_dtoa_r+0x7ea>
  4042f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4042f8:	2b02      	cmp	r3, #2
  4042fa:	dc1b      	bgt.n	404334 <_dtoa_r+0xe4c>
  4042fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4042fe:	e7ef      	b.n	4042e0 <_dtoa_r+0xdf8>
  404300:	2500      	movs	r5, #0
  404302:	6465      	str	r5, [r4, #68]	; 0x44
  404304:	4629      	mov	r1, r5
  404306:	4620      	mov	r0, r4
  404308:	f000 fbe0 	bl	404acc <_Balloc>
  40430c:	f04f 33ff 	mov.w	r3, #4294967295
  404310:	930a      	str	r3, [sp, #40]	; 0x28
  404312:	930f      	str	r3, [sp, #60]	; 0x3c
  404314:	2301      	movs	r3, #1
  404316:	9004      	str	r0, [sp, #16]
  404318:	9525      	str	r5, [sp, #148]	; 0x94
  40431a:	6420      	str	r0, [r4, #64]	; 0x40
  40431c:	930b      	str	r3, [sp, #44]	; 0x2c
  40431e:	f7ff b9dd 	b.w	4036dc <_dtoa_r+0x1f4>
  404322:	2501      	movs	r5, #1
  404324:	f7ff b9a5 	b.w	403672 <_dtoa_r+0x18a>
  404328:	f43f ab69 	beq.w	4039fe <_dtoa_r+0x516>
  40432c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404330:	f7ff bbf9 	b.w	403b26 <_dtoa_r+0x63e>
  404334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404336:	930a      	str	r3, [sp, #40]	; 0x28
  404338:	e5e5      	b.n	403f06 <_dtoa_r+0xa1e>
  40433a:	bf00      	nop

0040433c <__libc_fini_array>:
  40433c:	b538      	push	{r3, r4, r5, lr}
  40433e:	4c0a      	ldr	r4, [pc, #40]	; (404368 <__libc_fini_array+0x2c>)
  404340:	4d0a      	ldr	r5, [pc, #40]	; (40436c <__libc_fini_array+0x30>)
  404342:	1b64      	subs	r4, r4, r5
  404344:	10a4      	asrs	r4, r4, #2
  404346:	d00a      	beq.n	40435e <__libc_fini_array+0x22>
  404348:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40434c:	3b01      	subs	r3, #1
  40434e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404352:	3c01      	subs	r4, #1
  404354:	f855 3904 	ldr.w	r3, [r5], #-4
  404358:	4798      	blx	r3
  40435a:	2c00      	cmp	r4, #0
  40435c:	d1f9      	bne.n	404352 <__libc_fini_array+0x16>
  40435e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404362:	f002 b987 	b.w	406674 <_fini>
  404366:	bf00      	nop
  404368:	00406684 	.word	0x00406684
  40436c:	00406680 	.word	0x00406680

00404370 <_localeconv_r>:
  404370:	4a04      	ldr	r2, [pc, #16]	; (404384 <_localeconv_r+0x14>)
  404372:	4b05      	ldr	r3, [pc, #20]	; (404388 <_localeconv_r+0x18>)
  404374:	6812      	ldr	r2, [r2, #0]
  404376:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404378:	2800      	cmp	r0, #0
  40437a:	bf08      	it	eq
  40437c:	4618      	moveq	r0, r3
  40437e:	30f0      	adds	r0, #240	; 0xf0
  404380:	4770      	bx	lr
  404382:	bf00      	nop
  404384:	20400010 	.word	0x20400010
  404388:	20400850 	.word	0x20400850

0040438c <_malloc_r>:
  40438c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404390:	f101 060b 	add.w	r6, r1, #11
  404394:	2e16      	cmp	r6, #22
  404396:	b083      	sub	sp, #12
  404398:	4605      	mov	r5, r0
  40439a:	f240 809e 	bls.w	4044da <_malloc_r+0x14e>
  40439e:	f036 0607 	bics.w	r6, r6, #7
  4043a2:	f100 80bd 	bmi.w	404520 <_malloc_r+0x194>
  4043a6:	42b1      	cmp	r1, r6
  4043a8:	f200 80ba 	bhi.w	404520 <_malloc_r+0x194>
  4043ac:	f000 fb8a 	bl	404ac4 <__malloc_lock>
  4043b0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4043b4:	f0c0 8293 	bcc.w	4048de <_malloc_r+0x552>
  4043b8:	0a73      	lsrs	r3, r6, #9
  4043ba:	f000 80b8 	beq.w	40452e <_malloc_r+0x1a2>
  4043be:	2b04      	cmp	r3, #4
  4043c0:	f200 8179 	bhi.w	4046b6 <_malloc_r+0x32a>
  4043c4:	09b3      	lsrs	r3, r6, #6
  4043c6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4043ca:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4043ce:	00c3      	lsls	r3, r0, #3
  4043d0:	4fbf      	ldr	r7, [pc, #764]	; (4046d0 <_malloc_r+0x344>)
  4043d2:	443b      	add	r3, r7
  4043d4:	f1a3 0108 	sub.w	r1, r3, #8
  4043d8:	685c      	ldr	r4, [r3, #4]
  4043da:	42a1      	cmp	r1, r4
  4043dc:	d106      	bne.n	4043ec <_malloc_r+0x60>
  4043de:	e00c      	b.n	4043fa <_malloc_r+0x6e>
  4043e0:	2a00      	cmp	r2, #0
  4043e2:	f280 80aa 	bge.w	40453a <_malloc_r+0x1ae>
  4043e6:	68e4      	ldr	r4, [r4, #12]
  4043e8:	42a1      	cmp	r1, r4
  4043ea:	d006      	beq.n	4043fa <_malloc_r+0x6e>
  4043ec:	6863      	ldr	r3, [r4, #4]
  4043ee:	f023 0303 	bic.w	r3, r3, #3
  4043f2:	1b9a      	subs	r2, r3, r6
  4043f4:	2a0f      	cmp	r2, #15
  4043f6:	ddf3      	ble.n	4043e0 <_malloc_r+0x54>
  4043f8:	4670      	mov	r0, lr
  4043fa:	693c      	ldr	r4, [r7, #16]
  4043fc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4046e4 <_malloc_r+0x358>
  404400:	4574      	cmp	r4, lr
  404402:	f000 81ab 	beq.w	40475c <_malloc_r+0x3d0>
  404406:	6863      	ldr	r3, [r4, #4]
  404408:	f023 0303 	bic.w	r3, r3, #3
  40440c:	1b9a      	subs	r2, r3, r6
  40440e:	2a0f      	cmp	r2, #15
  404410:	f300 8190 	bgt.w	404734 <_malloc_r+0x3a8>
  404414:	2a00      	cmp	r2, #0
  404416:	f8c7 e014 	str.w	lr, [r7, #20]
  40441a:	f8c7 e010 	str.w	lr, [r7, #16]
  40441e:	f280 809d 	bge.w	40455c <_malloc_r+0x1d0>
  404422:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404426:	f080 8161 	bcs.w	4046ec <_malloc_r+0x360>
  40442a:	08db      	lsrs	r3, r3, #3
  40442c:	f103 0c01 	add.w	ip, r3, #1
  404430:	1099      	asrs	r1, r3, #2
  404432:	687a      	ldr	r2, [r7, #4]
  404434:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404438:	f8c4 8008 	str.w	r8, [r4, #8]
  40443c:	2301      	movs	r3, #1
  40443e:	408b      	lsls	r3, r1
  404440:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404444:	4313      	orrs	r3, r2
  404446:	3908      	subs	r1, #8
  404448:	60e1      	str	r1, [r4, #12]
  40444a:	607b      	str	r3, [r7, #4]
  40444c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404450:	f8c8 400c 	str.w	r4, [r8, #12]
  404454:	1082      	asrs	r2, r0, #2
  404456:	2401      	movs	r4, #1
  404458:	4094      	lsls	r4, r2
  40445a:	429c      	cmp	r4, r3
  40445c:	f200 808b 	bhi.w	404576 <_malloc_r+0x1ea>
  404460:	421c      	tst	r4, r3
  404462:	d106      	bne.n	404472 <_malloc_r+0xe6>
  404464:	f020 0003 	bic.w	r0, r0, #3
  404468:	0064      	lsls	r4, r4, #1
  40446a:	421c      	tst	r4, r3
  40446c:	f100 0004 	add.w	r0, r0, #4
  404470:	d0fa      	beq.n	404468 <_malloc_r+0xdc>
  404472:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404476:	46cc      	mov	ip, r9
  404478:	4680      	mov	r8, r0
  40447a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40447e:	459c      	cmp	ip, r3
  404480:	d107      	bne.n	404492 <_malloc_r+0x106>
  404482:	e16d      	b.n	404760 <_malloc_r+0x3d4>
  404484:	2a00      	cmp	r2, #0
  404486:	f280 817b 	bge.w	404780 <_malloc_r+0x3f4>
  40448a:	68db      	ldr	r3, [r3, #12]
  40448c:	459c      	cmp	ip, r3
  40448e:	f000 8167 	beq.w	404760 <_malloc_r+0x3d4>
  404492:	6859      	ldr	r1, [r3, #4]
  404494:	f021 0103 	bic.w	r1, r1, #3
  404498:	1b8a      	subs	r2, r1, r6
  40449a:	2a0f      	cmp	r2, #15
  40449c:	ddf2      	ble.n	404484 <_malloc_r+0xf8>
  40449e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4044a2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4044a6:	9300      	str	r3, [sp, #0]
  4044a8:	199c      	adds	r4, r3, r6
  4044aa:	4628      	mov	r0, r5
  4044ac:	f046 0601 	orr.w	r6, r6, #1
  4044b0:	f042 0501 	orr.w	r5, r2, #1
  4044b4:	605e      	str	r6, [r3, #4]
  4044b6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4044ba:	f8cc 8008 	str.w	r8, [ip, #8]
  4044be:	617c      	str	r4, [r7, #20]
  4044c0:	613c      	str	r4, [r7, #16]
  4044c2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4044c6:	f8c4 e008 	str.w	lr, [r4, #8]
  4044ca:	6065      	str	r5, [r4, #4]
  4044cc:	505a      	str	r2, [r3, r1]
  4044ce:	f000 fafb 	bl	404ac8 <__malloc_unlock>
  4044d2:	9b00      	ldr	r3, [sp, #0]
  4044d4:	f103 0408 	add.w	r4, r3, #8
  4044d8:	e01e      	b.n	404518 <_malloc_r+0x18c>
  4044da:	2910      	cmp	r1, #16
  4044dc:	d820      	bhi.n	404520 <_malloc_r+0x194>
  4044de:	f000 faf1 	bl	404ac4 <__malloc_lock>
  4044e2:	2610      	movs	r6, #16
  4044e4:	2318      	movs	r3, #24
  4044e6:	2002      	movs	r0, #2
  4044e8:	4f79      	ldr	r7, [pc, #484]	; (4046d0 <_malloc_r+0x344>)
  4044ea:	443b      	add	r3, r7
  4044ec:	f1a3 0208 	sub.w	r2, r3, #8
  4044f0:	685c      	ldr	r4, [r3, #4]
  4044f2:	4294      	cmp	r4, r2
  4044f4:	f000 813d 	beq.w	404772 <_malloc_r+0x3e6>
  4044f8:	6863      	ldr	r3, [r4, #4]
  4044fa:	68e1      	ldr	r1, [r4, #12]
  4044fc:	68a6      	ldr	r6, [r4, #8]
  4044fe:	f023 0303 	bic.w	r3, r3, #3
  404502:	4423      	add	r3, r4
  404504:	4628      	mov	r0, r5
  404506:	685a      	ldr	r2, [r3, #4]
  404508:	60f1      	str	r1, [r6, #12]
  40450a:	f042 0201 	orr.w	r2, r2, #1
  40450e:	608e      	str	r6, [r1, #8]
  404510:	605a      	str	r2, [r3, #4]
  404512:	f000 fad9 	bl	404ac8 <__malloc_unlock>
  404516:	3408      	adds	r4, #8
  404518:	4620      	mov	r0, r4
  40451a:	b003      	add	sp, #12
  40451c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404520:	2400      	movs	r4, #0
  404522:	230c      	movs	r3, #12
  404524:	4620      	mov	r0, r4
  404526:	602b      	str	r3, [r5, #0]
  404528:	b003      	add	sp, #12
  40452a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40452e:	2040      	movs	r0, #64	; 0x40
  404530:	f44f 7300 	mov.w	r3, #512	; 0x200
  404534:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404538:	e74a      	b.n	4043d0 <_malloc_r+0x44>
  40453a:	4423      	add	r3, r4
  40453c:	68e1      	ldr	r1, [r4, #12]
  40453e:	685a      	ldr	r2, [r3, #4]
  404540:	68a6      	ldr	r6, [r4, #8]
  404542:	f042 0201 	orr.w	r2, r2, #1
  404546:	60f1      	str	r1, [r6, #12]
  404548:	4628      	mov	r0, r5
  40454a:	608e      	str	r6, [r1, #8]
  40454c:	605a      	str	r2, [r3, #4]
  40454e:	f000 fabb 	bl	404ac8 <__malloc_unlock>
  404552:	3408      	adds	r4, #8
  404554:	4620      	mov	r0, r4
  404556:	b003      	add	sp, #12
  404558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40455c:	4423      	add	r3, r4
  40455e:	4628      	mov	r0, r5
  404560:	685a      	ldr	r2, [r3, #4]
  404562:	f042 0201 	orr.w	r2, r2, #1
  404566:	605a      	str	r2, [r3, #4]
  404568:	f000 faae 	bl	404ac8 <__malloc_unlock>
  40456c:	3408      	adds	r4, #8
  40456e:	4620      	mov	r0, r4
  404570:	b003      	add	sp, #12
  404572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404576:	68bc      	ldr	r4, [r7, #8]
  404578:	6863      	ldr	r3, [r4, #4]
  40457a:	f023 0803 	bic.w	r8, r3, #3
  40457e:	45b0      	cmp	r8, r6
  404580:	d304      	bcc.n	40458c <_malloc_r+0x200>
  404582:	eba8 0306 	sub.w	r3, r8, r6
  404586:	2b0f      	cmp	r3, #15
  404588:	f300 8085 	bgt.w	404696 <_malloc_r+0x30a>
  40458c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4046e8 <_malloc_r+0x35c>
  404590:	4b50      	ldr	r3, [pc, #320]	; (4046d4 <_malloc_r+0x348>)
  404592:	f8d9 2000 	ldr.w	r2, [r9]
  404596:	681b      	ldr	r3, [r3, #0]
  404598:	3201      	adds	r2, #1
  40459a:	4433      	add	r3, r6
  40459c:	eb04 0a08 	add.w	sl, r4, r8
  4045a0:	f000 8155 	beq.w	40484e <_malloc_r+0x4c2>
  4045a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4045a8:	330f      	adds	r3, #15
  4045aa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4045ae:	f02b 0b0f 	bic.w	fp, fp, #15
  4045b2:	4659      	mov	r1, fp
  4045b4:	4628      	mov	r0, r5
  4045b6:	f000 fd83 	bl	4050c0 <_sbrk_r>
  4045ba:	1c41      	adds	r1, r0, #1
  4045bc:	4602      	mov	r2, r0
  4045be:	f000 80fc 	beq.w	4047ba <_malloc_r+0x42e>
  4045c2:	4582      	cmp	sl, r0
  4045c4:	f200 80f7 	bhi.w	4047b6 <_malloc_r+0x42a>
  4045c8:	4b43      	ldr	r3, [pc, #268]	; (4046d8 <_malloc_r+0x34c>)
  4045ca:	6819      	ldr	r1, [r3, #0]
  4045cc:	4459      	add	r1, fp
  4045ce:	6019      	str	r1, [r3, #0]
  4045d0:	f000 814d 	beq.w	40486e <_malloc_r+0x4e2>
  4045d4:	f8d9 0000 	ldr.w	r0, [r9]
  4045d8:	3001      	adds	r0, #1
  4045da:	bf1b      	ittet	ne
  4045dc:	eba2 0a0a 	subne.w	sl, r2, sl
  4045e0:	4451      	addne	r1, sl
  4045e2:	f8c9 2000 	streq.w	r2, [r9]
  4045e6:	6019      	strne	r1, [r3, #0]
  4045e8:	f012 0107 	ands.w	r1, r2, #7
  4045ec:	f000 8115 	beq.w	40481a <_malloc_r+0x48e>
  4045f0:	f1c1 0008 	rsb	r0, r1, #8
  4045f4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4045f8:	4402      	add	r2, r0
  4045fa:	3108      	adds	r1, #8
  4045fc:	eb02 090b 	add.w	r9, r2, fp
  404600:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404604:	eba1 0909 	sub.w	r9, r1, r9
  404608:	4649      	mov	r1, r9
  40460a:	4628      	mov	r0, r5
  40460c:	9301      	str	r3, [sp, #4]
  40460e:	9200      	str	r2, [sp, #0]
  404610:	f000 fd56 	bl	4050c0 <_sbrk_r>
  404614:	1c43      	adds	r3, r0, #1
  404616:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40461a:	f000 8143 	beq.w	4048a4 <_malloc_r+0x518>
  40461e:	1a80      	subs	r0, r0, r2
  404620:	4448      	add	r0, r9
  404622:	f040 0001 	orr.w	r0, r0, #1
  404626:	6819      	ldr	r1, [r3, #0]
  404628:	60ba      	str	r2, [r7, #8]
  40462a:	4449      	add	r1, r9
  40462c:	42bc      	cmp	r4, r7
  40462e:	6050      	str	r0, [r2, #4]
  404630:	6019      	str	r1, [r3, #0]
  404632:	d017      	beq.n	404664 <_malloc_r+0x2d8>
  404634:	f1b8 0f0f 	cmp.w	r8, #15
  404638:	f240 80fb 	bls.w	404832 <_malloc_r+0x4a6>
  40463c:	6860      	ldr	r0, [r4, #4]
  40463e:	f1a8 020c 	sub.w	r2, r8, #12
  404642:	f022 0207 	bic.w	r2, r2, #7
  404646:	eb04 0e02 	add.w	lr, r4, r2
  40464a:	f000 0001 	and.w	r0, r0, #1
  40464e:	f04f 0c05 	mov.w	ip, #5
  404652:	4310      	orrs	r0, r2
  404654:	2a0f      	cmp	r2, #15
  404656:	6060      	str	r0, [r4, #4]
  404658:	f8ce c004 	str.w	ip, [lr, #4]
  40465c:	f8ce c008 	str.w	ip, [lr, #8]
  404660:	f200 8117 	bhi.w	404892 <_malloc_r+0x506>
  404664:	4b1d      	ldr	r3, [pc, #116]	; (4046dc <_malloc_r+0x350>)
  404666:	68bc      	ldr	r4, [r7, #8]
  404668:	681a      	ldr	r2, [r3, #0]
  40466a:	4291      	cmp	r1, r2
  40466c:	bf88      	it	hi
  40466e:	6019      	strhi	r1, [r3, #0]
  404670:	4b1b      	ldr	r3, [pc, #108]	; (4046e0 <_malloc_r+0x354>)
  404672:	681a      	ldr	r2, [r3, #0]
  404674:	4291      	cmp	r1, r2
  404676:	6862      	ldr	r2, [r4, #4]
  404678:	bf88      	it	hi
  40467a:	6019      	strhi	r1, [r3, #0]
  40467c:	f022 0203 	bic.w	r2, r2, #3
  404680:	4296      	cmp	r6, r2
  404682:	eba2 0306 	sub.w	r3, r2, r6
  404686:	d801      	bhi.n	40468c <_malloc_r+0x300>
  404688:	2b0f      	cmp	r3, #15
  40468a:	dc04      	bgt.n	404696 <_malloc_r+0x30a>
  40468c:	4628      	mov	r0, r5
  40468e:	f000 fa1b 	bl	404ac8 <__malloc_unlock>
  404692:	2400      	movs	r4, #0
  404694:	e740      	b.n	404518 <_malloc_r+0x18c>
  404696:	19a2      	adds	r2, r4, r6
  404698:	f043 0301 	orr.w	r3, r3, #1
  40469c:	f046 0601 	orr.w	r6, r6, #1
  4046a0:	6066      	str	r6, [r4, #4]
  4046a2:	4628      	mov	r0, r5
  4046a4:	60ba      	str	r2, [r7, #8]
  4046a6:	6053      	str	r3, [r2, #4]
  4046a8:	f000 fa0e 	bl	404ac8 <__malloc_unlock>
  4046ac:	3408      	adds	r4, #8
  4046ae:	4620      	mov	r0, r4
  4046b0:	b003      	add	sp, #12
  4046b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046b6:	2b14      	cmp	r3, #20
  4046b8:	d971      	bls.n	40479e <_malloc_r+0x412>
  4046ba:	2b54      	cmp	r3, #84	; 0x54
  4046bc:	f200 80a3 	bhi.w	404806 <_malloc_r+0x47a>
  4046c0:	0b33      	lsrs	r3, r6, #12
  4046c2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4046c6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4046ca:	00c3      	lsls	r3, r0, #3
  4046cc:	e680      	b.n	4043d0 <_malloc_r+0x44>
  4046ce:	bf00      	nop
  4046d0:	20400440 	.word	0x20400440
  4046d4:	20400a84 	.word	0x20400a84
  4046d8:	20400a54 	.word	0x20400a54
  4046dc:	20400a7c 	.word	0x20400a7c
  4046e0:	20400a80 	.word	0x20400a80
  4046e4:	20400448 	.word	0x20400448
  4046e8:	20400848 	.word	0x20400848
  4046ec:	0a5a      	lsrs	r2, r3, #9
  4046ee:	2a04      	cmp	r2, #4
  4046f0:	d95b      	bls.n	4047aa <_malloc_r+0x41e>
  4046f2:	2a14      	cmp	r2, #20
  4046f4:	f200 80ae 	bhi.w	404854 <_malloc_r+0x4c8>
  4046f8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4046fc:	00c9      	lsls	r1, r1, #3
  4046fe:	325b      	adds	r2, #91	; 0x5b
  404700:	eb07 0c01 	add.w	ip, r7, r1
  404704:	5879      	ldr	r1, [r7, r1]
  404706:	f1ac 0c08 	sub.w	ip, ip, #8
  40470a:	458c      	cmp	ip, r1
  40470c:	f000 8088 	beq.w	404820 <_malloc_r+0x494>
  404710:	684a      	ldr	r2, [r1, #4]
  404712:	f022 0203 	bic.w	r2, r2, #3
  404716:	4293      	cmp	r3, r2
  404718:	d273      	bcs.n	404802 <_malloc_r+0x476>
  40471a:	6889      	ldr	r1, [r1, #8]
  40471c:	458c      	cmp	ip, r1
  40471e:	d1f7      	bne.n	404710 <_malloc_r+0x384>
  404720:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404724:	687b      	ldr	r3, [r7, #4]
  404726:	60e2      	str	r2, [r4, #12]
  404728:	f8c4 c008 	str.w	ip, [r4, #8]
  40472c:	6094      	str	r4, [r2, #8]
  40472e:	f8cc 400c 	str.w	r4, [ip, #12]
  404732:	e68f      	b.n	404454 <_malloc_r+0xc8>
  404734:	19a1      	adds	r1, r4, r6
  404736:	f046 0c01 	orr.w	ip, r6, #1
  40473a:	f042 0601 	orr.w	r6, r2, #1
  40473e:	f8c4 c004 	str.w	ip, [r4, #4]
  404742:	4628      	mov	r0, r5
  404744:	6179      	str	r1, [r7, #20]
  404746:	6139      	str	r1, [r7, #16]
  404748:	f8c1 e00c 	str.w	lr, [r1, #12]
  40474c:	f8c1 e008 	str.w	lr, [r1, #8]
  404750:	604e      	str	r6, [r1, #4]
  404752:	50e2      	str	r2, [r4, r3]
  404754:	f000 f9b8 	bl	404ac8 <__malloc_unlock>
  404758:	3408      	adds	r4, #8
  40475a:	e6dd      	b.n	404518 <_malloc_r+0x18c>
  40475c:	687b      	ldr	r3, [r7, #4]
  40475e:	e679      	b.n	404454 <_malloc_r+0xc8>
  404760:	f108 0801 	add.w	r8, r8, #1
  404764:	f018 0f03 	tst.w	r8, #3
  404768:	f10c 0c08 	add.w	ip, ip, #8
  40476c:	f47f ae85 	bne.w	40447a <_malloc_r+0xee>
  404770:	e02d      	b.n	4047ce <_malloc_r+0x442>
  404772:	68dc      	ldr	r4, [r3, #12]
  404774:	42a3      	cmp	r3, r4
  404776:	bf08      	it	eq
  404778:	3002      	addeq	r0, #2
  40477a:	f43f ae3e 	beq.w	4043fa <_malloc_r+0x6e>
  40477e:	e6bb      	b.n	4044f8 <_malloc_r+0x16c>
  404780:	4419      	add	r1, r3
  404782:	461c      	mov	r4, r3
  404784:	684a      	ldr	r2, [r1, #4]
  404786:	68db      	ldr	r3, [r3, #12]
  404788:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40478c:	f042 0201 	orr.w	r2, r2, #1
  404790:	604a      	str	r2, [r1, #4]
  404792:	4628      	mov	r0, r5
  404794:	60f3      	str	r3, [r6, #12]
  404796:	609e      	str	r6, [r3, #8]
  404798:	f000 f996 	bl	404ac8 <__malloc_unlock>
  40479c:	e6bc      	b.n	404518 <_malloc_r+0x18c>
  40479e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4047a2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4047a6:	00c3      	lsls	r3, r0, #3
  4047a8:	e612      	b.n	4043d0 <_malloc_r+0x44>
  4047aa:	099a      	lsrs	r2, r3, #6
  4047ac:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4047b0:	00c9      	lsls	r1, r1, #3
  4047b2:	3238      	adds	r2, #56	; 0x38
  4047b4:	e7a4      	b.n	404700 <_malloc_r+0x374>
  4047b6:	42bc      	cmp	r4, r7
  4047b8:	d054      	beq.n	404864 <_malloc_r+0x4d8>
  4047ba:	68bc      	ldr	r4, [r7, #8]
  4047bc:	6862      	ldr	r2, [r4, #4]
  4047be:	f022 0203 	bic.w	r2, r2, #3
  4047c2:	e75d      	b.n	404680 <_malloc_r+0x2f4>
  4047c4:	f859 3908 	ldr.w	r3, [r9], #-8
  4047c8:	4599      	cmp	r9, r3
  4047ca:	f040 8086 	bne.w	4048da <_malloc_r+0x54e>
  4047ce:	f010 0f03 	tst.w	r0, #3
  4047d2:	f100 30ff 	add.w	r0, r0, #4294967295
  4047d6:	d1f5      	bne.n	4047c4 <_malloc_r+0x438>
  4047d8:	687b      	ldr	r3, [r7, #4]
  4047da:	ea23 0304 	bic.w	r3, r3, r4
  4047de:	607b      	str	r3, [r7, #4]
  4047e0:	0064      	lsls	r4, r4, #1
  4047e2:	429c      	cmp	r4, r3
  4047e4:	f63f aec7 	bhi.w	404576 <_malloc_r+0x1ea>
  4047e8:	2c00      	cmp	r4, #0
  4047ea:	f43f aec4 	beq.w	404576 <_malloc_r+0x1ea>
  4047ee:	421c      	tst	r4, r3
  4047f0:	4640      	mov	r0, r8
  4047f2:	f47f ae3e 	bne.w	404472 <_malloc_r+0xe6>
  4047f6:	0064      	lsls	r4, r4, #1
  4047f8:	421c      	tst	r4, r3
  4047fa:	f100 0004 	add.w	r0, r0, #4
  4047fe:	d0fa      	beq.n	4047f6 <_malloc_r+0x46a>
  404800:	e637      	b.n	404472 <_malloc_r+0xe6>
  404802:	468c      	mov	ip, r1
  404804:	e78c      	b.n	404720 <_malloc_r+0x394>
  404806:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40480a:	d815      	bhi.n	404838 <_malloc_r+0x4ac>
  40480c:	0bf3      	lsrs	r3, r6, #15
  40480e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404812:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404816:	00c3      	lsls	r3, r0, #3
  404818:	e5da      	b.n	4043d0 <_malloc_r+0x44>
  40481a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40481e:	e6ed      	b.n	4045fc <_malloc_r+0x270>
  404820:	687b      	ldr	r3, [r7, #4]
  404822:	1092      	asrs	r2, r2, #2
  404824:	2101      	movs	r1, #1
  404826:	fa01 f202 	lsl.w	r2, r1, r2
  40482a:	4313      	orrs	r3, r2
  40482c:	607b      	str	r3, [r7, #4]
  40482e:	4662      	mov	r2, ip
  404830:	e779      	b.n	404726 <_malloc_r+0x39a>
  404832:	2301      	movs	r3, #1
  404834:	6053      	str	r3, [r2, #4]
  404836:	e729      	b.n	40468c <_malloc_r+0x300>
  404838:	f240 5254 	movw	r2, #1364	; 0x554
  40483c:	4293      	cmp	r3, r2
  40483e:	d822      	bhi.n	404886 <_malloc_r+0x4fa>
  404840:	0cb3      	lsrs	r3, r6, #18
  404842:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404846:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40484a:	00c3      	lsls	r3, r0, #3
  40484c:	e5c0      	b.n	4043d0 <_malloc_r+0x44>
  40484e:	f103 0b10 	add.w	fp, r3, #16
  404852:	e6ae      	b.n	4045b2 <_malloc_r+0x226>
  404854:	2a54      	cmp	r2, #84	; 0x54
  404856:	d829      	bhi.n	4048ac <_malloc_r+0x520>
  404858:	0b1a      	lsrs	r2, r3, #12
  40485a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40485e:	00c9      	lsls	r1, r1, #3
  404860:	326e      	adds	r2, #110	; 0x6e
  404862:	e74d      	b.n	404700 <_malloc_r+0x374>
  404864:	4b20      	ldr	r3, [pc, #128]	; (4048e8 <_malloc_r+0x55c>)
  404866:	6819      	ldr	r1, [r3, #0]
  404868:	4459      	add	r1, fp
  40486a:	6019      	str	r1, [r3, #0]
  40486c:	e6b2      	b.n	4045d4 <_malloc_r+0x248>
  40486e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404872:	2800      	cmp	r0, #0
  404874:	f47f aeae 	bne.w	4045d4 <_malloc_r+0x248>
  404878:	eb08 030b 	add.w	r3, r8, fp
  40487c:	68ba      	ldr	r2, [r7, #8]
  40487e:	f043 0301 	orr.w	r3, r3, #1
  404882:	6053      	str	r3, [r2, #4]
  404884:	e6ee      	b.n	404664 <_malloc_r+0x2d8>
  404886:	207f      	movs	r0, #127	; 0x7f
  404888:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40488c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404890:	e59e      	b.n	4043d0 <_malloc_r+0x44>
  404892:	f104 0108 	add.w	r1, r4, #8
  404896:	4628      	mov	r0, r5
  404898:	9300      	str	r3, [sp, #0]
  40489a:	f000 fdef 	bl	40547c <_free_r>
  40489e:	9b00      	ldr	r3, [sp, #0]
  4048a0:	6819      	ldr	r1, [r3, #0]
  4048a2:	e6df      	b.n	404664 <_malloc_r+0x2d8>
  4048a4:	2001      	movs	r0, #1
  4048a6:	f04f 0900 	mov.w	r9, #0
  4048aa:	e6bc      	b.n	404626 <_malloc_r+0x29a>
  4048ac:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4048b0:	d805      	bhi.n	4048be <_malloc_r+0x532>
  4048b2:	0bda      	lsrs	r2, r3, #15
  4048b4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4048b8:	00c9      	lsls	r1, r1, #3
  4048ba:	3277      	adds	r2, #119	; 0x77
  4048bc:	e720      	b.n	404700 <_malloc_r+0x374>
  4048be:	f240 5154 	movw	r1, #1364	; 0x554
  4048c2:	428a      	cmp	r2, r1
  4048c4:	d805      	bhi.n	4048d2 <_malloc_r+0x546>
  4048c6:	0c9a      	lsrs	r2, r3, #18
  4048c8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4048cc:	00c9      	lsls	r1, r1, #3
  4048ce:	327c      	adds	r2, #124	; 0x7c
  4048d0:	e716      	b.n	404700 <_malloc_r+0x374>
  4048d2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4048d6:	227e      	movs	r2, #126	; 0x7e
  4048d8:	e712      	b.n	404700 <_malloc_r+0x374>
  4048da:	687b      	ldr	r3, [r7, #4]
  4048dc:	e780      	b.n	4047e0 <_malloc_r+0x454>
  4048de:	08f0      	lsrs	r0, r6, #3
  4048e0:	f106 0308 	add.w	r3, r6, #8
  4048e4:	e600      	b.n	4044e8 <_malloc_r+0x15c>
  4048e6:	bf00      	nop
  4048e8:	20400a54 	.word	0x20400a54
  4048ec:	00000000 	.word	0x00000000

004048f0 <memchr>:
  4048f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4048f4:	2a10      	cmp	r2, #16
  4048f6:	db2b      	blt.n	404950 <memchr+0x60>
  4048f8:	f010 0f07 	tst.w	r0, #7
  4048fc:	d008      	beq.n	404910 <memchr+0x20>
  4048fe:	f810 3b01 	ldrb.w	r3, [r0], #1
  404902:	3a01      	subs	r2, #1
  404904:	428b      	cmp	r3, r1
  404906:	d02d      	beq.n	404964 <memchr+0x74>
  404908:	f010 0f07 	tst.w	r0, #7
  40490c:	b342      	cbz	r2, 404960 <memchr+0x70>
  40490e:	d1f6      	bne.n	4048fe <memchr+0xe>
  404910:	b4f0      	push	{r4, r5, r6, r7}
  404912:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404916:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40491a:	f022 0407 	bic.w	r4, r2, #7
  40491e:	f07f 0700 	mvns.w	r7, #0
  404922:	2300      	movs	r3, #0
  404924:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404928:	3c08      	subs	r4, #8
  40492a:	ea85 0501 	eor.w	r5, r5, r1
  40492e:	ea86 0601 	eor.w	r6, r6, r1
  404932:	fa85 f547 	uadd8	r5, r5, r7
  404936:	faa3 f587 	sel	r5, r3, r7
  40493a:	fa86 f647 	uadd8	r6, r6, r7
  40493e:	faa5 f687 	sel	r6, r5, r7
  404942:	b98e      	cbnz	r6, 404968 <memchr+0x78>
  404944:	d1ee      	bne.n	404924 <memchr+0x34>
  404946:	bcf0      	pop	{r4, r5, r6, r7}
  404948:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40494c:	f002 0207 	and.w	r2, r2, #7
  404950:	b132      	cbz	r2, 404960 <memchr+0x70>
  404952:	f810 3b01 	ldrb.w	r3, [r0], #1
  404956:	3a01      	subs	r2, #1
  404958:	ea83 0301 	eor.w	r3, r3, r1
  40495c:	b113      	cbz	r3, 404964 <memchr+0x74>
  40495e:	d1f8      	bne.n	404952 <memchr+0x62>
  404960:	2000      	movs	r0, #0
  404962:	4770      	bx	lr
  404964:	3801      	subs	r0, #1
  404966:	4770      	bx	lr
  404968:	2d00      	cmp	r5, #0
  40496a:	bf06      	itte	eq
  40496c:	4635      	moveq	r5, r6
  40496e:	3803      	subeq	r0, #3
  404970:	3807      	subne	r0, #7
  404972:	f015 0f01 	tst.w	r5, #1
  404976:	d107      	bne.n	404988 <memchr+0x98>
  404978:	3001      	adds	r0, #1
  40497a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40497e:	bf02      	ittt	eq
  404980:	3001      	addeq	r0, #1
  404982:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404986:	3001      	addeq	r0, #1
  404988:	bcf0      	pop	{r4, r5, r6, r7}
  40498a:	3801      	subs	r0, #1
  40498c:	4770      	bx	lr
  40498e:	bf00      	nop

00404990 <memcpy>:
  404990:	4684      	mov	ip, r0
  404992:	ea41 0300 	orr.w	r3, r1, r0
  404996:	f013 0303 	ands.w	r3, r3, #3
  40499a:	d16d      	bne.n	404a78 <memcpy+0xe8>
  40499c:	3a40      	subs	r2, #64	; 0x40
  40499e:	d341      	bcc.n	404a24 <memcpy+0x94>
  4049a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049a4:	f840 3b04 	str.w	r3, [r0], #4
  4049a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ac:	f840 3b04 	str.w	r3, [r0], #4
  4049b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049b4:	f840 3b04 	str.w	r3, [r0], #4
  4049b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049bc:	f840 3b04 	str.w	r3, [r0], #4
  4049c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049c4:	f840 3b04 	str.w	r3, [r0], #4
  4049c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049cc:	f840 3b04 	str.w	r3, [r0], #4
  4049d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049d4:	f840 3b04 	str.w	r3, [r0], #4
  4049d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049dc:	f840 3b04 	str.w	r3, [r0], #4
  4049e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049e4:	f840 3b04 	str.w	r3, [r0], #4
  4049e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049ec:	f840 3b04 	str.w	r3, [r0], #4
  4049f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4049f4:	f840 3b04 	str.w	r3, [r0], #4
  4049f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4049fc:	f840 3b04 	str.w	r3, [r0], #4
  404a00:	f851 3b04 	ldr.w	r3, [r1], #4
  404a04:	f840 3b04 	str.w	r3, [r0], #4
  404a08:	f851 3b04 	ldr.w	r3, [r1], #4
  404a0c:	f840 3b04 	str.w	r3, [r0], #4
  404a10:	f851 3b04 	ldr.w	r3, [r1], #4
  404a14:	f840 3b04 	str.w	r3, [r0], #4
  404a18:	f851 3b04 	ldr.w	r3, [r1], #4
  404a1c:	f840 3b04 	str.w	r3, [r0], #4
  404a20:	3a40      	subs	r2, #64	; 0x40
  404a22:	d2bd      	bcs.n	4049a0 <memcpy+0x10>
  404a24:	3230      	adds	r2, #48	; 0x30
  404a26:	d311      	bcc.n	404a4c <memcpy+0xbc>
  404a28:	f851 3b04 	ldr.w	r3, [r1], #4
  404a2c:	f840 3b04 	str.w	r3, [r0], #4
  404a30:	f851 3b04 	ldr.w	r3, [r1], #4
  404a34:	f840 3b04 	str.w	r3, [r0], #4
  404a38:	f851 3b04 	ldr.w	r3, [r1], #4
  404a3c:	f840 3b04 	str.w	r3, [r0], #4
  404a40:	f851 3b04 	ldr.w	r3, [r1], #4
  404a44:	f840 3b04 	str.w	r3, [r0], #4
  404a48:	3a10      	subs	r2, #16
  404a4a:	d2ed      	bcs.n	404a28 <memcpy+0x98>
  404a4c:	320c      	adds	r2, #12
  404a4e:	d305      	bcc.n	404a5c <memcpy+0xcc>
  404a50:	f851 3b04 	ldr.w	r3, [r1], #4
  404a54:	f840 3b04 	str.w	r3, [r0], #4
  404a58:	3a04      	subs	r2, #4
  404a5a:	d2f9      	bcs.n	404a50 <memcpy+0xc0>
  404a5c:	3204      	adds	r2, #4
  404a5e:	d008      	beq.n	404a72 <memcpy+0xe2>
  404a60:	07d2      	lsls	r2, r2, #31
  404a62:	bf1c      	itt	ne
  404a64:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a68:	f800 3b01 	strbne.w	r3, [r0], #1
  404a6c:	d301      	bcc.n	404a72 <memcpy+0xe2>
  404a6e:	880b      	ldrh	r3, [r1, #0]
  404a70:	8003      	strh	r3, [r0, #0]
  404a72:	4660      	mov	r0, ip
  404a74:	4770      	bx	lr
  404a76:	bf00      	nop
  404a78:	2a08      	cmp	r2, #8
  404a7a:	d313      	bcc.n	404aa4 <memcpy+0x114>
  404a7c:	078b      	lsls	r3, r1, #30
  404a7e:	d08d      	beq.n	40499c <memcpy+0xc>
  404a80:	f010 0303 	ands.w	r3, r0, #3
  404a84:	d08a      	beq.n	40499c <memcpy+0xc>
  404a86:	f1c3 0304 	rsb	r3, r3, #4
  404a8a:	1ad2      	subs	r2, r2, r3
  404a8c:	07db      	lsls	r3, r3, #31
  404a8e:	bf1c      	itt	ne
  404a90:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404a94:	f800 3b01 	strbne.w	r3, [r0], #1
  404a98:	d380      	bcc.n	40499c <memcpy+0xc>
  404a9a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404a9e:	f820 3b02 	strh.w	r3, [r0], #2
  404aa2:	e77b      	b.n	40499c <memcpy+0xc>
  404aa4:	3a04      	subs	r2, #4
  404aa6:	d3d9      	bcc.n	404a5c <memcpy+0xcc>
  404aa8:	3a01      	subs	r2, #1
  404aaa:	f811 3b01 	ldrb.w	r3, [r1], #1
  404aae:	f800 3b01 	strb.w	r3, [r0], #1
  404ab2:	d2f9      	bcs.n	404aa8 <memcpy+0x118>
  404ab4:	780b      	ldrb	r3, [r1, #0]
  404ab6:	7003      	strb	r3, [r0, #0]
  404ab8:	784b      	ldrb	r3, [r1, #1]
  404aba:	7043      	strb	r3, [r0, #1]
  404abc:	788b      	ldrb	r3, [r1, #2]
  404abe:	7083      	strb	r3, [r0, #2]
  404ac0:	4660      	mov	r0, ip
  404ac2:	4770      	bx	lr

00404ac4 <__malloc_lock>:
  404ac4:	4770      	bx	lr
  404ac6:	bf00      	nop

00404ac8 <__malloc_unlock>:
  404ac8:	4770      	bx	lr
  404aca:	bf00      	nop

00404acc <_Balloc>:
  404acc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404ace:	b570      	push	{r4, r5, r6, lr}
  404ad0:	4605      	mov	r5, r0
  404ad2:	460c      	mov	r4, r1
  404ad4:	b14b      	cbz	r3, 404aea <_Balloc+0x1e>
  404ad6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404ada:	b180      	cbz	r0, 404afe <_Balloc+0x32>
  404adc:	6802      	ldr	r2, [r0, #0]
  404ade:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404ae2:	2300      	movs	r3, #0
  404ae4:	6103      	str	r3, [r0, #16]
  404ae6:	60c3      	str	r3, [r0, #12]
  404ae8:	bd70      	pop	{r4, r5, r6, pc}
  404aea:	2221      	movs	r2, #33	; 0x21
  404aec:	2104      	movs	r1, #4
  404aee:	f000 fc45 	bl	40537c <_calloc_r>
  404af2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404af4:	4603      	mov	r3, r0
  404af6:	2800      	cmp	r0, #0
  404af8:	d1ed      	bne.n	404ad6 <_Balloc+0xa>
  404afa:	2000      	movs	r0, #0
  404afc:	bd70      	pop	{r4, r5, r6, pc}
  404afe:	2101      	movs	r1, #1
  404b00:	fa01 f604 	lsl.w	r6, r1, r4
  404b04:	1d72      	adds	r2, r6, #5
  404b06:	4628      	mov	r0, r5
  404b08:	0092      	lsls	r2, r2, #2
  404b0a:	f000 fc37 	bl	40537c <_calloc_r>
  404b0e:	2800      	cmp	r0, #0
  404b10:	d0f3      	beq.n	404afa <_Balloc+0x2e>
  404b12:	6044      	str	r4, [r0, #4]
  404b14:	6086      	str	r6, [r0, #8]
  404b16:	e7e4      	b.n	404ae2 <_Balloc+0x16>

00404b18 <_Bfree>:
  404b18:	b131      	cbz	r1, 404b28 <_Bfree+0x10>
  404b1a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404b1c:	684a      	ldr	r2, [r1, #4]
  404b1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404b22:	6008      	str	r0, [r1, #0]
  404b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404b28:	4770      	bx	lr
  404b2a:	bf00      	nop

00404b2c <__multadd>:
  404b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b2e:	690c      	ldr	r4, [r1, #16]
  404b30:	b083      	sub	sp, #12
  404b32:	460d      	mov	r5, r1
  404b34:	4606      	mov	r6, r0
  404b36:	f101 0e14 	add.w	lr, r1, #20
  404b3a:	2700      	movs	r7, #0
  404b3c:	f8de 0000 	ldr.w	r0, [lr]
  404b40:	b281      	uxth	r1, r0
  404b42:	fb02 3301 	mla	r3, r2, r1, r3
  404b46:	0c01      	lsrs	r1, r0, #16
  404b48:	0c18      	lsrs	r0, r3, #16
  404b4a:	fb02 0101 	mla	r1, r2, r1, r0
  404b4e:	b29b      	uxth	r3, r3
  404b50:	3701      	adds	r7, #1
  404b52:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404b56:	42bc      	cmp	r4, r7
  404b58:	f84e 3b04 	str.w	r3, [lr], #4
  404b5c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404b60:	dcec      	bgt.n	404b3c <__multadd+0x10>
  404b62:	b13b      	cbz	r3, 404b74 <__multadd+0x48>
  404b64:	68aa      	ldr	r2, [r5, #8]
  404b66:	4294      	cmp	r4, r2
  404b68:	da07      	bge.n	404b7a <__multadd+0x4e>
  404b6a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404b6e:	3401      	adds	r4, #1
  404b70:	6153      	str	r3, [r2, #20]
  404b72:	612c      	str	r4, [r5, #16]
  404b74:	4628      	mov	r0, r5
  404b76:	b003      	add	sp, #12
  404b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b7a:	6869      	ldr	r1, [r5, #4]
  404b7c:	9301      	str	r3, [sp, #4]
  404b7e:	3101      	adds	r1, #1
  404b80:	4630      	mov	r0, r6
  404b82:	f7ff ffa3 	bl	404acc <_Balloc>
  404b86:	692a      	ldr	r2, [r5, #16]
  404b88:	3202      	adds	r2, #2
  404b8a:	f105 010c 	add.w	r1, r5, #12
  404b8e:	4607      	mov	r7, r0
  404b90:	0092      	lsls	r2, r2, #2
  404b92:	300c      	adds	r0, #12
  404b94:	f7ff fefc 	bl	404990 <memcpy>
  404b98:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404b9a:	6869      	ldr	r1, [r5, #4]
  404b9c:	9b01      	ldr	r3, [sp, #4]
  404b9e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404ba2:	6028      	str	r0, [r5, #0]
  404ba4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404ba8:	463d      	mov	r5, r7
  404baa:	e7de      	b.n	404b6a <__multadd+0x3e>

00404bac <__hi0bits>:
  404bac:	0c02      	lsrs	r2, r0, #16
  404bae:	0412      	lsls	r2, r2, #16
  404bb0:	4603      	mov	r3, r0
  404bb2:	b9b2      	cbnz	r2, 404be2 <__hi0bits+0x36>
  404bb4:	0403      	lsls	r3, r0, #16
  404bb6:	2010      	movs	r0, #16
  404bb8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404bbc:	bf04      	itt	eq
  404bbe:	021b      	lsleq	r3, r3, #8
  404bc0:	3008      	addeq	r0, #8
  404bc2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404bc6:	bf04      	itt	eq
  404bc8:	011b      	lsleq	r3, r3, #4
  404bca:	3004      	addeq	r0, #4
  404bcc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404bd0:	bf04      	itt	eq
  404bd2:	009b      	lsleq	r3, r3, #2
  404bd4:	3002      	addeq	r0, #2
  404bd6:	2b00      	cmp	r3, #0
  404bd8:	db02      	blt.n	404be0 <__hi0bits+0x34>
  404bda:	005b      	lsls	r3, r3, #1
  404bdc:	d403      	bmi.n	404be6 <__hi0bits+0x3a>
  404bde:	2020      	movs	r0, #32
  404be0:	4770      	bx	lr
  404be2:	2000      	movs	r0, #0
  404be4:	e7e8      	b.n	404bb8 <__hi0bits+0xc>
  404be6:	3001      	adds	r0, #1
  404be8:	4770      	bx	lr
  404bea:	bf00      	nop

00404bec <__lo0bits>:
  404bec:	6803      	ldr	r3, [r0, #0]
  404bee:	f013 0207 	ands.w	r2, r3, #7
  404bf2:	4601      	mov	r1, r0
  404bf4:	d007      	beq.n	404c06 <__lo0bits+0x1a>
  404bf6:	07da      	lsls	r2, r3, #31
  404bf8:	d421      	bmi.n	404c3e <__lo0bits+0x52>
  404bfa:	0798      	lsls	r0, r3, #30
  404bfc:	d421      	bmi.n	404c42 <__lo0bits+0x56>
  404bfe:	089b      	lsrs	r3, r3, #2
  404c00:	600b      	str	r3, [r1, #0]
  404c02:	2002      	movs	r0, #2
  404c04:	4770      	bx	lr
  404c06:	b298      	uxth	r0, r3
  404c08:	b198      	cbz	r0, 404c32 <__lo0bits+0x46>
  404c0a:	4610      	mov	r0, r2
  404c0c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404c10:	bf04      	itt	eq
  404c12:	0a1b      	lsreq	r3, r3, #8
  404c14:	3008      	addeq	r0, #8
  404c16:	071a      	lsls	r2, r3, #28
  404c18:	bf04      	itt	eq
  404c1a:	091b      	lsreq	r3, r3, #4
  404c1c:	3004      	addeq	r0, #4
  404c1e:	079a      	lsls	r2, r3, #30
  404c20:	bf04      	itt	eq
  404c22:	089b      	lsreq	r3, r3, #2
  404c24:	3002      	addeq	r0, #2
  404c26:	07da      	lsls	r2, r3, #31
  404c28:	d407      	bmi.n	404c3a <__lo0bits+0x4e>
  404c2a:	085b      	lsrs	r3, r3, #1
  404c2c:	d104      	bne.n	404c38 <__lo0bits+0x4c>
  404c2e:	2020      	movs	r0, #32
  404c30:	4770      	bx	lr
  404c32:	0c1b      	lsrs	r3, r3, #16
  404c34:	2010      	movs	r0, #16
  404c36:	e7e9      	b.n	404c0c <__lo0bits+0x20>
  404c38:	3001      	adds	r0, #1
  404c3a:	600b      	str	r3, [r1, #0]
  404c3c:	4770      	bx	lr
  404c3e:	2000      	movs	r0, #0
  404c40:	4770      	bx	lr
  404c42:	085b      	lsrs	r3, r3, #1
  404c44:	600b      	str	r3, [r1, #0]
  404c46:	2001      	movs	r0, #1
  404c48:	4770      	bx	lr
  404c4a:	bf00      	nop

00404c4c <__i2b>:
  404c4c:	b510      	push	{r4, lr}
  404c4e:	460c      	mov	r4, r1
  404c50:	2101      	movs	r1, #1
  404c52:	f7ff ff3b 	bl	404acc <_Balloc>
  404c56:	2201      	movs	r2, #1
  404c58:	6144      	str	r4, [r0, #20]
  404c5a:	6102      	str	r2, [r0, #16]
  404c5c:	bd10      	pop	{r4, pc}
  404c5e:	bf00      	nop

00404c60 <__multiply>:
  404c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c64:	690c      	ldr	r4, [r1, #16]
  404c66:	6915      	ldr	r5, [r2, #16]
  404c68:	42ac      	cmp	r4, r5
  404c6a:	b083      	sub	sp, #12
  404c6c:	468b      	mov	fp, r1
  404c6e:	4616      	mov	r6, r2
  404c70:	da04      	bge.n	404c7c <__multiply+0x1c>
  404c72:	4622      	mov	r2, r4
  404c74:	46b3      	mov	fp, r6
  404c76:	462c      	mov	r4, r5
  404c78:	460e      	mov	r6, r1
  404c7a:	4615      	mov	r5, r2
  404c7c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404c80:	f8db 1004 	ldr.w	r1, [fp, #4]
  404c84:	eb04 0805 	add.w	r8, r4, r5
  404c88:	4598      	cmp	r8, r3
  404c8a:	bfc8      	it	gt
  404c8c:	3101      	addgt	r1, #1
  404c8e:	f7ff ff1d 	bl	404acc <_Balloc>
  404c92:	f100 0914 	add.w	r9, r0, #20
  404c96:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404c9a:	45d1      	cmp	r9, sl
  404c9c:	9000      	str	r0, [sp, #0]
  404c9e:	d205      	bcs.n	404cac <__multiply+0x4c>
  404ca0:	464b      	mov	r3, r9
  404ca2:	2100      	movs	r1, #0
  404ca4:	f843 1b04 	str.w	r1, [r3], #4
  404ca8:	459a      	cmp	sl, r3
  404caa:	d8fb      	bhi.n	404ca4 <__multiply+0x44>
  404cac:	f106 0c14 	add.w	ip, r6, #20
  404cb0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404cb4:	f10b 0b14 	add.w	fp, fp, #20
  404cb8:	459c      	cmp	ip, r3
  404cba:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404cbe:	d24c      	bcs.n	404d5a <__multiply+0xfa>
  404cc0:	f8cd a004 	str.w	sl, [sp, #4]
  404cc4:	469a      	mov	sl, r3
  404cc6:	f8dc 5000 	ldr.w	r5, [ip]
  404cca:	b2af      	uxth	r7, r5
  404ccc:	b1ef      	cbz	r7, 404d0a <__multiply+0xaa>
  404cce:	2100      	movs	r1, #0
  404cd0:	464d      	mov	r5, r9
  404cd2:	465e      	mov	r6, fp
  404cd4:	460c      	mov	r4, r1
  404cd6:	f856 2b04 	ldr.w	r2, [r6], #4
  404cda:	6828      	ldr	r0, [r5, #0]
  404cdc:	b293      	uxth	r3, r2
  404cde:	b281      	uxth	r1, r0
  404ce0:	fb07 1303 	mla	r3, r7, r3, r1
  404ce4:	0c12      	lsrs	r2, r2, #16
  404ce6:	0c01      	lsrs	r1, r0, #16
  404ce8:	4423      	add	r3, r4
  404cea:	fb07 1102 	mla	r1, r7, r2, r1
  404cee:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404cf2:	b29b      	uxth	r3, r3
  404cf4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404cf8:	45b6      	cmp	lr, r6
  404cfa:	f845 3b04 	str.w	r3, [r5], #4
  404cfe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404d02:	d8e8      	bhi.n	404cd6 <__multiply+0x76>
  404d04:	602c      	str	r4, [r5, #0]
  404d06:	f8dc 5000 	ldr.w	r5, [ip]
  404d0a:	0c2d      	lsrs	r5, r5, #16
  404d0c:	d01d      	beq.n	404d4a <__multiply+0xea>
  404d0e:	f8d9 3000 	ldr.w	r3, [r9]
  404d12:	4648      	mov	r0, r9
  404d14:	461c      	mov	r4, r3
  404d16:	4659      	mov	r1, fp
  404d18:	2200      	movs	r2, #0
  404d1a:	880e      	ldrh	r6, [r1, #0]
  404d1c:	0c24      	lsrs	r4, r4, #16
  404d1e:	fb05 4406 	mla	r4, r5, r6, r4
  404d22:	4422      	add	r2, r4
  404d24:	b29b      	uxth	r3, r3
  404d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404d2a:	f840 3b04 	str.w	r3, [r0], #4
  404d2e:	f851 3b04 	ldr.w	r3, [r1], #4
  404d32:	6804      	ldr	r4, [r0, #0]
  404d34:	0c1b      	lsrs	r3, r3, #16
  404d36:	b2a6      	uxth	r6, r4
  404d38:	fb05 6303 	mla	r3, r5, r3, r6
  404d3c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404d40:	458e      	cmp	lr, r1
  404d42:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404d46:	d8e8      	bhi.n	404d1a <__multiply+0xba>
  404d48:	6003      	str	r3, [r0, #0]
  404d4a:	f10c 0c04 	add.w	ip, ip, #4
  404d4e:	45e2      	cmp	sl, ip
  404d50:	f109 0904 	add.w	r9, r9, #4
  404d54:	d8b7      	bhi.n	404cc6 <__multiply+0x66>
  404d56:	f8dd a004 	ldr.w	sl, [sp, #4]
  404d5a:	f1b8 0f00 	cmp.w	r8, #0
  404d5e:	dd0b      	ble.n	404d78 <__multiply+0x118>
  404d60:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404d64:	f1aa 0a04 	sub.w	sl, sl, #4
  404d68:	b11b      	cbz	r3, 404d72 <__multiply+0x112>
  404d6a:	e005      	b.n	404d78 <__multiply+0x118>
  404d6c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404d70:	b913      	cbnz	r3, 404d78 <__multiply+0x118>
  404d72:	f1b8 0801 	subs.w	r8, r8, #1
  404d76:	d1f9      	bne.n	404d6c <__multiply+0x10c>
  404d78:	9800      	ldr	r0, [sp, #0]
  404d7a:	f8c0 8010 	str.w	r8, [r0, #16]
  404d7e:	b003      	add	sp, #12
  404d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404d84 <__pow5mult>:
  404d84:	f012 0303 	ands.w	r3, r2, #3
  404d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d8c:	4614      	mov	r4, r2
  404d8e:	4607      	mov	r7, r0
  404d90:	d12e      	bne.n	404df0 <__pow5mult+0x6c>
  404d92:	460d      	mov	r5, r1
  404d94:	10a4      	asrs	r4, r4, #2
  404d96:	d01c      	beq.n	404dd2 <__pow5mult+0x4e>
  404d98:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404d9a:	b396      	cbz	r6, 404e02 <__pow5mult+0x7e>
  404d9c:	07e3      	lsls	r3, r4, #31
  404d9e:	f04f 0800 	mov.w	r8, #0
  404da2:	d406      	bmi.n	404db2 <__pow5mult+0x2e>
  404da4:	1064      	asrs	r4, r4, #1
  404da6:	d014      	beq.n	404dd2 <__pow5mult+0x4e>
  404da8:	6830      	ldr	r0, [r6, #0]
  404daa:	b1a8      	cbz	r0, 404dd8 <__pow5mult+0x54>
  404dac:	4606      	mov	r6, r0
  404dae:	07e3      	lsls	r3, r4, #31
  404db0:	d5f8      	bpl.n	404da4 <__pow5mult+0x20>
  404db2:	4632      	mov	r2, r6
  404db4:	4629      	mov	r1, r5
  404db6:	4638      	mov	r0, r7
  404db8:	f7ff ff52 	bl	404c60 <__multiply>
  404dbc:	b1b5      	cbz	r5, 404dec <__pow5mult+0x68>
  404dbe:	686a      	ldr	r2, [r5, #4]
  404dc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404dc2:	1064      	asrs	r4, r4, #1
  404dc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404dc8:	6029      	str	r1, [r5, #0]
  404dca:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404dce:	4605      	mov	r5, r0
  404dd0:	d1ea      	bne.n	404da8 <__pow5mult+0x24>
  404dd2:	4628      	mov	r0, r5
  404dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404dd8:	4632      	mov	r2, r6
  404dda:	4631      	mov	r1, r6
  404ddc:	4638      	mov	r0, r7
  404dde:	f7ff ff3f 	bl	404c60 <__multiply>
  404de2:	6030      	str	r0, [r6, #0]
  404de4:	f8c0 8000 	str.w	r8, [r0]
  404de8:	4606      	mov	r6, r0
  404dea:	e7e0      	b.n	404dae <__pow5mult+0x2a>
  404dec:	4605      	mov	r5, r0
  404dee:	e7d9      	b.n	404da4 <__pow5mult+0x20>
  404df0:	1e5a      	subs	r2, r3, #1
  404df2:	4d0b      	ldr	r5, [pc, #44]	; (404e20 <__pow5mult+0x9c>)
  404df4:	2300      	movs	r3, #0
  404df6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404dfa:	f7ff fe97 	bl	404b2c <__multadd>
  404dfe:	4605      	mov	r5, r0
  404e00:	e7c8      	b.n	404d94 <__pow5mult+0x10>
  404e02:	2101      	movs	r1, #1
  404e04:	4638      	mov	r0, r7
  404e06:	f7ff fe61 	bl	404acc <_Balloc>
  404e0a:	f240 2171 	movw	r1, #625	; 0x271
  404e0e:	2201      	movs	r2, #1
  404e10:	2300      	movs	r3, #0
  404e12:	6141      	str	r1, [r0, #20]
  404e14:	6102      	str	r2, [r0, #16]
  404e16:	4606      	mov	r6, r0
  404e18:	64b8      	str	r0, [r7, #72]	; 0x48
  404e1a:	6003      	str	r3, [r0, #0]
  404e1c:	e7be      	b.n	404d9c <__pow5mult+0x18>
  404e1e:	bf00      	nop
  404e20:	00406540 	.word	0x00406540

00404e24 <__lshift>:
  404e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404e28:	4691      	mov	r9, r2
  404e2a:	690a      	ldr	r2, [r1, #16]
  404e2c:	688b      	ldr	r3, [r1, #8]
  404e2e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404e32:	eb04 0802 	add.w	r8, r4, r2
  404e36:	f108 0501 	add.w	r5, r8, #1
  404e3a:	429d      	cmp	r5, r3
  404e3c:	460e      	mov	r6, r1
  404e3e:	4607      	mov	r7, r0
  404e40:	6849      	ldr	r1, [r1, #4]
  404e42:	dd04      	ble.n	404e4e <__lshift+0x2a>
  404e44:	005b      	lsls	r3, r3, #1
  404e46:	429d      	cmp	r5, r3
  404e48:	f101 0101 	add.w	r1, r1, #1
  404e4c:	dcfa      	bgt.n	404e44 <__lshift+0x20>
  404e4e:	4638      	mov	r0, r7
  404e50:	f7ff fe3c 	bl	404acc <_Balloc>
  404e54:	2c00      	cmp	r4, #0
  404e56:	f100 0314 	add.w	r3, r0, #20
  404e5a:	dd06      	ble.n	404e6a <__lshift+0x46>
  404e5c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404e60:	2100      	movs	r1, #0
  404e62:	f843 1b04 	str.w	r1, [r3], #4
  404e66:	429a      	cmp	r2, r3
  404e68:	d1fb      	bne.n	404e62 <__lshift+0x3e>
  404e6a:	6934      	ldr	r4, [r6, #16]
  404e6c:	f106 0114 	add.w	r1, r6, #20
  404e70:	f019 091f 	ands.w	r9, r9, #31
  404e74:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404e78:	d01d      	beq.n	404eb6 <__lshift+0x92>
  404e7a:	f1c9 0c20 	rsb	ip, r9, #32
  404e7e:	2200      	movs	r2, #0
  404e80:	680c      	ldr	r4, [r1, #0]
  404e82:	fa04 f409 	lsl.w	r4, r4, r9
  404e86:	4314      	orrs	r4, r2
  404e88:	f843 4b04 	str.w	r4, [r3], #4
  404e8c:	f851 2b04 	ldr.w	r2, [r1], #4
  404e90:	458e      	cmp	lr, r1
  404e92:	fa22 f20c 	lsr.w	r2, r2, ip
  404e96:	d8f3      	bhi.n	404e80 <__lshift+0x5c>
  404e98:	601a      	str	r2, [r3, #0]
  404e9a:	b10a      	cbz	r2, 404ea0 <__lshift+0x7c>
  404e9c:	f108 0502 	add.w	r5, r8, #2
  404ea0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404ea2:	6872      	ldr	r2, [r6, #4]
  404ea4:	3d01      	subs	r5, #1
  404ea6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404eaa:	6105      	str	r5, [r0, #16]
  404eac:	6031      	str	r1, [r6, #0]
  404eae:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404eb6:	3b04      	subs	r3, #4
  404eb8:	f851 2b04 	ldr.w	r2, [r1], #4
  404ebc:	f843 2f04 	str.w	r2, [r3, #4]!
  404ec0:	458e      	cmp	lr, r1
  404ec2:	d8f9      	bhi.n	404eb8 <__lshift+0x94>
  404ec4:	e7ec      	b.n	404ea0 <__lshift+0x7c>
  404ec6:	bf00      	nop

00404ec8 <__mcmp>:
  404ec8:	b430      	push	{r4, r5}
  404eca:	690b      	ldr	r3, [r1, #16]
  404ecc:	4605      	mov	r5, r0
  404ece:	6900      	ldr	r0, [r0, #16]
  404ed0:	1ac0      	subs	r0, r0, r3
  404ed2:	d10f      	bne.n	404ef4 <__mcmp+0x2c>
  404ed4:	009b      	lsls	r3, r3, #2
  404ed6:	3514      	adds	r5, #20
  404ed8:	3114      	adds	r1, #20
  404eda:	4419      	add	r1, r3
  404edc:	442b      	add	r3, r5
  404ede:	e001      	b.n	404ee4 <__mcmp+0x1c>
  404ee0:	429d      	cmp	r5, r3
  404ee2:	d207      	bcs.n	404ef4 <__mcmp+0x2c>
  404ee4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404ee8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404eec:	4294      	cmp	r4, r2
  404eee:	d0f7      	beq.n	404ee0 <__mcmp+0x18>
  404ef0:	d302      	bcc.n	404ef8 <__mcmp+0x30>
  404ef2:	2001      	movs	r0, #1
  404ef4:	bc30      	pop	{r4, r5}
  404ef6:	4770      	bx	lr
  404ef8:	f04f 30ff 	mov.w	r0, #4294967295
  404efc:	e7fa      	b.n	404ef4 <__mcmp+0x2c>
  404efe:	bf00      	nop

00404f00 <__mdiff>:
  404f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f04:	690f      	ldr	r7, [r1, #16]
  404f06:	460e      	mov	r6, r1
  404f08:	6911      	ldr	r1, [r2, #16]
  404f0a:	1a7f      	subs	r7, r7, r1
  404f0c:	2f00      	cmp	r7, #0
  404f0e:	4690      	mov	r8, r2
  404f10:	d117      	bne.n	404f42 <__mdiff+0x42>
  404f12:	0089      	lsls	r1, r1, #2
  404f14:	f106 0514 	add.w	r5, r6, #20
  404f18:	f102 0e14 	add.w	lr, r2, #20
  404f1c:	186b      	adds	r3, r5, r1
  404f1e:	4471      	add	r1, lr
  404f20:	e001      	b.n	404f26 <__mdiff+0x26>
  404f22:	429d      	cmp	r5, r3
  404f24:	d25c      	bcs.n	404fe0 <__mdiff+0xe0>
  404f26:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404f2a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404f2e:	42a2      	cmp	r2, r4
  404f30:	d0f7      	beq.n	404f22 <__mdiff+0x22>
  404f32:	d25e      	bcs.n	404ff2 <__mdiff+0xf2>
  404f34:	4633      	mov	r3, r6
  404f36:	462c      	mov	r4, r5
  404f38:	4646      	mov	r6, r8
  404f3a:	4675      	mov	r5, lr
  404f3c:	4698      	mov	r8, r3
  404f3e:	2701      	movs	r7, #1
  404f40:	e005      	b.n	404f4e <__mdiff+0x4e>
  404f42:	db58      	blt.n	404ff6 <__mdiff+0xf6>
  404f44:	f106 0514 	add.w	r5, r6, #20
  404f48:	f108 0414 	add.w	r4, r8, #20
  404f4c:	2700      	movs	r7, #0
  404f4e:	6871      	ldr	r1, [r6, #4]
  404f50:	f7ff fdbc 	bl	404acc <_Balloc>
  404f54:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404f58:	6936      	ldr	r6, [r6, #16]
  404f5a:	60c7      	str	r7, [r0, #12]
  404f5c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404f60:	46a6      	mov	lr, r4
  404f62:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404f66:	f100 0414 	add.w	r4, r0, #20
  404f6a:	2300      	movs	r3, #0
  404f6c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404f70:	f855 8b04 	ldr.w	r8, [r5], #4
  404f74:	b28a      	uxth	r2, r1
  404f76:	fa13 f388 	uxtah	r3, r3, r8
  404f7a:	0c09      	lsrs	r1, r1, #16
  404f7c:	1a9a      	subs	r2, r3, r2
  404f7e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404f82:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404f86:	b292      	uxth	r2, r2
  404f88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404f8c:	45f4      	cmp	ip, lr
  404f8e:	f844 2b04 	str.w	r2, [r4], #4
  404f92:	ea4f 4323 	mov.w	r3, r3, asr #16
  404f96:	d8e9      	bhi.n	404f6c <__mdiff+0x6c>
  404f98:	42af      	cmp	r7, r5
  404f9a:	d917      	bls.n	404fcc <__mdiff+0xcc>
  404f9c:	46a4      	mov	ip, r4
  404f9e:	46ae      	mov	lr, r5
  404fa0:	f85e 2b04 	ldr.w	r2, [lr], #4
  404fa4:	fa13 f382 	uxtah	r3, r3, r2
  404fa8:	1419      	asrs	r1, r3, #16
  404faa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404fae:	b29b      	uxth	r3, r3
  404fb0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404fb4:	4577      	cmp	r7, lr
  404fb6:	f84c 2b04 	str.w	r2, [ip], #4
  404fba:	ea4f 4321 	mov.w	r3, r1, asr #16
  404fbe:	d8ef      	bhi.n	404fa0 <__mdiff+0xa0>
  404fc0:	43ed      	mvns	r5, r5
  404fc2:	442f      	add	r7, r5
  404fc4:	f027 0703 	bic.w	r7, r7, #3
  404fc8:	3704      	adds	r7, #4
  404fca:	443c      	add	r4, r7
  404fcc:	3c04      	subs	r4, #4
  404fce:	b922      	cbnz	r2, 404fda <__mdiff+0xda>
  404fd0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404fd4:	3e01      	subs	r6, #1
  404fd6:	2b00      	cmp	r3, #0
  404fd8:	d0fa      	beq.n	404fd0 <__mdiff+0xd0>
  404fda:	6106      	str	r6, [r0, #16]
  404fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404fe0:	2100      	movs	r1, #0
  404fe2:	f7ff fd73 	bl	404acc <_Balloc>
  404fe6:	2201      	movs	r2, #1
  404fe8:	2300      	movs	r3, #0
  404fea:	6102      	str	r2, [r0, #16]
  404fec:	6143      	str	r3, [r0, #20]
  404fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ff2:	4674      	mov	r4, lr
  404ff4:	e7ab      	b.n	404f4e <__mdiff+0x4e>
  404ff6:	4633      	mov	r3, r6
  404ff8:	f106 0414 	add.w	r4, r6, #20
  404ffc:	f102 0514 	add.w	r5, r2, #20
  405000:	4616      	mov	r6, r2
  405002:	2701      	movs	r7, #1
  405004:	4698      	mov	r8, r3
  405006:	e7a2      	b.n	404f4e <__mdiff+0x4e>

00405008 <__d2b>:
  405008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40500c:	b082      	sub	sp, #8
  40500e:	2101      	movs	r1, #1
  405010:	461c      	mov	r4, r3
  405012:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405016:	4615      	mov	r5, r2
  405018:	9e08      	ldr	r6, [sp, #32]
  40501a:	f7ff fd57 	bl	404acc <_Balloc>
  40501e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405022:	4680      	mov	r8, r0
  405024:	b10f      	cbz	r7, 40502a <__d2b+0x22>
  405026:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40502a:	9401      	str	r4, [sp, #4]
  40502c:	b31d      	cbz	r5, 405076 <__d2b+0x6e>
  40502e:	a802      	add	r0, sp, #8
  405030:	f840 5d08 	str.w	r5, [r0, #-8]!
  405034:	f7ff fdda 	bl	404bec <__lo0bits>
  405038:	2800      	cmp	r0, #0
  40503a:	d134      	bne.n	4050a6 <__d2b+0x9e>
  40503c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405040:	f8c8 2014 	str.w	r2, [r8, #20]
  405044:	2b00      	cmp	r3, #0
  405046:	bf0c      	ite	eq
  405048:	2101      	moveq	r1, #1
  40504a:	2102      	movne	r1, #2
  40504c:	f8c8 3018 	str.w	r3, [r8, #24]
  405050:	f8c8 1010 	str.w	r1, [r8, #16]
  405054:	b9df      	cbnz	r7, 40508e <__d2b+0x86>
  405056:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40505a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40505e:	6030      	str	r0, [r6, #0]
  405060:	6918      	ldr	r0, [r3, #16]
  405062:	f7ff fda3 	bl	404bac <__hi0bits>
  405066:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405068:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40506c:	6018      	str	r0, [r3, #0]
  40506e:	4640      	mov	r0, r8
  405070:	b002      	add	sp, #8
  405072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405076:	a801      	add	r0, sp, #4
  405078:	f7ff fdb8 	bl	404bec <__lo0bits>
  40507c:	9b01      	ldr	r3, [sp, #4]
  40507e:	f8c8 3014 	str.w	r3, [r8, #20]
  405082:	2101      	movs	r1, #1
  405084:	3020      	adds	r0, #32
  405086:	f8c8 1010 	str.w	r1, [r8, #16]
  40508a:	2f00      	cmp	r7, #0
  40508c:	d0e3      	beq.n	405056 <__d2b+0x4e>
  40508e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405090:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405094:	4407      	add	r7, r0
  405096:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40509a:	6037      	str	r7, [r6, #0]
  40509c:	6018      	str	r0, [r3, #0]
  40509e:	4640      	mov	r0, r8
  4050a0:	b002      	add	sp, #8
  4050a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4050a6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4050aa:	f1c0 0220 	rsb	r2, r0, #32
  4050ae:	fa03 f202 	lsl.w	r2, r3, r2
  4050b2:	430a      	orrs	r2, r1
  4050b4:	40c3      	lsrs	r3, r0
  4050b6:	9301      	str	r3, [sp, #4]
  4050b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4050bc:	e7c2      	b.n	405044 <__d2b+0x3c>
  4050be:	bf00      	nop

004050c0 <_sbrk_r>:
  4050c0:	b538      	push	{r3, r4, r5, lr}
  4050c2:	4c07      	ldr	r4, [pc, #28]	; (4050e0 <_sbrk_r+0x20>)
  4050c4:	2300      	movs	r3, #0
  4050c6:	4605      	mov	r5, r0
  4050c8:	4608      	mov	r0, r1
  4050ca:	6023      	str	r3, [r4, #0]
  4050cc:	f7fc f996 	bl	4013fc <_sbrk>
  4050d0:	1c43      	adds	r3, r0, #1
  4050d2:	d000      	beq.n	4050d6 <_sbrk_r+0x16>
  4050d4:	bd38      	pop	{r3, r4, r5, pc}
  4050d6:	6823      	ldr	r3, [r4, #0]
  4050d8:	2b00      	cmp	r3, #0
  4050da:	d0fb      	beq.n	4050d4 <_sbrk_r+0x14>
  4050dc:	602b      	str	r3, [r5, #0]
  4050de:	bd38      	pop	{r3, r4, r5, pc}
  4050e0:	20400b50 	.word	0x20400b50
	...

00405100 <strlen>:
  405100:	f890 f000 	pld	[r0]
  405104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405108:	f020 0107 	bic.w	r1, r0, #7
  40510c:	f06f 0c00 	mvn.w	ip, #0
  405110:	f010 0407 	ands.w	r4, r0, #7
  405114:	f891 f020 	pld	[r1, #32]
  405118:	f040 8049 	bne.w	4051ae <strlen+0xae>
  40511c:	f04f 0400 	mov.w	r4, #0
  405120:	f06f 0007 	mvn.w	r0, #7
  405124:	e9d1 2300 	ldrd	r2, r3, [r1]
  405128:	f891 f040 	pld	[r1, #64]	; 0x40
  40512c:	f100 0008 	add.w	r0, r0, #8
  405130:	fa82 f24c 	uadd8	r2, r2, ip
  405134:	faa4 f28c 	sel	r2, r4, ip
  405138:	fa83 f34c 	uadd8	r3, r3, ip
  40513c:	faa2 f38c 	sel	r3, r2, ip
  405140:	bb4b      	cbnz	r3, 405196 <strlen+0x96>
  405142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405146:	fa82 f24c 	uadd8	r2, r2, ip
  40514a:	f100 0008 	add.w	r0, r0, #8
  40514e:	faa4 f28c 	sel	r2, r4, ip
  405152:	fa83 f34c 	uadd8	r3, r3, ip
  405156:	faa2 f38c 	sel	r3, r2, ip
  40515a:	b9e3      	cbnz	r3, 405196 <strlen+0x96>
  40515c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405160:	fa82 f24c 	uadd8	r2, r2, ip
  405164:	f100 0008 	add.w	r0, r0, #8
  405168:	faa4 f28c 	sel	r2, r4, ip
  40516c:	fa83 f34c 	uadd8	r3, r3, ip
  405170:	faa2 f38c 	sel	r3, r2, ip
  405174:	b97b      	cbnz	r3, 405196 <strlen+0x96>
  405176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40517a:	f101 0120 	add.w	r1, r1, #32
  40517e:	fa82 f24c 	uadd8	r2, r2, ip
  405182:	f100 0008 	add.w	r0, r0, #8
  405186:	faa4 f28c 	sel	r2, r4, ip
  40518a:	fa83 f34c 	uadd8	r3, r3, ip
  40518e:	faa2 f38c 	sel	r3, r2, ip
  405192:	2b00      	cmp	r3, #0
  405194:	d0c6      	beq.n	405124 <strlen+0x24>
  405196:	2a00      	cmp	r2, #0
  405198:	bf04      	itt	eq
  40519a:	3004      	addeq	r0, #4
  40519c:	461a      	moveq	r2, r3
  40519e:	ba12      	rev	r2, r2
  4051a0:	fab2 f282 	clz	r2, r2
  4051a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4051a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4051ac:	4770      	bx	lr
  4051ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4051b2:	f004 0503 	and.w	r5, r4, #3
  4051b6:	f1c4 0000 	rsb	r0, r4, #0
  4051ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4051be:	f014 0f04 	tst.w	r4, #4
  4051c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4051c6:	fa0c f505 	lsl.w	r5, ip, r5
  4051ca:	ea62 0205 	orn	r2, r2, r5
  4051ce:	bf1c      	itt	ne
  4051d0:	ea63 0305 	ornne	r3, r3, r5
  4051d4:	4662      	movne	r2, ip
  4051d6:	f04f 0400 	mov.w	r4, #0
  4051da:	e7a9      	b.n	405130 <strlen+0x30>

004051dc <__ssprint_r>:
  4051dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051e0:	6893      	ldr	r3, [r2, #8]
  4051e2:	b083      	sub	sp, #12
  4051e4:	4690      	mov	r8, r2
  4051e6:	2b00      	cmp	r3, #0
  4051e8:	d070      	beq.n	4052cc <__ssprint_r+0xf0>
  4051ea:	4682      	mov	sl, r0
  4051ec:	460c      	mov	r4, r1
  4051ee:	6817      	ldr	r7, [r2, #0]
  4051f0:	688d      	ldr	r5, [r1, #8]
  4051f2:	6808      	ldr	r0, [r1, #0]
  4051f4:	e042      	b.n	40527c <__ssprint_r+0xa0>
  4051f6:	89a3      	ldrh	r3, [r4, #12]
  4051f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4051fc:	d02e      	beq.n	40525c <__ssprint_r+0x80>
  4051fe:	6965      	ldr	r5, [r4, #20]
  405200:	6921      	ldr	r1, [r4, #16]
  405202:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405206:	eba0 0b01 	sub.w	fp, r0, r1
  40520a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40520e:	f10b 0001 	add.w	r0, fp, #1
  405212:	106d      	asrs	r5, r5, #1
  405214:	4430      	add	r0, r6
  405216:	42a8      	cmp	r0, r5
  405218:	462a      	mov	r2, r5
  40521a:	bf84      	itt	hi
  40521c:	4605      	movhi	r5, r0
  40521e:	462a      	movhi	r2, r5
  405220:	055b      	lsls	r3, r3, #21
  405222:	d538      	bpl.n	405296 <__ssprint_r+0xba>
  405224:	4611      	mov	r1, r2
  405226:	4650      	mov	r0, sl
  405228:	f7ff f8b0 	bl	40438c <_malloc_r>
  40522c:	2800      	cmp	r0, #0
  40522e:	d03c      	beq.n	4052aa <__ssprint_r+0xce>
  405230:	465a      	mov	r2, fp
  405232:	6921      	ldr	r1, [r4, #16]
  405234:	9001      	str	r0, [sp, #4]
  405236:	f7ff fbab 	bl	404990 <memcpy>
  40523a:	89a2      	ldrh	r2, [r4, #12]
  40523c:	9b01      	ldr	r3, [sp, #4]
  40523e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405242:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405246:	81a2      	strh	r2, [r4, #12]
  405248:	eba5 020b 	sub.w	r2, r5, fp
  40524c:	eb03 000b 	add.w	r0, r3, fp
  405250:	6165      	str	r5, [r4, #20]
  405252:	6123      	str	r3, [r4, #16]
  405254:	6020      	str	r0, [r4, #0]
  405256:	60a2      	str	r2, [r4, #8]
  405258:	4635      	mov	r5, r6
  40525a:	46b3      	mov	fp, r6
  40525c:	465a      	mov	r2, fp
  40525e:	4649      	mov	r1, r9
  405260:	f000 fa08 	bl	405674 <memmove>
  405264:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405268:	68a2      	ldr	r2, [r4, #8]
  40526a:	6820      	ldr	r0, [r4, #0]
  40526c:	1b55      	subs	r5, r2, r5
  40526e:	4458      	add	r0, fp
  405270:	1b9e      	subs	r6, r3, r6
  405272:	60a5      	str	r5, [r4, #8]
  405274:	6020      	str	r0, [r4, #0]
  405276:	f8c8 6008 	str.w	r6, [r8, #8]
  40527a:	b33e      	cbz	r6, 4052cc <__ssprint_r+0xf0>
  40527c:	687e      	ldr	r6, [r7, #4]
  40527e:	463b      	mov	r3, r7
  405280:	3708      	adds	r7, #8
  405282:	2e00      	cmp	r6, #0
  405284:	d0fa      	beq.n	40527c <__ssprint_r+0xa0>
  405286:	42ae      	cmp	r6, r5
  405288:	f8d3 9000 	ldr.w	r9, [r3]
  40528c:	46ab      	mov	fp, r5
  40528e:	d2b2      	bcs.n	4051f6 <__ssprint_r+0x1a>
  405290:	4635      	mov	r5, r6
  405292:	46b3      	mov	fp, r6
  405294:	e7e2      	b.n	40525c <__ssprint_r+0x80>
  405296:	4650      	mov	r0, sl
  405298:	f000 fa50 	bl	40573c <_realloc_r>
  40529c:	4603      	mov	r3, r0
  40529e:	2800      	cmp	r0, #0
  4052a0:	d1d2      	bne.n	405248 <__ssprint_r+0x6c>
  4052a2:	6921      	ldr	r1, [r4, #16]
  4052a4:	4650      	mov	r0, sl
  4052a6:	f000 f8e9 	bl	40547c <_free_r>
  4052aa:	230c      	movs	r3, #12
  4052ac:	f8ca 3000 	str.w	r3, [sl]
  4052b0:	89a3      	ldrh	r3, [r4, #12]
  4052b2:	2200      	movs	r2, #0
  4052b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052b8:	f04f 30ff 	mov.w	r0, #4294967295
  4052bc:	81a3      	strh	r3, [r4, #12]
  4052be:	f8c8 2008 	str.w	r2, [r8, #8]
  4052c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4052c6:	b003      	add	sp, #12
  4052c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052cc:	2000      	movs	r0, #0
  4052ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4052d2:	b003      	add	sp, #12
  4052d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004052d8 <__register_exitproc>:
  4052d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4052dc:	4c25      	ldr	r4, [pc, #148]	; (405374 <__register_exitproc+0x9c>)
  4052de:	6825      	ldr	r5, [r4, #0]
  4052e0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4052e4:	4606      	mov	r6, r0
  4052e6:	4688      	mov	r8, r1
  4052e8:	4692      	mov	sl, r2
  4052ea:	4699      	mov	r9, r3
  4052ec:	b3c4      	cbz	r4, 405360 <__register_exitproc+0x88>
  4052ee:	6860      	ldr	r0, [r4, #4]
  4052f0:	281f      	cmp	r0, #31
  4052f2:	dc17      	bgt.n	405324 <__register_exitproc+0x4c>
  4052f4:	1c43      	adds	r3, r0, #1
  4052f6:	b176      	cbz	r6, 405316 <__register_exitproc+0x3e>
  4052f8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4052fc:	2201      	movs	r2, #1
  4052fe:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405302:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405306:	4082      	lsls	r2, r0
  405308:	4311      	orrs	r1, r2
  40530a:	2e02      	cmp	r6, #2
  40530c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405310:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405314:	d01e      	beq.n	405354 <__register_exitproc+0x7c>
  405316:	3002      	adds	r0, #2
  405318:	6063      	str	r3, [r4, #4]
  40531a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40531e:	2000      	movs	r0, #0
  405320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405324:	4b14      	ldr	r3, [pc, #80]	; (405378 <__register_exitproc+0xa0>)
  405326:	b303      	cbz	r3, 40536a <__register_exitproc+0x92>
  405328:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40532c:	f3af 8000 	nop.w
  405330:	4604      	mov	r4, r0
  405332:	b1d0      	cbz	r0, 40536a <__register_exitproc+0x92>
  405334:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405338:	2700      	movs	r7, #0
  40533a:	e880 0088 	stmia.w	r0, {r3, r7}
  40533e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405342:	4638      	mov	r0, r7
  405344:	2301      	movs	r3, #1
  405346:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40534a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40534e:	2e00      	cmp	r6, #0
  405350:	d0e1      	beq.n	405316 <__register_exitproc+0x3e>
  405352:	e7d1      	b.n	4052f8 <__register_exitproc+0x20>
  405354:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405358:	430a      	orrs	r2, r1
  40535a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40535e:	e7da      	b.n	405316 <__register_exitproc+0x3e>
  405360:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405364:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405368:	e7c1      	b.n	4052ee <__register_exitproc+0x16>
  40536a:	f04f 30ff 	mov.w	r0, #4294967295
  40536e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405372:	bf00      	nop
  405374:	004063d8 	.word	0x004063d8
  405378:	00000000 	.word	0x00000000

0040537c <_calloc_r>:
  40537c:	b510      	push	{r4, lr}
  40537e:	fb02 f101 	mul.w	r1, r2, r1
  405382:	f7ff f803 	bl	40438c <_malloc_r>
  405386:	4604      	mov	r4, r0
  405388:	b1d8      	cbz	r0, 4053c2 <_calloc_r+0x46>
  40538a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40538e:	f022 0203 	bic.w	r2, r2, #3
  405392:	3a04      	subs	r2, #4
  405394:	2a24      	cmp	r2, #36	; 0x24
  405396:	d818      	bhi.n	4053ca <_calloc_r+0x4e>
  405398:	2a13      	cmp	r2, #19
  40539a:	d914      	bls.n	4053c6 <_calloc_r+0x4a>
  40539c:	2300      	movs	r3, #0
  40539e:	2a1b      	cmp	r2, #27
  4053a0:	6003      	str	r3, [r0, #0]
  4053a2:	6043      	str	r3, [r0, #4]
  4053a4:	d916      	bls.n	4053d4 <_calloc_r+0x58>
  4053a6:	2a24      	cmp	r2, #36	; 0x24
  4053a8:	6083      	str	r3, [r0, #8]
  4053aa:	60c3      	str	r3, [r0, #12]
  4053ac:	bf11      	iteee	ne
  4053ae:	f100 0210 	addne.w	r2, r0, #16
  4053b2:	6103      	streq	r3, [r0, #16]
  4053b4:	6143      	streq	r3, [r0, #20]
  4053b6:	f100 0218 	addeq.w	r2, r0, #24
  4053ba:	2300      	movs	r3, #0
  4053bc:	6013      	str	r3, [r2, #0]
  4053be:	6053      	str	r3, [r2, #4]
  4053c0:	6093      	str	r3, [r2, #8]
  4053c2:	4620      	mov	r0, r4
  4053c4:	bd10      	pop	{r4, pc}
  4053c6:	4602      	mov	r2, r0
  4053c8:	e7f7      	b.n	4053ba <_calloc_r+0x3e>
  4053ca:	2100      	movs	r1, #0
  4053cc:	f7fc fd4e 	bl	401e6c <memset>
  4053d0:	4620      	mov	r0, r4
  4053d2:	bd10      	pop	{r4, pc}
  4053d4:	f100 0208 	add.w	r2, r0, #8
  4053d8:	e7ef      	b.n	4053ba <_calloc_r+0x3e>
  4053da:	bf00      	nop

004053dc <_malloc_trim_r>:
  4053dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4053de:	4f24      	ldr	r7, [pc, #144]	; (405470 <_malloc_trim_r+0x94>)
  4053e0:	460c      	mov	r4, r1
  4053e2:	4606      	mov	r6, r0
  4053e4:	f7ff fb6e 	bl	404ac4 <__malloc_lock>
  4053e8:	68bb      	ldr	r3, [r7, #8]
  4053ea:	685d      	ldr	r5, [r3, #4]
  4053ec:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4053f0:	310f      	adds	r1, #15
  4053f2:	f025 0503 	bic.w	r5, r5, #3
  4053f6:	4429      	add	r1, r5
  4053f8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4053fc:	f021 010f 	bic.w	r1, r1, #15
  405400:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405404:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405408:	db07      	blt.n	40541a <_malloc_trim_r+0x3e>
  40540a:	2100      	movs	r1, #0
  40540c:	4630      	mov	r0, r6
  40540e:	f7ff fe57 	bl	4050c0 <_sbrk_r>
  405412:	68bb      	ldr	r3, [r7, #8]
  405414:	442b      	add	r3, r5
  405416:	4298      	cmp	r0, r3
  405418:	d004      	beq.n	405424 <_malloc_trim_r+0x48>
  40541a:	4630      	mov	r0, r6
  40541c:	f7ff fb54 	bl	404ac8 <__malloc_unlock>
  405420:	2000      	movs	r0, #0
  405422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405424:	4261      	negs	r1, r4
  405426:	4630      	mov	r0, r6
  405428:	f7ff fe4a 	bl	4050c0 <_sbrk_r>
  40542c:	3001      	adds	r0, #1
  40542e:	d00d      	beq.n	40544c <_malloc_trim_r+0x70>
  405430:	4b10      	ldr	r3, [pc, #64]	; (405474 <_malloc_trim_r+0x98>)
  405432:	68ba      	ldr	r2, [r7, #8]
  405434:	6819      	ldr	r1, [r3, #0]
  405436:	1b2d      	subs	r5, r5, r4
  405438:	f045 0501 	orr.w	r5, r5, #1
  40543c:	4630      	mov	r0, r6
  40543e:	1b09      	subs	r1, r1, r4
  405440:	6055      	str	r5, [r2, #4]
  405442:	6019      	str	r1, [r3, #0]
  405444:	f7ff fb40 	bl	404ac8 <__malloc_unlock>
  405448:	2001      	movs	r0, #1
  40544a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40544c:	2100      	movs	r1, #0
  40544e:	4630      	mov	r0, r6
  405450:	f7ff fe36 	bl	4050c0 <_sbrk_r>
  405454:	68ba      	ldr	r2, [r7, #8]
  405456:	1a83      	subs	r3, r0, r2
  405458:	2b0f      	cmp	r3, #15
  40545a:	ddde      	ble.n	40541a <_malloc_trim_r+0x3e>
  40545c:	4c06      	ldr	r4, [pc, #24]	; (405478 <_malloc_trim_r+0x9c>)
  40545e:	4905      	ldr	r1, [pc, #20]	; (405474 <_malloc_trim_r+0x98>)
  405460:	6824      	ldr	r4, [r4, #0]
  405462:	f043 0301 	orr.w	r3, r3, #1
  405466:	1b00      	subs	r0, r0, r4
  405468:	6053      	str	r3, [r2, #4]
  40546a:	6008      	str	r0, [r1, #0]
  40546c:	e7d5      	b.n	40541a <_malloc_trim_r+0x3e>
  40546e:	bf00      	nop
  405470:	20400440 	.word	0x20400440
  405474:	20400a54 	.word	0x20400a54
  405478:	20400848 	.word	0x20400848

0040547c <_free_r>:
  40547c:	2900      	cmp	r1, #0
  40547e:	d044      	beq.n	40550a <_free_r+0x8e>
  405480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405484:	460d      	mov	r5, r1
  405486:	4680      	mov	r8, r0
  405488:	f7ff fb1c 	bl	404ac4 <__malloc_lock>
  40548c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405490:	4969      	ldr	r1, [pc, #420]	; (405638 <_free_r+0x1bc>)
  405492:	f027 0301 	bic.w	r3, r7, #1
  405496:	f1a5 0408 	sub.w	r4, r5, #8
  40549a:	18e2      	adds	r2, r4, r3
  40549c:	688e      	ldr	r6, [r1, #8]
  40549e:	6850      	ldr	r0, [r2, #4]
  4054a0:	42b2      	cmp	r2, r6
  4054a2:	f020 0003 	bic.w	r0, r0, #3
  4054a6:	d05e      	beq.n	405566 <_free_r+0xea>
  4054a8:	07fe      	lsls	r6, r7, #31
  4054aa:	6050      	str	r0, [r2, #4]
  4054ac:	d40b      	bmi.n	4054c6 <_free_r+0x4a>
  4054ae:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4054b2:	1be4      	subs	r4, r4, r7
  4054b4:	f101 0e08 	add.w	lr, r1, #8
  4054b8:	68a5      	ldr	r5, [r4, #8]
  4054ba:	4575      	cmp	r5, lr
  4054bc:	443b      	add	r3, r7
  4054be:	d06d      	beq.n	40559c <_free_r+0x120>
  4054c0:	68e7      	ldr	r7, [r4, #12]
  4054c2:	60ef      	str	r7, [r5, #12]
  4054c4:	60bd      	str	r5, [r7, #8]
  4054c6:	1815      	adds	r5, r2, r0
  4054c8:	686d      	ldr	r5, [r5, #4]
  4054ca:	07ed      	lsls	r5, r5, #31
  4054cc:	d53e      	bpl.n	40554c <_free_r+0xd0>
  4054ce:	f043 0201 	orr.w	r2, r3, #1
  4054d2:	6062      	str	r2, [r4, #4]
  4054d4:	50e3      	str	r3, [r4, r3]
  4054d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4054da:	d217      	bcs.n	40550c <_free_r+0x90>
  4054dc:	08db      	lsrs	r3, r3, #3
  4054de:	1c58      	adds	r0, r3, #1
  4054e0:	109a      	asrs	r2, r3, #2
  4054e2:	684d      	ldr	r5, [r1, #4]
  4054e4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4054e8:	60a7      	str	r7, [r4, #8]
  4054ea:	2301      	movs	r3, #1
  4054ec:	4093      	lsls	r3, r2
  4054ee:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4054f2:	432b      	orrs	r3, r5
  4054f4:	3a08      	subs	r2, #8
  4054f6:	60e2      	str	r2, [r4, #12]
  4054f8:	604b      	str	r3, [r1, #4]
  4054fa:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4054fe:	60fc      	str	r4, [r7, #12]
  405500:	4640      	mov	r0, r8
  405502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405506:	f7ff badf 	b.w	404ac8 <__malloc_unlock>
  40550a:	4770      	bx	lr
  40550c:	0a5a      	lsrs	r2, r3, #9
  40550e:	2a04      	cmp	r2, #4
  405510:	d852      	bhi.n	4055b8 <_free_r+0x13c>
  405512:	099a      	lsrs	r2, r3, #6
  405514:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405518:	00ff      	lsls	r7, r7, #3
  40551a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40551e:	19c8      	adds	r0, r1, r7
  405520:	59ca      	ldr	r2, [r1, r7]
  405522:	3808      	subs	r0, #8
  405524:	4290      	cmp	r0, r2
  405526:	d04f      	beq.n	4055c8 <_free_r+0x14c>
  405528:	6851      	ldr	r1, [r2, #4]
  40552a:	f021 0103 	bic.w	r1, r1, #3
  40552e:	428b      	cmp	r3, r1
  405530:	d232      	bcs.n	405598 <_free_r+0x11c>
  405532:	6892      	ldr	r2, [r2, #8]
  405534:	4290      	cmp	r0, r2
  405536:	d1f7      	bne.n	405528 <_free_r+0xac>
  405538:	68c3      	ldr	r3, [r0, #12]
  40553a:	60a0      	str	r0, [r4, #8]
  40553c:	60e3      	str	r3, [r4, #12]
  40553e:	609c      	str	r4, [r3, #8]
  405540:	60c4      	str	r4, [r0, #12]
  405542:	4640      	mov	r0, r8
  405544:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405548:	f7ff babe 	b.w	404ac8 <__malloc_unlock>
  40554c:	6895      	ldr	r5, [r2, #8]
  40554e:	4f3b      	ldr	r7, [pc, #236]	; (40563c <_free_r+0x1c0>)
  405550:	42bd      	cmp	r5, r7
  405552:	4403      	add	r3, r0
  405554:	d040      	beq.n	4055d8 <_free_r+0x15c>
  405556:	68d0      	ldr	r0, [r2, #12]
  405558:	60e8      	str	r0, [r5, #12]
  40555a:	f043 0201 	orr.w	r2, r3, #1
  40555e:	6085      	str	r5, [r0, #8]
  405560:	6062      	str	r2, [r4, #4]
  405562:	50e3      	str	r3, [r4, r3]
  405564:	e7b7      	b.n	4054d6 <_free_r+0x5a>
  405566:	07ff      	lsls	r7, r7, #31
  405568:	4403      	add	r3, r0
  40556a:	d407      	bmi.n	40557c <_free_r+0x100>
  40556c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405570:	1aa4      	subs	r4, r4, r2
  405572:	4413      	add	r3, r2
  405574:	68a0      	ldr	r0, [r4, #8]
  405576:	68e2      	ldr	r2, [r4, #12]
  405578:	60c2      	str	r2, [r0, #12]
  40557a:	6090      	str	r0, [r2, #8]
  40557c:	4a30      	ldr	r2, [pc, #192]	; (405640 <_free_r+0x1c4>)
  40557e:	6812      	ldr	r2, [r2, #0]
  405580:	f043 0001 	orr.w	r0, r3, #1
  405584:	4293      	cmp	r3, r2
  405586:	6060      	str	r0, [r4, #4]
  405588:	608c      	str	r4, [r1, #8]
  40558a:	d3b9      	bcc.n	405500 <_free_r+0x84>
  40558c:	4b2d      	ldr	r3, [pc, #180]	; (405644 <_free_r+0x1c8>)
  40558e:	4640      	mov	r0, r8
  405590:	6819      	ldr	r1, [r3, #0]
  405592:	f7ff ff23 	bl	4053dc <_malloc_trim_r>
  405596:	e7b3      	b.n	405500 <_free_r+0x84>
  405598:	4610      	mov	r0, r2
  40559a:	e7cd      	b.n	405538 <_free_r+0xbc>
  40559c:	1811      	adds	r1, r2, r0
  40559e:	6849      	ldr	r1, [r1, #4]
  4055a0:	07c9      	lsls	r1, r1, #31
  4055a2:	d444      	bmi.n	40562e <_free_r+0x1b2>
  4055a4:	6891      	ldr	r1, [r2, #8]
  4055a6:	68d2      	ldr	r2, [r2, #12]
  4055a8:	60ca      	str	r2, [r1, #12]
  4055aa:	4403      	add	r3, r0
  4055ac:	f043 0001 	orr.w	r0, r3, #1
  4055b0:	6091      	str	r1, [r2, #8]
  4055b2:	6060      	str	r0, [r4, #4]
  4055b4:	50e3      	str	r3, [r4, r3]
  4055b6:	e7a3      	b.n	405500 <_free_r+0x84>
  4055b8:	2a14      	cmp	r2, #20
  4055ba:	d816      	bhi.n	4055ea <_free_r+0x16e>
  4055bc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4055c0:	00ff      	lsls	r7, r7, #3
  4055c2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4055c6:	e7aa      	b.n	40551e <_free_r+0xa2>
  4055c8:	10aa      	asrs	r2, r5, #2
  4055ca:	2301      	movs	r3, #1
  4055cc:	684d      	ldr	r5, [r1, #4]
  4055ce:	4093      	lsls	r3, r2
  4055d0:	432b      	orrs	r3, r5
  4055d2:	604b      	str	r3, [r1, #4]
  4055d4:	4603      	mov	r3, r0
  4055d6:	e7b0      	b.n	40553a <_free_r+0xbe>
  4055d8:	f043 0201 	orr.w	r2, r3, #1
  4055dc:	614c      	str	r4, [r1, #20]
  4055de:	610c      	str	r4, [r1, #16]
  4055e0:	60e5      	str	r5, [r4, #12]
  4055e2:	60a5      	str	r5, [r4, #8]
  4055e4:	6062      	str	r2, [r4, #4]
  4055e6:	50e3      	str	r3, [r4, r3]
  4055e8:	e78a      	b.n	405500 <_free_r+0x84>
  4055ea:	2a54      	cmp	r2, #84	; 0x54
  4055ec:	d806      	bhi.n	4055fc <_free_r+0x180>
  4055ee:	0b1a      	lsrs	r2, r3, #12
  4055f0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4055f4:	00ff      	lsls	r7, r7, #3
  4055f6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4055fa:	e790      	b.n	40551e <_free_r+0xa2>
  4055fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405600:	d806      	bhi.n	405610 <_free_r+0x194>
  405602:	0bda      	lsrs	r2, r3, #15
  405604:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405608:	00ff      	lsls	r7, r7, #3
  40560a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40560e:	e786      	b.n	40551e <_free_r+0xa2>
  405610:	f240 5054 	movw	r0, #1364	; 0x554
  405614:	4282      	cmp	r2, r0
  405616:	d806      	bhi.n	405626 <_free_r+0x1aa>
  405618:	0c9a      	lsrs	r2, r3, #18
  40561a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40561e:	00ff      	lsls	r7, r7, #3
  405620:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405624:	e77b      	b.n	40551e <_free_r+0xa2>
  405626:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40562a:	257e      	movs	r5, #126	; 0x7e
  40562c:	e777      	b.n	40551e <_free_r+0xa2>
  40562e:	f043 0101 	orr.w	r1, r3, #1
  405632:	6061      	str	r1, [r4, #4]
  405634:	6013      	str	r3, [r2, #0]
  405636:	e763      	b.n	405500 <_free_r+0x84>
  405638:	20400440 	.word	0x20400440
  40563c:	20400448 	.word	0x20400448
  405640:	2040084c 	.word	0x2040084c
  405644:	20400a84 	.word	0x20400a84

00405648 <__ascii_mbtowc>:
  405648:	b082      	sub	sp, #8
  40564a:	b149      	cbz	r1, 405660 <__ascii_mbtowc+0x18>
  40564c:	b15a      	cbz	r2, 405666 <__ascii_mbtowc+0x1e>
  40564e:	b16b      	cbz	r3, 40566c <__ascii_mbtowc+0x24>
  405650:	7813      	ldrb	r3, [r2, #0]
  405652:	600b      	str	r3, [r1, #0]
  405654:	7812      	ldrb	r2, [r2, #0]
  405656:	1c10      	adds	r0, r2, #0
  405658:	bf18      	it	ne
  40565a:	2001      	movne	r0, #1
  40565c:	b002      	add	sp, #8
  40565e:	4770      	bx	lr
  405660:	a901      	add	r1, sp, #4
  405662:	2a00      	cmp	r2, #0
  405664:	d1f3      	bne.n	40564e <__ascii_mbtowc+0x6>
  405666:	4610      	mov	r0, r2
  405668:	b002      	add	sp, #8
  40566a:	4770      	bx	lr
  40566c:	f06f 0001 	mvn.w	r0, #1
  405670:	e7f4      	b.n	40565c <__ascii_mbtowc+0x14>
  405672:	bf00      	nop

00405674 <memmove>:
  405674:	4288      	cmp	r0, r1
  405676:	b5f0      	push	{r4, r5, r6, r7, lr}
  405678:	d90d      	bls.n	405696 <memmove+0x22>
  40567a:	188b      	adds	r3, r1, r2
  40567c:	4298      	cmp	r0, r3
  40567e:	d20a      	bcs.n	405696 <memmove+0x22>
  405680:	1884      	adds	r4, r0, r2
  405682:	2a00      	cmp	r2, #0
  405684:	d051      	beq.n	40572a <memmove+0xb6>
  405686:	4622      	mov	r2, r4
  405688:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40568c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405690:	4299      	cmp	r1, r3
  405692:	d1f9      	bne.n	405688 <memmove+0x14>
  405694:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405696:	2a0f      	cmp	r2, #15
  405698:	d948      	bls.n	40572c <memmove+0xb8>
  40569a:	ea41 0300 	orr.w	r3, r1, r0
  40569e:	079b      	lsls	r3, r3, #30
  4056a0:	d146      	bne.n	405730 <memmove+0xbc>
  4056a2:	f100 0410 	add.w	r4, r0, #16
  4056a6:	f101 0310 	add.w	r3, r1, #16
  4056aa:	4615      	mov	r5, r2
  4056ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4056b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4056b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4056b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4056bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4056c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4056c4:	3d10      	subs	r5, #16
  4056c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4056ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4056ce:	2d0f      	cmp	r5, #15
  4056d0:	f103 0310 	add.w	r3, r3, #16
  4056d4:	f104 0410 	add.w	r4, r4, #16
  4056d8:	d8e8      	bhi.n	4056ac <memmove+0x38>
  4056da:	f1a2 0310 	sub.w	r3, r2, #16
  4056de:	f023 030f 	bic.w	r3, r3, #15
  4056e2:	f002 0e0f 	and.w	lr, r2, #15
  4056e6:	3310      	adds	r3, #16
  4056e8:	f1be 0f03 	cmp.w	lr, #3
  4056ec:	4419      	add	r1, r3
  4056ee:	4403      	add	r3, r0
  4056f0:	d921      	bls.n	405736 <memmove+0xc2>
  4056f2:	1f1e      	subs	r6, r3, #4
  4056f4:	460d      	mov	r5, r1
  4056f6:	4674      	mov	r4, lr
  4056f8:	3c04      	subs	r4, #4
  4056fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4056fe:	f846 7f04 	str.w	r7, [r6, #4]!
  405702:	2c03      	cmp	r4, #3
  405704:	d8f8      	bhi.n	4056f8 <memmove+0x84>
  405706:	f1ae 0404 	sub.w	r4, lr, #4
  40570a:	f024 0403 	bic.w	r4, r4, #3
  40570e:	3404      	adds	r4, #4
  405710:	4421      	add	r1, r4
  405712:	4423      	add	r3, r4
  405714:	f002 0203 	and.w	r2, r2, #3
  405718:	b162      	cbz	r2, 405734 <memmove+0xc0>
  40571a:	3b01      	subs	r3, #1
  40571c:	440a      	add	r2, r1
  40571e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405722:	f803 4f01 	strb.w	r4, [r3, #1]!
  405726:	428a      	cmp	r2, r1
  405728:	d1f9      	bne.n	40571e <memmove+0xaa>
  40572a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40572c:	4603      	mov	r3, r0
  40572e:	e7f3      	b.n	405718 <memmove+0xa4>
  405730:	4603      	mov	r3, r0
  405732:	e7f2      	b.n	40571a <memmove+0xa6>
  405734:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405736:	4672      	mov	r2, lr
  405738:	e7ee      	b.n	405718 <memmove+0xa4>
  40573a:	bf00      	nop

0040573c <_realloc_r>:
  40573c:	2900      	cmp	r1, #0
  40573e:	f000 8095 	beq.w	40586c <_realloc_r+0x130>
  405742:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405746:	460d      	mov	r5, r1
  405748:	4616      	mov	r6, r2
  40574a:	b083      	sub	sp, #12
  40574c:	4680      	mov	r8, r0
  40574e:	f106 070b 	add.w	r7, r6, #11
  405752:	f7ff f9b7 	bl	404ac4 <__malloc_lock>
  405756:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40575a:	2f16      	cmp	r7, #22
  40575c:	f02e 0403 	bic.w	r4, lr, #3
  405760:	f1a5 0908 	sub.w	r9, r5, #8
  405764:	d83c      	bhi.n	4057e0 <_realloc_r+0xa4>
  405766:	2210      	movs	r2, #16
  405768:	4617      	mov	r7, r2
  40576a:	42be      	cmp	r6, r7
  40576c:	d83d      	bhi.n	4057ea <_realloc_r+0xae>
  40576e:	4294      	cmp	r4, r2
  405770:	da43      	bge.n	4057fa <_realloc_r+0xbe>
  405772:	4bc4      	ldr	r3, [pc, #784]	; (405a84 <_realloc_r+0x348>)
  405774:	6899      	ldr	r1, [r3, #8]
  405776:	eb09 0004 	add.w	r0, r9, r4
  40577a:	4288      	cmp	r0, r1
  40577c:	f000 80b4 	beq.w	4058e8 <_realloc_r+0x1ac>
  405780:	6843      	ldr	r3, [r0, #4]
  405782:	f023 0101 	bic.w	r1, r3, #1
  405786:	4401      	add	r1, r0
  405788:	6849      	ldr	r1, [r1, #4]
  40578a:	07c9      	lsls	r1, r1, #31
  40578c:	d54c      	bpl.n	405828 <_realloc_r+0xec>
  40578e:	f01e 0f01 	tst.w	lr, #1
  405792:	f000 809b 	beq.w	4058cc <_realloc_r+0x190>
  405796:	4631      	mov	r1, r6
  405798:	4640      	mov	r0, r8
  40579a:	f7fe fdf7 	bl	40438c <_malloc_r>
  40579e:	4606      	mov	r6, r0
  4057a0:	2800      	cmp	r0, #0
  4057a2:	d03a      	beq.n	40581a <_realloc_r+0xde>
  4057a4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4057a8:	f023 0301 	bic.w	r3, r3, #1
  4057ac:	444b      	add	r3, r9
  4057ae:	f1a0 0208 	sub.w	r2, r0, #8
  4057b2:	429a      	cmp	r2, r3
  4057b4:	f000 8121 	beq.w	4059fa <_realloc_r+0x2be>
  4057b8:	1f22      	subs	r2, r4, #4
  4057ba:	2a24      	cmp	r2, #36	; 0x24
  4057bc:	f200 8107 	bhi.w	4059ce <_realloc_r+0x292>
  4057c0:	2a13      	cmp	r2, #19
  4057c2:	f200 80db 	bhi.w	40597c <_realloc_r+0x240>
  4057c6:	4603      	mov	r3, r0
  4057c8:	462a      	mov	r2, r5
  4057ca:	6811      	ldr	r1, [r2, #0]
  4057cc:	6019      	str	r1, [r3, #0]
  4057ce:	6851      	ldr	r1, [r2, #4]
  4057d0:	6059      	str	r1, [r3, #4]
  4057d2:	6892      	ldr	r2, [r2, #8]
  4057d4:	609a      	str	r2, [r3, #8]
  4057d6:	4629      	mov	r1, r5
  4057d8:	4640      	mov	r0, r8
  4057da:	f7ff fe4f 	bl	40547c <_free_r>
  4057de:	e01c      	b.n	40581a <_realloc_r+0xde>
  4057e0:	f027 0707 	bic.w	r7, r7, #7
  4057e4:	2f00      	cmp	r7, #0
  4057e6:	463a      	mov	r2, r7
  4057e8:	dabf      	bge.n	40576a <_realloc_r+0x2e>
  4057ea:	2600      	movs	r6, #0
  4057ec:	230c      	movs	r3, #12
  4057ee:	4630      	mov	r0, r6
  4057f0:	f8c8 3000 	str.w	r3, [r8]
  4057f4:	b003      	add	sp, #12
  4057f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057fa:	462e      	mov	r6, r5
  4057fc:	1be3      	subs	r3, r4, r7
  4057fe:	2b0f      	cmp	r3, #15
  405800:	d81e      	bhi.n	405840 <_realloc_r+0x104>
  405802:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405806:	f003 0301 	and.w	r3, r3, #1
  40580a:	4323      	orrs	r3, r4
  40580c:	444c      	add	r4, r9
  40580e:	f8c9 3004 	str.w	r3, [r9, #4]
  405812:	6863      	ldr	r3, [r4, #4]
  405814:	f043 0301 	orr.w	r3, r3, #1
  405818:	6063      	str	r3, [r4, #4]
  40581a:	4640      	mov	r0, r8
  40581c:	f7ff f954 	bl	404ac8 <__malloc_unlock>
  405820:	4630      	mov	r0, r6
  405822:	b003      	add	sp, #12
  405824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405828:	f023 0303 	bic.w	r3, r3, #3
  40582c:	18e1      	adds	r1, r4, r3
  40582e:	4291      	cmp	r1, r2
  405830:	db1f      	blt.n	405872 <_realloc_r+0x136>
  405832:	68c3      	ldr	r3, [r0, #12]
  405834:	6882      	ldr	r2, [r0, #8]
  405836:	462e      	mov	r6, r5
  405838:	60d3      	str	r3, [r2, #12]
  40583a:	460c      	mov	r4, r1
  40583c:	609a      	str	r2, [r3, #8]
  40583e:	e7dd      	b.n	4057fc <_realloc_r+0xc0>
  405840:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405844:	eb09 0107 	add.w	r1, r9, r7
  405848:	f002 0201 	and.w	r2, r2, #1
  40584c:	444c      	add	r4, r9
  40584e:	f043 0301 	orr.w	r3, r3, #1
  405852:	4317      	orrs	r7, r2
  405854:	f8c9 7004 	str.w	r7, [r9, #4]
  405858:	604b      	str	r3, [r1, #4]
  40585a:	6863      	ldr	r3, [r4, #4]
  40585c:	f043 0301 	orr.w	r3, r3, #1
  405860:	3108      	adds	r1, #8
  405862:	6063      	str	r3, [r4, #4]
  405864:	4640      	mov	r0, r8
  405866:	f7ff fe09 	bl	40547c <_free_r>
  40586a:	e7d6      	b.n	40581a <_realloc_r+0xde>
  40586c:	4611      	mov	r1, r2
  40586e:	f7fe bd8d 	b.w	40438c <_malloc_r>
  405872:	f01e 0f01 	tst.w	lr, #1
  405876:	d18e      	bne.n	405796 <_realloc_r+0x5a>
  405878:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40587c:	eba9 0a01 	sub.w	sl, r9, r1
  405880:	f8da 1004 	ldr.w	r1, [sl, #4]
  405884:	f021 0103 	bic.w	r1, r1, #3
  405888:	440b      	add	r3, r1
  40588a:	4423      	add	r3, r4
  40588c:	4293      	cmp	r3, r2
  40588e:	db25      	blt.n	4058dc <_realloc_r+0x1a0>
  405890:	68c2      	ldr	r2, [r0, #12]
  405892:	6881      	ldr	r1, [r0, #8]
  405894:	4656      	mov	r6, sl
  405896:	60ca      	str	r2, [r1, #12]
  405898:	6091      	str	r1, [r2, #8]
  40589a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40589e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4058a2:	1f22      	subs	r2, r4, #4
  4058a4:	2a24      	cmp	r2, #36	; 0x24
  4058a6:	60c1      	str	r1, [r0, #12]
  4058a8:	6088      	str	r0, [r1, #8]
  4058aa:	f200 8094 	bhi.w	4059d6 <_realloc_r+0x29a>
  4058ae:	2a13      	cmp	r2, #19
  4058b0:	d96f      	bls.n	405992 <_realloc_r+0x256>
  4058b2:	6829      	ldr	r1, [r5, #0]
  4058b4:	f8ca 1008 	str.w	r1, [sl, #8]
  4058b8:	6869      	ldr	r1, [r5, #4]
  4058ba:	f8ca 100c 	str.w	r1, [sl, #12]
  4058be:	2a1b      	cmp	r2, #27
  4058c0:	f200 80a2 	bhi.w	405a08 <_realloc_r+0x2cc>
  4058c4:	3508      	adds	r5, #8
  4058c6:	f10a 0210 	add.w	r2, sl, #16
  4058ca:	e063      	b.n	405994 <_realloc_r+0x258>
  4058cc:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4058d0:	eba9 0a03 	sub.w	sl, r9, r3
  4058d4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4058d8:	f021 0103 	bic.w	r1, r1, #3
  4058dc:	1863      	adds	r3, r4, r1
  4058de:	4293      	cmp	r3, r2
  4058e0:	f6ff af59 	blt.w	405796 <_realloc_r+0x5a>
  4058e4:	4656      	mov	r6, sl
  4058e6:	e7d8      	b.n	40589a <_realloc_r+0x15e>
  4058e8:	6841      	ldr	r1, [r0, #4]
  4058ea:	f021 0b03 	bic.w	fp, r1, #3
  4058ee:	44a3      	add	fp, r4
  4058f0:	f107 0010 	add.w	r0, r7, #16
  4058f4:	4583      	cmp	fp, r0
  4058f6:	da56      	bge.n	4059a6 <_realloc_r+0x26a>
  4058f8:	f01e 0f01 	tst.w	lr, #1
  4058fc:	f47f af4b 	bne.w	405796 <_realloc_r+0x5a>
  405900:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405904:	eba9 0a01 	sub.w	sl, r9, r1
  405908:	f8da 1004 	ldr.w	r1, [sl, #4]
  40590c:	f021 0103 	bic.w	r1, r1, #3
  405910:	448b      	add	fp, r1
  405912:	4558      	cmp	r0, fp
  405914:	dce2      	bgt.n	4058dc <_realloc_r+0x1a0>
  405916:	4656      	mov	r6, sl
  405918:	f8da 100c 	ldr.w	r1, [sl, #12]
  40591c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405920:	1f22      	subs	r2, r4, #4
  405922:	2a24      	cmp	r2, #36	; 0x24
  405924:	60c1      	str	r1, [r0, #12]
  405926:	6088      	str	r0, [r1, #8]
  405928:	f200 808f 	bhi.w	405a4a <_realloc_r+0x30e>
  40592c:	2a13      	cmp	r2, #19
  40592e:	f240 808a 	bls.w	405a46 <_realloc_r+0x30a>
  405932:	6829      	ldr	r1, [r5, #0]
  405934:	f8ca 1008 	str.w	r1, [sl, #8]
  405938:	6869      	ldr	r1, [r5, #4]
  40593a:	f8ca 100c 	str.w	r1, [sl, #12]
  40593e:	2a1b      	cmp	r2, #27
  405940:	f200 808a 	bhi.w	405a58 <_realloc_r+0x31c>
  405944:	3508      	adds	r5, #8
  405946:	f10a 0210 	add.w	r2, sl, #16
  40594a:	6829      	ldr	r1, [r5, #0]
  40594c:	6011      	str	r1, [r2, #0]
  40594e:	6869      	ldr	r1, [r5, #4]
  405950:	6051      	str	r1, [r2, #4]
  405952:	68a9      	ldr	r1, [r5, #8]
  405954:	6091      	str	r1, [r2, #8]
  405956:	eb0a 0107 	add.w	r1, sl, r7
  40595a:	ebab 0207 	sub.w	r2, fp, r7
  40595e:	f042 0201 	orr.w	r2, r2, #1
  405962:	6099      	str	r1, [r3, #8]
  405964:	604a      	str	r2, [r1, #4]
  405966:	f8da 3004 	ldr.w	r3, [sl, #4]
  40596a:	f003 0301 	and.w	r3, r3, #1
  40596e:	431f      	orrs	r7, r3
  405970:	4640      	mov	r0, r8
  405972:	f8ca 7004 	str.w	r7, [sl, #4]
  405976:	f7ff f8a7 	bl	404ac8 <__malloc_unlock>
  40597a:	e751      	b.n	405820 <_realloc_r+0xe4>
  40597c:	682b      	ldr	r3, [r5, #0]
  40597e:	6003      	str	r3, [r0, #0]
  405980:	686b      	ldr	r3, [r5, #4]
  405982:	6043      	str	r3, [r0, #4]
  405984:	2a1b      	cmp	r2, #27
  405986:	d82d      	bhi.n	4059e4 <_realloc_r+0x2a8>
  405988:	f100 0308 	add.w	r3, r0, #8
  40598c:	f105 0208 	add.w	r2, r5, #8
  405990:	e71b      	b.n	4057ca <_realloc_r+0x8e>
  405992:	4632      	mov	r2, r6
  405994:	6829      	ldr	r1, [r5, #0]
  405996:	6011      	str	r1, [r2, #0]
  405998:	6869      	ldr	r1, [r5, #4]
  40599a:	6051      	str	r1, [r2, #4]
  40599c:	68a9      	ldr	r1, [r5, #8]
  40599e:	6091      	str	r1, [r2, #8]
  4059a0:	461c      	mov	r4, r3
  4059a2:	46d1      	mov	r9, sl
  4059a4:	e72a      	b.n	4057fc <_realloc_r+0xc0>
  4059a6:	eb09 0107 	add.w	r1, r9, r7
  4059aa:	ebab 0b07 	sub.w	fp, fp, r7
  4059ae:	f04b 0201 	orr.w	r2, fp, #1
  4059b2:	6099      	str	r1, [r3, #8]
  4059b4:	604a      	str	r2, [r1, #4]
  4059b6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4059ba:	f003 0301 	and.w	r3, r3, #1
  4059be:	431f      	orrs	r7, r3
  4059c0:	4640      	mov	r0, r8
  4059c2:	f845 7c04 	str.w	r7, [r5, #-4]
  4059c6:	f7ff f87f 	bl	404ac8 <__malloc_unlock>
  4059ca:	462e      	mov	r6, r5
  4059cc:	e728      	b.n	405820 <_realloc_r+0xe4>
  4059ce:	4629      	mov	r1, r5
  4059d0:	f7ff fe50 	bl	405674 <memmove>
  4059d4:	e6ff      	b.n	4057d6 <_realloc_r+0x9a>
  4059d6:	4629      	mov	r1, r5
  4059d8:	4630      	mov	r0, r6
  4059da:	461c      	mov	r4, r3
  4059dc:	46d1      	mov	r9, sl
  4059de:	f7ff fe49 	bl	405674 <memmove>
  4059e2:	e70b      	b.n	4057fc <_realloc_r+0xc0>
  4059e4:	68ab      	ldr	r3, [r5, #8]
  4059e6:	6083      	str	r3, [r0, #8]
  4059e8:	68eb      	ldr	r3, [r5, #12]
  4059ea:	60c3      	str	r3, [r0, #12]
  4059ec:	2a24      	cmp	r2, #36	; 0x24
  4059ee:	d017      	beq.n	405a20 <_realloc_r+0x2e4>
  4059f0:	f100 0310 	add.w	r3, r0, #16
  4059f4:	f105 0210 	add.w	r2, r5, #16
  4059f8:	e6e7      	b.n	4057ca <_realloc_r+0x8e>
  4059fa:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4059fe:	f023 0303 	bic.w	r3, r3, #3
  405a02:	441c      	add	r4, r3
  405a04:	462e      	mov	r6, r5
  405a06:	e6f9      	b.n	4057fc <_realloc_r+0xc0>
  405a08:	68a9      	ldr	r1, [r5, #8]
  405a0a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a0e:	68e9      	ldr	r1, [r5, #12]
  405a10:	f8ca 1014 	str.w	r1, [sl, #20]
  405a14:	2a24      	cmp	r2, #36	; 0x24
  405a16:	d00c      	beq.n	405a32 <_realloc_r+0x2f6>
  405a18:	3510      	adds	r5, #16
  405a1a:	f10a 0218 	add.w	r2, sl, #24
  405a1e:	e7b9      	b.n	405994 <_realloc_r+0x258>
  405a20:	692b      	ldr	r3, [r5, #16]
  405a22:	6103      	str	r3, [r0, #16]
  405a24:	696b      	ldr	r3, [r5, #20]
  405a26:	6143      	str	r3, [r0, #20]
  405a28:	f105 0218 	add.w	r2, r5, #24
  405a2c:	f100 0318 	add.w	r3, r0, #24
  405a30:	e6cb      	b.n	4057ca <_realloc_r+0x8e>
  405a32:	692a      	ldr	r2, [r5, #16]
  405a34:	f8ca 2018 	str.w	r2, [sl, #24]
  405a38:	696a      	ldr	r2, [r5, #20]
  405a3a:	f8ca 201c 	str.w	r2, [sl, #28]
  405a3e:	3518      	adds	r5, #24
  405a40:	f10a 0220 	add.w	r2, sl, #32
  405a44:	e7a6      	b.n	405994 <_realloc_r+0x258>
  405a46:	4632      	mov	r2, r6
  405a48:	e77f      	b.n	40594a <_realloc_r+0x20e>
  405a4a:	4629      	mov	r1, r5
  405a4c:	4630      	mov	r0, r6
  405a4e:	9301      	str	r3, [sp, #4]
  405a50:	f7ff fe10 	bl	405674 <memmove>
  405a54:	9b01      	ldr	r3, [sp, #4]
  405a56:	e77e      	b.n	405956 <_realloc_r+0x21a>
  405a58:	68a9      	ldr	r1, [r5, #8]
  405a5a:	f8ca 1010 	str.w	r1, [sl, #16]
  405a5e:	68e9      	ldr	r1, [r5, #12]
  405a60:	f8ca 1014 	str.w	r1, [sl, #20]
  405a64:	2a24      	cmp	r2, #36	; 0x24
  405a66:	d003      	beq.n	405a70 <_realloc_r+0x334>
  405a68:	3510      	adds	r5, #16
  405a6a:	f10a 0218 	add.w	r2, sl, #24
  405a6e:	e76c      	b.n	40594a <_realloc_r+0x20e>
  405a70:	692a      	ldr	r2, [r5, #16]
  405a72:	f8ca 2018 	str.w	r2, [sl, #24]
  405a76:	696a      	ldr	r2, [r5, #20]
  405a78:	f8ca 201c 	str.w	r2, [sl, #28]
  405a7c:	3518      	adds	r5, #24
  405a7e:	f10a 0220 	add.w	r2, sl, #32
  405a82:	e762      	b.n	40594a <_realloc_r+0x20e>
  405a84:	20400440 	.word	0x20400440

00405a88 <__ascii_wctomb>:
  405a88:	b121      	cbz	r1, 405a94 <__ascii_wctomb+0xc>
  405a8a:	2aff      	cmp	r2, #255	; 0xff
  405a8c:	d804      	bhi.n	405a98 <__ascii_wctomb+0x10>
  405a8e:	700a      	strb	r2, [r1, #0]
  405a90:	2001      	movs	r0, #1
  405a92:	4770      	bx	lr
  405a94:	4608      	mov	r0, r1
  405a96:	4770      	bx	lr
  405a98:	238a      	movs	r3, #138	; 0x8a
  405a9a:	6003      	str	r3, [r0, #0]
  405a9c:	f04f 30ff 	mov.w	r0, #4294967295
  405aa0:	4770      	bx	lr
  405aa2:	bf00      	nop

00405aa4 <__aeabi_drsub>:
  405aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405aa8:	e002      	b.n	405ab0 <__adddf3>
  405aaa:	bf00      	nop

00405aac <__aeabi_dsub>:
  405aac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405ab0 <__adddf3>:
  405ab0:	b530      	push	{r4, r5, lr}
  405ab2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405ab6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405aba:	ea94 0f05 	teq	r4, r5
  405abe:	bf08      	it	eq
  405ac0:	ea90 0f02 	teqeq	r0, r2
  405ac4:	bf1f      	itttt	ne
  405ac6:	ea54 0c00 	orrsne.w	ip, r4, r0
  405aca:	ea55 0c02 	orrsne.w	ip, r5, r2
  405ace:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405ad2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405ad6:	f000 80e2 	beq.w	405c9e <__adddf3+0x1ee>
  405ada:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405ade:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405ae2:	bfb8      	it	lt
  405ae4:	426d      	neglt	r5, r5
  405ae6:	dd0c      	ble.n	405b02 <__adddf3+0x52>
  405ae8:	442c      	add	r4, r5
  405aea:	ea80 0202 	eor.w	r2, r0, r2
  405aee:	ea81 0303 	eor.w	r3, r1, r3
  405af2:	ea82 0000 	eor.w	r0, r2, r0
  405af6:	ea83 0101 	eor.w	r1, r3, r1
  405afa:	ea80 0202 	eor.w	r2, r0, r2
  405afe:	ea81 0303 	eor.w	r3, r1, r3
  405b02:	2d36      	cmp	r5, #54	; 0x36
  405b04:	bf88      	it	hi
  405b06:	bd30      	pophi	{r4, r5, pc}
  405b08:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405b0c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405b10:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405b14:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405b18:	d002      	beq.n	405b20 <__adddf3+0x70>
  405b1a:	4240      	negs	r0, r0
  405b1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405b20:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405b24:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405b28:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405b2c:	d002      	beq.n	405b34 <__adddf3+0x84>
  405b2e:	4252      	negs	r2, r2
  405b30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405b34:	ea94 0f05 	teq	r4, r5
  405b38:	f000 80a7 	beq.w	405c8a <__adddf3+0x1da>
  405b3c:	f1a4 0401 	sub.w	r4, r4, #1
  405b40:	f1d5 0e20 	rsbs	lr, r5, #32
  405b44:	db0d      	blt.n	405b62 <__adddf3+0xb2>
  405b46:	fa02 fc0e 	lsl.w	ip, r2, lr
  405b4a:	fa22 f205 	lsr.w	r2, r2, r5
  405b4e:	1880      	adds	r0, r0, r2
  405b50:	f141 0100 	adc.w	r1, r1, #0
  405b54:	fa03 f20e 	lsl.w	r2, r3, lr
  405b58:	1880      	adds	r0, r0, r2
  405b5a:	fa43 f305 	asr.w	r3, r3, r5
  405b5e:	4159      	adcs	r1, r3
  405b60:	e00e      	b.n	405b80 <__adddf3+0xd0>
  405b62:	f1a5 0520 	sub.w	r5, r5, #32
  405b66:	f10e 0e20 	add.w	lr, lr, #32
  405b6a:	2a01      	cmp	r2, #1
  405b6c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405b70:	bf28      	it	cs
  405b72:	f04c 0c02 	orrcs.w	ip, ip, #2
  405b76:	fa43 f305 	asr.w	r3, r3, r5
  405b7a:	18c0      	adds	r0, r0, r3
  405b7c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405b80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405b84:	d507      	bpl.n	405b96 <__adddf3+0xe6>
  405b86:	f04f 0e00 	mov.w	lr, #0
  405b8a:	f1dc 0c00 	rsbs	ip, ip, #0
  405b8e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405b92:	eb6e 0101 	sbc.w	r1, lr, r1
  405b96:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405b9a:	d31b      	bcc.n	405bd4 <__adddf3+0x124>
  405b9c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405ba0:	d30c      	bcc.n	405bbc <__adddf3+0x10c>
  405ba2:	0849      	lsrs	r1, r1, #1
  405ba4:	ea5f 0030 	movs.w	r0, r0, rrx
  405ba8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405bac:	f104 0401 	add.w	r4, r4, #1
  405bb0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405bb4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405bb8:	f080 809a 	bcs.w	405cf0 <__adddf3+0x240>
  405bbc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405bc0:	bf08      	it	eq
  405bc2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405bc6:	f150 0000 	adcs.w	r0, r0, #0
  405bca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405bce:	ea41 0105 	orr.w	r1, r1, r5
  405bd2:	bd30      	pop	{r4, r5, pc}
  405bd4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405bd8:	4140      	adcs	r0, r0
  405bda:	eb41 0101 	adc.w	r1, r1, r1
  405bde:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405be2:	f1a4 0401 	sub.w	r4, r4, #1
  405be6:	d1e9      	bne.n	405bbc <__adddf3+0x10c>
  405be8:	f091 0f00 	teq	r1, #0
  405bec:	bf04      	itt	eq
  405bee:	4601      	moveq	r1, r0
  405bf0:	2000      	moveq	r0, #0
  405bf2:	fab1 f381 	clz	r3, r1
  405bf6:	bf08      	it	eq
  405bf8:	3320      	addeq	r3, #32
  405bfa:	f1a3 030b 	sub.w	r3, r3, #11
  405bfe:	f1b3 0220 	subs.w	r2, r3, #32
  405c02:	da0c      	bge.n	405c1e <__adddf3+0x16e>
  405c04:	320c      	adds	r2, #12
  405c06:	dd08      	ble.n	405c1a <__adddf3+0x16a>
  405c08:	f102 0c14 	add.w	ip, r2, #20
  405c0c:	f1c2 020c 	rsb	r2, r2, #12
  405c10:	fa01 f00c 	lsl.w	r0, r1, ip
  405c14:	fa21 f102 	lsr.w	r1, r1, r2
  405c18:	e00c      	b.n	405c34 <__adddf3+0x184>
  405c1a:	f102 0214 	add.w	r2, r2, #20
  405c1e:	bfd8      	it	le
  405c20:	f1c2 0c20 	rsble	ip, r2, #32
  405c24:	fa01 f102 	lsl.w	r1, r1, r2
  405c28:	fa20 fc0c 	lsr.w	ip, r0, ip
  405c2c:	bfdc      	itt	le
  405c2e:	ea41 010c 	orrle.w	r1, r1, ip
  405c32:	4090      	lslle	r0, r2
  405c34:	1ae4      	subs	r4, r4, r3
  405c36:	bfa2      	ittt	ge
  405c38:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405c3c:	4329      	orrge	r1, r5
  405c3e:	bd30      	popge	{r4, r5, pc}
  405c40:	ea6f 0404 	mvn.w	r4, r4
  405c44:	3c1f      	subs	r4, #31
  405c46:	da1c      	bge.n	405c82 <__adddf3+0x1d2>
  405c48:	340c      	adds	r4, #12
  405c4a:	dc0e      	bgt.n	405c6a <__adddf3+0x1ba>
  405c4c:	f104 0414 	add.w	r4, r4, #20
  405c50:	f1c4 0220 	rsb	r2, r4, #32
  405c54:	fa20 f004 	lsr.w	r0, r0, r4
  405c58:	fa01 f302 	lsl.w	r3, r1, r2
  405c5c:	ea40 0003 	orr.w	r0, r0, r3
  405c60:	fa21 f304 	lsr.w	r3, r1, r4
  405c64:	ea45 0103 	orr.w	r1, r5, r3
  405c68:	bd30      	pop	{r4, r5, pc}
  405c6a:	f1c4 040c 	rsb	r4, r4, #12
  405c6e:	f1c4 0220 	rsb	r2, r4, #32
  405c72:	fa20 f002 	lsr.w	r0, r0, r2
  405c76:	fa01 f304 	lsl.w	r3, r1, r4
  405c7a:	ea40 0003 	orr.w	r0, r0, r3
  405c7e:	4629      	mov	r1, r5
  405c80:	bd30      	pop	{r4, r5, pc}
  405c82:	fa21 f004 	lsr.w	r0, r1, r4
  405c86:	4629      	mov	r1, r5
  405c88:	bd30      	pop	{r4, r5, pc}
  405c8a:	f094 0f00 	teq	r4, #0
  405c8e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405c92:	bf06      	itte	eq
  405c94:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405c98:	3401      	addeq	r4, #1
  405c9a:	3d01      	subne	r5, #1
  405c9c:	e74e      	b.n	405b3c <__adddf3+0x8c>
  405c9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ca2:	bf18      	it	ne
  405ca4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405ca8:	d029      	beq.n	405cfe <__adddf3+0x24e>
  405caa:	ea94 0f05 	teq	r4, r5
  405cae:	bf08      	it	eq
  405cb0:	ea90 0f02 	teqeq	r0, r2
  405cb4:	d005      	beq.n	405cc2 <__adddf3+0x212>
  405cb6:	ea54 0c00 	orrs.w	ip, r4, r0
  405cba:	bf04      	itt	eq
  405cbc:	4619      	moveq	r1, r3
  405cbe:	4610      	moveq	r0, r2
  405cc0:	bd30      	pop	{r4, r5, pc}
  405cc2:	ea91 0f03 	teq	r1, r3
  405cc6:	bf1e      	ittt	ne
  405cc8:	2100      	movne	r1, #0
  405cca:	2000      	movne	r0, #0
  405ccc:	bd30      	popne	{r4, r5, pc}
  405cce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405cd2:	d105      	bne.n	405ce0 <__adddf3+0x230>
  405cd4:	0040      	lsls	r0, r0, #1
  405cd6:	4149      	adcs	r1, r1
  405cd8:	bf28      	it	cs
  405cda:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405cde:	bd30      	pop	{r4, r5, pc}
  405ce0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405ce4:	bf3c      	itt	cc
  405ce6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405cea:	bd30      	popcc	{r4, r5, pc}
  405cec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405cf0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405cf4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405cf8:	f04f 0000 	mov.w	r0, #0
  405cfc:	bd30      	pop	{r4, r5, pc}
  405cfe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405d02:	bf1a      	itte	ne
  405d04:	4619      	movne	r1, r3
  405d06:	4610      	movne	r0, r2
  405d08:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405d0c:	bf1c      	itt	ne
  405d0e:	460b      	movne	r3, r1
  405d10:	4602      	movne	r2, r0
  405d12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405d16:	bf06      	itte	eq
  405d18:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405d1c:	ea91 0f03 	teqeq	r1, r3
  405d20:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405d24:	bd30      	pop	{r4, r5, pc}
  405d26:	bf00      	nop

00405d28 <__aeabi_ui2d>:
  405d28:	f090 0f00 	teq	r0, #0
  405d2c:	bf04      	itt	eq
  405d2e:	2100      	moveq	r1, #0
  405d30:	4770      	bxeq	lr
  405d32:	b530      	push	{r4, r5, lr}
  405d34:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d38:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d3c:	f04f 0500 	mov.w	r5, #0
  405d40:	f04f 0100 	mov.w	r1, #0
  405d44:	e750      	b.n	405be8 <__adddf3+0x138>
  405d46:	bf00      	nop

00405d48 <__aeabi_i2d>:
  405d48:	f090 0f00 	teq	r0, #0
  405d4c:	bf04      	itt	eq
  405d4e:	2100      	moveq	r1, #0
  405d50:	4770      	bxeq	lr
  405d52:	b530      	push	{r4, r5, lr}
  405d54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d5c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405d60:	bf48      	it	mi
  405d62:	4240      	negmi	r0, r0
  405d64:	f04f 0100 	mov.w	r1, #0
  405d68:	e73e      	b.n	405be8 <__adddf3+0x138>
  405d6a:	bf00      	nop

00405d6c <__aeabi_f2d>:
  405d6c:	0042      	lsls	r2, r0, #1
  405d6e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405d72:	ea4f 0131 	mov.w	r1, r1, rrx
  405d76:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405d7a:	bf1f      	itttt	ne
  405d7c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405d80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405d84:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405d88:	4770      	bxne	lr
  405d8a:	f092 0f00 	teq	r2, #0
  405d8e:	bf14      	ite	ne
  405d90:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405d94:	4770      	bxeq	lr
  405d96:	b530      	push	{r4, r5, lr}
  405d98:	f44f 7460 	mov.w	r4, #896	; 0x380
  405d9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405da0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405da4:	e720      	b.n	405be8 <__adddf3+0x138>
  405da6:	bf00      	nop

00405da8 <__aeabi_ul2d>:
  405da8:	ea50 0201 	orrs.w	r2, r0, r1
  405dac:	bf08      	it	eq
  405dae:	4770      	bxeq	lr
  405db0:	b530      	push	{r4, r5, lr}
  405db2:	f04f 0500 	mov.w	r5, #0
  405db6:	e00a      	b.n	405dce <__aeabi_l2d+0x16>

00405db8 <__aeabi_l2d>:
  405db8:	ea50 0201 	orrs.w	r2, r0, r1
  405dbc:	bf08      	it	eq
  405dbe:	4770      	bxeq	lr
  405dc0:	b530      	push	{r4, r5, lr}
  405dc2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405dc6:	d502      	bpl.n	405dce <__aeabi_l2d+0x16>
  405dc8:	4240      	negs	r0, r0
  405dca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405dce:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405dd2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405dd6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405dda:	f43f aedc 	beq.w	405b96 <__adddf3+0xe6>
  405dde:	f04f 0203 	mov.w	r2, #3
  405de2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405de6:	bf18      	it	ne
  405de8:	3203      	addne	r2, #3
  405dea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405dee:	bf18      	it	ne
  405df0:	3203      	addne	r2, #3
  405df2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405df6:	f1c2 0320 	rsb	r3, r2, #32
  405dfa:	fa00 fc03 	lsl.w	ip, r0, r3
  405dfe:	fa20 f002 	lsr.w	r0, r0, r2
  405e02:	fa01 fe03 	lsl.w	lr, r1, r3
  405e06:	ea40 000e 	orr.w	r0, r0, lr
  405e0a:	fa21 f102 	lsr.w	r1, r1, r2
  405e0e:	4414      	add	r4, r2
  405e10:	e6c1      	b.n	405b96 <__adddf3+0xe6>
  405e12:	bf00      	nop

00405e14 <__aeabi_dmul>:
  405e14:	b570      	push	{r4, r5, r6, lr}
  405e16:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405e1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405e1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405e22:	bf1d      	ittte	ne
  405e24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405e28:	ea94 0f0c 	teqne	r4, ip
  405e2c:	ea95 0f0c 	teqne	r5, ip
  405e30:	f000 f8de 	bleq	405ff0 <__aeabi_dmul+0x1dc>
  405e34:	442c      	add	r4, r5
  405e36:	ea81 0603 	eor.w	r6, r1, r3
  405e3a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405e3e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405e42:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405e46:	bf18      	it	ne
  405e48:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405e4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405e50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405e54:	d038      	beq.n	405ec8 <__aeabi_dmul+0xb4>
  405e56:	fba0 ce02 	umull	ip, lr, r0, r2
  405e5a:	f04f 0500 	mov.w	r5, #0
  405e5e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405e62:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405e66:	fbe0 e503 	umlal	lr, r5, r0, r3
  405e6a:	f04f 0600 	mov.w	r6, #0
  405e6e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405e72:	f09c 0f00 	teq	ip, #0
  405e76:	bf18      	it	ne
  405e78:	f04e 0e01 	orrne.w	lr, lr, #1
  405e7c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405e80:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405e84:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405e88:	d204      	bcs.n	405e94 <__aeabi_dmul+0x80>
  405e8a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405e8e:	416d      	adcs	r5, r5
  405e90:	eb46 0606 	adc.w	r6, r6, r6
  405e94:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405e98:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405e9c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405ea0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405ea4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405ea8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405eac:	bf88      	it	hi
  405eae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405eb2:	d81e      	bhi.n	405ef2 <__aeabi_dmul+0xde>
  405eb4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405eb8:	bf08      	it	eq
  405eba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405ebe:	f150 0000 	adcs.w	r0, r0, #0
  405ec2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405ec6:	bd70      	pop	{r4, r5, r6, pc}
  405ec8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405ecc:	ea46 0101 	orr.w	r1, r6, r1
  405ed0:	ea40 0002 	orr.w	r0, r0, r2
  405ed4:	ea81 0103 	eor.w	r1, r1, r3
  405ed8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405edc:	bfc2      	ittt	gt
  405ede:	ebd4 050c 	rsbsgt	r5, r4, ip
  405ee2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405ee6:	bd70      	popgt	{r4, r5, r6, pc}
  405ee8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405eec:	f04f 0e00 	mov.w	lr, #0
  405ef0:	3c01      	subs	r4, #1
  405ef2:	f300 80ab 	bgt.w	40604c <__aeabi_dmul+0x238>
  405ef6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405efa:	bfde      	ittt	le
  405efc:	2000      	movle	r0, #0
  405efe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405f02:	bd70      	pople	{r4, r5, r6, pc}
  405f04:	f1c4 0400 	rsb	r4, r4, #0
  405f08:	3c20      	subs	r4, #32
  405f0a:	da35      	bge.n	405f78 <__aeabi_dmul+0x164>
  405f0c:	340c      	adds	r4, #12
  405f0e:	dc1b      	bgt.n	405f48 <__aeabi_dmul+0x134>
  405f10:	f104 0414 	add.w	r4, r4, #20
  405f14:	f1c4 0520 	rsb	r5, r4, #32
  405f18:	fa00 f305 	lsl.w	r3, r0, r5
  405f1c:	fa20 f004 	lsr.w	r0, r0, r4
  405f20:	fa01 f205 	lsl.w	r2, r1, r5
  405f24:	ea40 0002 	orr.w	r0, r0, r2
  405f28:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405f2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405f30:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405f34:	fa21 f604 	lsr.w	r6, r1, r4
  405f38:	eb42 0106 	adc.w	r1, r2, r6
  405f3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405f40:	bf08      	it	eq
  405f42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405f46:	bd70      	pop	{r4, r5, r6, pc}
  405f48:	f1c4 040c 	rsb	r4, r4, #12
  405f4c:	f1c4 0520 	rsb	r5, r4, #32
  405f50:	fa00 f304 	lsl.w	r3, r0, r4
  405f54:	fa20 f005 	lsr.w	r0, r0, r5
  405f58:	fa01 f204 	lsl.w	r2, r1, r4
  405f5c:	ea40 0002 	orr.w	r0, r0, r2
  405f60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405f68:	f141 0100 	adc.w	r1, r1, #0
  405f6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405f70:	bf08      	it	eq
  405f72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405f76:	bd70      	pop	{r4, r5, r6, pc}
  405f78:	f1c4 0520 	rsb	r5, r4, #32
  405f7c:	fa00 f205 	lsl.w	r2, r0, r5
  405f80:	ea4e 0e02 	orr.w	lr, lr, r2
  405f84:	fa20 f304 	lsr.w	r3, r0, r4
  405f88:	fa01 f205 	lsl.w	r2, r1, r5
  405f8c:	ea43 0302 	orr.w	r3, r3, r2
  405f90:	fa21 f004 	lsr.w	r0, r1, r4
  405f94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f98:	fa21 f204 	lsr.w	r2, r1, r4
  405f9c:	ea20 0002 	bic.w	r0, r0, r2
  405fa0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405fa4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405fa8:	bf08      	it	eq
  405faa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405fae:	bd70      	pop	{r4, r5, r6, pc}
  405fb0:	f094 0f00 	teq	r4, #0
  405fb4:	d10f      	bne.n	405fd6 <__aeabi_dmul+0x1c2>
  405fb6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405fba:	0040      	lsls	r0, r0, #1
  405fbc:	eb41 0101 	adc.w	r1, r1, r1
  405fc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405fc4:	bf08      	it	eq
  405fc6:	3c01      	subeq	r4, #1
  405fc8:	d0f7      	beq.n	405fba <__aeabi_dmul+0x1a6>
  405fca:	ea41 0106 	orr.w	r1, r1, r6
  405fce:	f095 0f00 	teq	r5, #0
  405fd2:	bf18      	it	ne
  405fd4:	4770      	bxne	lr
  405fd6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405fda:	0052      	lsls	r2, r2, #1
  405fdc:	eb43 0303 	adc.w	r3, r3, r3
  405fe0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405fe4:	bf08      	it	eq
  405fe6:	3d01      	subeq	r5, #1
  405fe8:	d0f7      	beq.n	405fda <__aeabi_dmul+0x1c6>
  405fea:	ea43 0306 	orr.w	r3, r3, r6
  405fee:	4770      	bx	lr
  405ff0:	ea94 0f0c 	teq	r4, ip
  405ff4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405ff8:	bf18      	it	ne
  405ffa:	ea95 0f0c 	teqne	r5, ip
  405ffe:	d00c      	beq.n	40601a <__aeabi_dmul+0x206>
  406000:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406004:	bf18      	it	ne
  406006:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40600a:	d1d1      	bne.n	405fb0 <__aeabi_dmul+0x19c>
  40600c:	ea81 0103 	eor.w	r1, r1, r3
  406010:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406014:	f04f 0000 	mov.w	r0, #0
  406018:	bd70      	pop	{r4, r5, r6, pc}
  40601a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40601e:	bf06      	itte	eq
  406020:	4610      	moveq	r0, r2
  406022:	4619      	moveq	r1, r3
  406024:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406028:	d019      	beq.n	40605e <__aeabi_dmul+0x24a>
  40602a:	ea94 0f0c 	teq	r4, ip
  40602e:	d102      	bne.n	406036 <__aeabi_dmul+0x222>
  406030:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406034:	d113      	bne.n	40605e <__aeabi_dmul+0x24a>
  406036:	ea95 0f0c 	teq	r5, ip
  40603a:	d105      	bne.n	406048 <__aeabi_dmul+0x234>
  40603c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406040:	bf1c      	itt	ne
  406042:	4610      	movne	r0, r2
  406044:	4619      	movne	r1, r3
  406046:	d10a      	bne.n	40605e <__aeabi_dmul+0x24a>
  406048:	ea81 0103 	eor.w	r1, r1, r3
  40604c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406050:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406054:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406058:	f04f 0000 	mov.w	r0, #0
  40605c:	bd70      	pop	{r4, r5, r6, pc}
  40605e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406062:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406066:	bd70      	pop	{r4, r5, r6, pc}

00406068 <__aeabi_ddiv>:
  406068:	b570      	push	{r4, r5, r6, lr}
  40606a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40606e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406072:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406076:	bf1d      	ittte	ne
  406078:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40607c:	ea94 0f0c 	teqne	r4, ip
  406080:	ea95 0f0c 	teqne	r5, ip
  406084:	f000 f8a7 	bleq	4061d6 <__aeabi_ddiv+0x16e>
  406088:	eba4 0405 	sub.w	r4, r4, r5
  40608c:	ea81 0e03 	eor.w	lr, r1, r3
  406090:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406094:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406098:	f000 8088 	beq.w	4061ac <__aeabi_ddiv+0x144>
  40609c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4060a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4060a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4060a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4060ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4060b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4060b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4060b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4060bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4060c0:	429d      	cmp	r5, r3
  4060c2:	bf08      	it	eq
  4060c4:	4296      	cmpeq	r6, r2
  4060c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4060ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4060ce:	d202      	bcs.n	4060d6 <__aeabi_ddiv+0x6e>
  4060d0:	085b      	lsrs	r3, r3, #1
  4060d2:	ea4f 0232 	mov.w	r2, r2, rrx
  4060d6:	1ab6      	subs	r6, r6, r2
  4060d8:	eb65 0503 	sbc.w	r5, r5, r3
  4060dc:	085b      	lsrs	r3, r3, #1
  4060de:	ea4f 0232 	mov.w	r2, r2, rrx
  4060e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4060e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4060ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4060ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4060f2:	bf22      	ittt	cs
  4060f4:	1ab6      	subcs	r6, r6, r2
  4060f6:	4675      	movcs	r5, lr
  4060f8:	ea40 000c 	orrcs.w	r0, r0, ip
  4060fc:	085b      	lsrs	r3, r3, #1
  4060fe:	ea4f 0232 	mov.w	r2, r2, rrx
  406102:	ebb6 0e02 	subs.w	lr, r6, r2
  406106:	eb75 0e03 	sbcs.w	lr, r5, r3
  40610a:	bf22      	ittt	cs
  40610c:	1ab6      	subcs	r6, r6, r2
  40610e:	4675      	movcs	r5, lr
  406110:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406114:	085b      	lsrs	r3, r3, #1
  406116:	ea4f 0232 	mov.w	r2, r2, rrx
  40611a:	ebb6 0e02 	subs.w	lr, r6, r2
  40611e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406122:	bf22      	ittt	cs
  406124:	1ab6      	subcs	r6, r6, r2
  406126:	4675      	movcs	r5, lr
  406128:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40612c:	085b      	lsrs	r3, r3, #1
  40612e:	ea4f 0232 	mov.w	r2, r2, rrx
  406132:	ebb6 0e02 	subs.w	lr, r6, r2
  406136:	eb75 0e03 	sbcs.w	lr, r5, r3
  40613a:	bf22      	ittt	cs
  40613c:	1ab6      	subcs	r6, r6, r2
  40613e:	4675      	movcs	r5, lr
  406140:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406144:	ea55 0e06 	orrs.w	lr, r5, r6
  406148:	d018      	beq.n	40617c <__aeabi_ddiv+0x114>
  40614a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40614e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406152:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406156:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40615a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40615e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406162:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406166:	d1c0      	bne.n	4060ea <__aeabi_ddiv+0x82>
  406168:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40616c:	d10b      	bne.n	406186 <__aeabi_ddiv+0x11e>
  40616e:	ea41 0100 	orr.w	r1, r1, r0
  406172:	f04f 0000 	mov.w	r0, #0
  406176:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40617a:	e7b6      	b.n	4060ea <__aeabi_ddiv+0x82>
  40617c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406180:	bf04      	itt	eq
  406182:	4301      	orreq	r1, r0
  406184:	2000      	moveq	r0, #0
  406186:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40618a:	bf88      	it	hi
  40618c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406190:	f63f aeaf 	bhi.w	405ef2 <__aeabi_dmul+0xde>
  406194:	ebb5 0c03 	subs.w	ip, r5, r3
  406198:	bf04      	itt	eq
  40619a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40619e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4061a2:	f150 0000 	adcs.w	r0, r0, #0
  4061a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4061aa:	bd70      	pop	{r4, r5, r6, pc}
  4061ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4061b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4061b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4061b8:	bfc2      	ittt	gt
  4061ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4061be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4061c2:	bd70      	popgt	{r4, r5, r6, pc}
  4061c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4061c8:	f04f 0e00 	mov.w	lr, #0
  4061cc:	3c01      	subs	r4, #1
  4061ce:	e690      	b.n	405ef2 <__aeabi_dmul+0xde>
  4061d0:	ea45 0e06 	orr.w	lr, r5, r6
  4061d4:	e68d      	b.n	405ef2 <__aeabi_dmul+0xde>
  4061d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4061da:	ea94 0f0c 	teq	r4, ip
  4061de:	bf08      	it	eq
  4061e0:	ea95 0f0c 	teqeq	r5, ip
  4061e4:	f43f af3b 	beq.w	40605e <__aeabi_dmul+0x24a>
  4061e8:	ea94 0f0c 	teq	r4, ip
  4061ec:	d10a      	bne.n	406204 <__aeabi_ddiv+0x19c>
  4061ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4061f2:	f47f af34 	bne.w	40605e <__aeabi_dmul+0x24a>
  4061f6:	ea95 0f0c 	teq	r5, ip
  4061fa:	f47f af25 	bne.w	406048 <__aeabi_dmul+0x234>
  4061fe:	4610      	mov	r0, r2
  406200:	4619      	mov	r1, r3
  406202:	e72c      	b.n	40605e <__aeabi_dmul+0x24a>
  406204:	ea95 0f0c 	teq	r5, ip
  406208:	d106      	bne.n	406218 <__aeabi_ddiv+0x1b0>
  40620a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40620e:	f43f aefd 	beq.w	40600c <__aeabi_dmul+0x1f8>
  406212:	4610      	mov	r0, r2
  406214:	4619      	mov	r1, r3
  406216:	e722      	b.n	40605e <__aeabi_dmul+0x24a>
  406218:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40621c:	bf18      	it	ne
  40621e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406222:	f47f aec5 	bne.w	405fb0 <__aeabi_dmul+0x19c>
  406226:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40622a:	f47f af0d 	bne.w	406048 <__aeabi_dmul+0x234>
  40622e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406232:	f47f aeeb 	bne.w	40600c <__aeabi_dmul+0x1f8>
  406236:	e712      	b.n	40605e <__aeabi_dmul+0x24a>

00406238 <__gedf2>:
  406238:	f04f 3cff 	mov.w	ip, #4294967295
  40623c:	e006      	b.n	40624c <__cmpdf2+0x4>
  40623e:	bf00      	nop

00406240 <__ledf2>:
  406240:	f04f 0c01 	mov.w	ip, #1
  406244:	e002      	b.n	40624c <__cmpdf2+0x4>
  406246:	bf00      	nop

00406248 <__cmpdf2>:
  406248:	f04f 0c01 	mov.w	ip, #1
  40624c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406250:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406254:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406258:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40625c:	bf18      	it	ne
  40625e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406262:	d01b      	beq.n	40629c <__cmpdf2+0x54>
  406264:	b001      	add	sp, #4
  406266:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40626a:	bf0c      	ite	eq
  40626c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406270:	ea91 0f03 	teqne	r1, r3
  406274:	bf02      	ittt	eq
  406276:	ea90 0f02 	teqeq	r0, r2
  40627a:	2000      	moveq	r0, #0
  40627c:	4770      	bxeq	lr
  40627e:	f110 0f00 	cmn.w	r0, #0
  406282:	ea91 0f03 	teq	r1, r3
  406286:	bf58      	it	pl
  406288:	4299      	cmppl	r1, r3
  40628a:	bf08      	it	eq
  40628c:	4290      	cmpeq	r0, r2
  40628e:	bf2c      	ite	cs
  406290:	17d8      	asrcs	r0, r3, #31
  406292:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406296:	f040 0001 	orr.w	r0, r0, #1
  40629a:	4770      	bx	lr
  40629c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4062a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062a4:	d102      	bne.n	4062ac <__cmpdf2+0x64>
  4062a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4062aa:	d107      	bne.n	4062bc <__cmpdf2+0x74>
  4062ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4062b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062b4:	d1d6      	bne.n	406264 <__cmpdf2+0x1c>
  4062b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4062ba:	d0d3      	beq.n	406264 <__cmpdf2+0x1c>
  4062bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4062c0:	4770      	bx	lr
  4062c2:	bf00      	nop

004062c4 <__aeabi_cdrcmple>:
  4062c4:	4684      	mov	ip, r0
  4062c6:	4610      	mov	r0, r2
  4062c8:	4662      	mov	r2, ip
  4062ca:	468c      	mov	ip, r1
  4062cc:	4619      	mov	r1, r3
  4062ce:	4663      	mov	r3, ip
  4062d0:	e000      	b.n	4062d4 <__aeabi_cdcmpeq>
  4062d2:	bf00      	nop

004062d4 <__aeabi_cdcmpeq>:
  4062d4:	b501      	push	{r0, lr}
  4062d6:	f7ff ffb7 	bl	406248 <__cmpdf2>
  4062da:	2800      	cmp	r0, #0
  4062dc:	bf48      	it	mi
  4062de:	f110 0f00 	cmnmi.w	r0, #0
  4062e2:	bd01      	pop	{r0, pc}

004062e4 <__aeabi_dcmpeq>:
  4062e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4062e8:	f7ff fff4 	bl	4062d4 <__aeabi_cdcmpeq>
  4062ec:	bf0c      	ite	eq
  4062ee:	2001      	moveq	r0, #1
  4062f0:	2000      	movne	r0, #0
  4062f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4062f6:	bf00      	nop

004062f8 <__aeabi_dcmplt>:
  4062f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4062fc:	f7ff ffea 	bl	4062d4 <__aeabi_cdcmpeq>
  406300:	bf34      	ite	cc
  406302:	2001      	movcc	r0, #1
  406304:	2000      	movcs	r0, #0
  406306:	f85d fb08 	ldr.w	pc, [sp], #8
  40630a:	bf00      	nop

0040630c <__aeabi_dcmple>:
  40630c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406310:	f7ff ffe0 	bl	4062d4 <__aeabi_cdcmpeq>
  406314:	bf94      	ite	ls
  406316:	2001      	movls	r0, #1
  406318:	2000      	movhi	r0, #0
  40631a:	f85d fb08 	ldr.w	pc, [sp], #8
  40631e:	bf00      	nop

00406320 <__aeabi_dcmpge>:
  406320:	f84d ed08 	str.w	lr, [sp, #-8]!
  406324:	f7ff ffce 	bl	4062c4 <__aeabi_cdrcmple>
  406328:	bf94      	ite	ls
  40632a:	2001      	movls	r0, #1
  40632c:	2000      	movhi	r0, #0
  40632e:	f85d fb08 	ldr.w	pc, [sp], #8
  406332:	bf00      	nop

00406334 <__aeabi_dcmpgt>:
  406334:	f84d ed08 	str.w	lr, [sp, #-8]!
  406338:	f7ff ffc4 	bl	4062c4 <__aeabi_cdrcmple>
  40633c:	bf34      	ite	cc
  40633e:	2001      	movcc	r0, #1
  406340:	2000      	movcs	r0, #0
  406342:	f85d fb08 	ldr.w	pc, [sp], #8
  406346:	bf00      	nop

00406348 <__aeabi_dcmpun>:
  406348:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40634c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406350:	d102      	bne.n	406358 <__aeabi_dcmpun+0x10>
  406352:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406356:	d10a      	bne.n	40636e <__aeabi_dcmpun+0x26>
  406358:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40635c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406360:	d102      	bne.n	406368 <__aeabi_dcmpun+0x20>
  406362:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406366:	d102      	bne.n	40636e <__aeabi_dcmpun+0x26>
  406368:	f04f 0000 	mov.w	r0, #0
  40636c:	4770      	bx	lr
  40636e:	f04f 0001 	mov.w	r0, #1
  406372:	4770      	bx	lr

00406374 <__aeabi_d2iz>:
  406374:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406378:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40637c:	d215      	bcs.n	4063aa <__aeabi_d2iz+0x36>
  40637e:	d511      	bpl.n	4063a4 <__aeabi_d2iz+0x30>
  406380:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406384:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406388:	d912      	bls.n	4063b0 <__aeabi_d2iz+0x3c>
  40638a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40638e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406392:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406396:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40639a:	fa23 f002 	lsr.w	r0, r3, r2
  40639e:	bf18      	it	ne
  4063a0:	4240      	negne	r0, r0
  4063a2:	4770      	bx	lr
  4063a4:	f04f 0000 	mov.w	r0, #0
  4063a8:	4770      	bx	lr
  4063aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4063ae:	d105      	bne.n	4063bc <__aeabi_d2iz+0x48>
  4063b0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4063b4:	bf08      	it	eq
  4063b6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4063ba:	4770      	bx	lr
  4063bc:	f04f 0000 	mov.w	r0, #0
  4063c0:	4770      	bx	lr
  4063c2:	bf00      	nop
  4063c4:	20616c4f 	.word	0x20616c4f
  4063c8:	65636f56 	.word	0x65636f56
  4063cc:	00000000 	.word	0x00000000
  4063d0:	0a207325 	.word	0x0a207325
  4063d4:	00000000 	.word	0x00000000

004063d8 <_global_impure_ptr>:
  4063d8:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  4063e8:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  4063f8:	46454443 00000000 33323130 37363534     CDEF....01234567
  406408:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406418:	0000296c 00000030                       l)..0...

00406420 <blanks.7208>:
  406420:	20202020 20202020 20202020 20202020                     

00406430 <zeroes.7209>:
  406430:	30303030 30303030 30303030 30303030     0000000000000000
  406440:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00406450 <__mprec_bigtens>:
  406450:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406460:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406470:	7f73bf3c 75154fdd                       <.s..O.u

00406478 <__mprec_tens>:
  406478:	00000000 3ff00000 00000000 40240000     .......?......$@
  406488:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406498:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4064a8:	00000000 412e8480 00000000 416312d0     .......A......cA
  4064b8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4064c8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4064d8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4064e8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4064f8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406508:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406518:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406528:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406538:	79d99db4 44ea7843                       ...yCx.D

00406540 <p05.6040>:
  406540:	00000005 00000019 0000007d 00000043     ........}...C...
  406550:	49534f50 00000058 0000002e              POSIX.......

0040655c <_ctype_>:
  40655c:	20202000 20202020 28282020 20282828     .         ((((( 
  40656c:	20202020 20202020 20202020 20202020                     
  40657c:	10108820 10101010 10101010 10101010      ...............
  40658c:	04040410 04040404 10040404 10101010     ................
  40659c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4065ac:	01010101 01010101 01010101 10101010     ................
  4065bc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4065cc:	02020202 02020202 02020202 10101010     ................
  4065dc:	00000020 00000000 00000000 00000000      ...............
	...

00406660 <_init>:
  406660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406662:	bf00      	nop
  406664:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406666:	bc08      	pop	{r3}
  406668:	469e      	mov	lr, r3
  40666a:	4770      	bx	lr

0040666c <__init_array_start>:
  40666c:	004033a1 	.word	0x004033a1

00406670 <__frame_dummy_init_array_entry>:
  406670:	00400165                                e.@.

00406674 <_fini>:
  406674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406676:	bf00      	nop
  406678:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40667a:	bc08      	pop	{r3}
  40667c:	469e      	mov	lr, r3
  40667e:	4770      	bx	lr

00406680 <__fini_array_start>:
  406680:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__global_locale>:
20400850:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400870:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400890:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400910:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400930:	5a89 0040 5649 0040 0000 0000 655c 0040     .Z@.IV@.....\e@.
20400940:	6558 0040 63fc 0040 63fc 0040 63fc 0040     Xe@..c@..c@..c@.
20400950:	63fc 0040 63fc 0040 63fc 0040 63fc 0040     .c@..c@..c@..c@.
20400960:	63fc 0040 63fc 0040 ffff ffff ffff ffff     .c@..c@.........
20400970:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400998:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
