# MIPS32_SingleCycle
A complete MIPS32 single-cycle processor implemented in Verilog HDL. Supports instruction fetch, decode, execute, memory, and write-back stages in one clock cycle. Includes ALU, register file, control unit, and data memory with testbench verification for functional correctness.
