[{"DBLP title": "Big or Little: A Study of Mobile Interactive Applications on an Asymmetric Multi-core Platform.", "DBLP authors": ["Wonik Seo", "Daegil Im", "Jeongim Choi", "Jaehyuk Huh"], "year": 2015, "MAG papers": [{"PaperId": 1956810607, "PaperTitle": "big or little a study of mobile interactive applications on an asymmetric multi core platform", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"kaist": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "I/O Characteristics of Smartphone Applications and Their Implications for eMMC Design.", "DBLP authors": ["Deng Zhou", "Wen Pan", "Wei Wang", "Tao Xie"], "year": 2015, "MAG papers": [{"PaperId": 1929673217, "PaperTitle": "i o characteristics of smartphone applications and their implications for emmc design", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"san diego state university": 4.0}}], "source": "ES"}, {"DBLP title": "Characterization and Throttling-Based Mitigation of Memory Interference for Heterogeneous Smartphones.", "DBLP authors": ["Davesh Shingari", "Akhil Arunkumar", "Carole-Jean Wu"], "year": 2015, "MAG papers": [{"PaperId": 1922530032, "PaperTitle": "characterization and throttling based mitigation of memory interference for heterogeneous smartphones", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-Performance Trade-offs on Energy-Constrained Devices with Multi-component DVFS.", "DBLP authors": ["Rizwana Begum", "David Werner", "Mark Hempstead", "Guru Prasad", "Geoffrey Challen"], "year": 2015, "MAG papers": [{"PaperId": 1933396311, "PaperTitle": "energy performance trade offs on energy constrained devices with multi component dvfs", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"drexel university": 3.0, "university at buffalo": 2.0}}], "source": "ES"}, {"DBLP title": "CRONO: A Benchmark Suite for Multithreaded Graph Algorithms Executing on Futuristic Multicores.", "DBLP authors": ["Masab Ahmad", "Farrukh Hijaz", "Qingchuan Shi", "Omer Khan"], "year": 2015, "MAG papers": [{"PaperId": 1955235267, "PaperTitle": "crono a benchmark suite for multithreaded graph algorithms executing on futuristic multicores", "Year": 2015, "CitationCount": 77, "EstimatedCitation": 118, "Affiliations": {"university of connecticut": 4.0}}], "source": "ES"}, {"DBLP title": "Locality Exists in Graph Processing: Workload Characterization on an Ivy Bridge Server.", "DBLP authors": ["Scott Beamer", "Krste Asanovic", "David A. Patterson"], "year": 2015, "MAG papers": [{"PaperId": 1955594754, "PaperTitle": "locality exists in graph processing workload characterization on an ivy bridge server", "Year": 2015, "CitationCount": 129, "EstimatedCitation": 177, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Performance Characterization of High-Level Programming Models for GPU Graph Analytics.", "DBLP authors": ["Yuduo Wu", "Yangzihao Wang", "Yuechao Pan", "Carl Yang", "John D. Owens"], "year": 2015, "MAG papers": [{"PaperId": 1896298204, "PaperTitle": "performance characterization of high level programming models for gpu graph analytics", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california davis": 5.0}}], "source": "ES"}, {"DBLP title": "Fast Computational GPU Design with GT-Pin.", "DBLP authors": ["Melanie Kambadur", "Sunpyo Hong", "Juan Cabral", "Harish Patil", "Chi-Keung Luk", "Sohaib Sajid", "Martha A. Kim"], "year": 2015, "MAG papers": [{"PaperId": 1902930330, "PaperTitle": "fast computational gpu design with gt pin", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"intel": 5.0, "columbia university": 2.0}}], "source": "ES"}, {"DBLP title": "GPU Computing Pipeline Inefficiencies and Optimization Opportunities in Heterogeneous CPU-GPU Processors.", "DBLP authors": ["Joel Hestness", "Stephen W. Keckler", "David A. Wood"], "year": 2015, "MAG papers": [{"PaperId": 1941428696, "PaperTitle": "gpu computing pipeline inefficiencies and optimization opportunities in heterogeneous cpu gpu processors", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of wisconsin madison": 1.0, "northeastern university": 1.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Parallel Programming Models for Heterogeneous Computing Systems.", "DBLP authors": ["Mayank Daga", "Zachary S. Tschirhart", "Chip Freitag"], "year": 2015, "MAG papers": [{"PaperId": 1898555330, "PaperTitle": "exploring parallel programming models for heterogeneous computing systems", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "Revealing Critical Loads and Hidden Data Locality in GPGPU Applications.", "DBLP authors": ["Gunjae Koo", "Hyeran Jeon", "Murali Annavaram"], "year": 2015, "MAG papers": [{"PaperId": 1962065685, "PaperTitle": "revealing critical loads and hidden data locality in gpgpu applications", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of southern california": 2.0, "san jose state university": 1.0}}], "source": "ES"}, {"DBLP title": "3D Workload Subsetting for GPU Architecture Pathfinding.", "DBLP authors": ["Vinod Mohan George"], "year": 2015, "MAG papers": [{"PaperId": 1931585250, "PaperTitle": "3d workload subsetting for gpu architecture pathfinding", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "PC Design, Use, and Purchase Relations.", "DBLP authors": ["Al M. Rashid", "Bob Kuhn", "Bijan Arbab", "David Kuck"], "year": 2015, "MAG papers": [{"PaperId": 1897249405, "PaperTitle": "pc design use and purchase relations", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Characterizing Disk Failures with Quantified Disk Degradation Signatures: An Early Experience.", "DBLP authors": ["Song Huang", "Song Fu", "Quan Zhang", "Weisong Shi"], "year": 2015, "MAG papers": [{"PaperId": 1942954007, "PaperTitle": "characterizing disk failures with quantified disk degradation signatures an early experience", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of north texas": 2.0, "wayne state university": 2.0}}], "source": "ES"}, {"DBLP title": "Source Mark: A Source-Level Approach for Identifying Architecture and Optimization Agnostic Regions for Performance Analysis.", "DBLP authors": ["Abhinav Agrawal", "Bagus Wibowo", "James Tuck"], "year": 2015, "MAG papers": [{"PaperId": 1933077055, "PaperTitle": "source mark a source level approach for identifying architecture and optimization agnostic regions for performance analysis", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "Differential Fault Injection on Microarchitectural Simulators.", "DBLP authors": ["Manolis Kaliorakis", "Sotiris Tselonis", "Athanasios Chatzidimitriou", "Nikos Foutris", "Dimitris Gizopoulos"], "year": 2015, "MAG papers": [{"PaperId": 1935809293, "PaperTitle": "differential fault injection on microarchitectural simulators", "Year": 2015, "CitationCount": 46, "EstimatedCitation": 71, "Affiliations": {"national and kapodistrian university of athens": 5.0}}], "source": "ES"}, {"DBLP title": "Full Speed Ahead: Detailed Architectural Simulation at Near-Native Speed.", "DBLP authors": ["Andreas Sandberg", "Nikos Nikoleris", "Trevor E. Carlson", "Erik Hagersten", "Stefanos Kaxiras", "David Black-Schaffer"], "year": 2015, "MAG papers": [{"PaperId": 1935748272, "PaperTitle": "full speed ahead detailed architectural simulation at near native speed", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"uppsala university": 6.0}}], "source": "ES"}, {"DBLP title": "Power Aware NUMA Scheduler in VMware's ESXi Hypervisor.", "DBLP authors": ["Qasim Ali", "Haoqiang Zheng", "Tim Mann", "Raghunathan Srinivasan"], "year": 2015, "MAG papers": [{"PaperId": 1895678399, "PaperTitle": "power aware numa scheduler in vmware s esxi hypervisor", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"vmware": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluating the Combined Impact of Node Architecture and Cloud Workload Characteristics on Network Traffic and Performance/Cost.", "DBLP authors": ["Diman Zad Tootaghaj", "Farshid Farhat", "Mohammad Arjomand", "Paolo Faraboschi", "Mahmut Taylan Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "year": 2015, "MAG papers": [{"PaperId": 1921044115, "PaperTitle": "evaluating the combined impact of node architecture and cloud workload characteristics on network traffic and performance cost", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"pennsylvania state university": 3.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "Quantifying the Performance Impact of Memory Latency and Bandwidth for Big Data Workloads.", "DBLP authors": ["Russell M. Clapp", "Martin Dimitrov", "Karthik Kumar", "Vish Viswanathan", "Thomas Willhalm"], "year": 2015, "MAG papers": [{"PaperId": 1906219896, "PaperTitle": "quantifying the performance impact of memory latency and bandwidth for big data workloads", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"intel": 5.0}}], "source": "ES"}]