// Seed: 872677232
module module_0 #(
    parameter id_0 = 32'd33
) (
    input tri0 _id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply0 id_3
);
  wire [id_0 : id_0] id_5;
  logic id_6;
  wire id_7, id_8;
  assign id_8 = id_6;
endmodule
module module_0 #(
    parameter id_10 = 32'd31,
    parameter id_19 = 32'd69,
    parameter id_26 = 32'd28
) (
    output tri0 id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input wire id_6,
    input wor id_7,
    output tri id_8,
    input wand id_9,
    input tri _id_10,
    input supply1 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wor id_15,
    input wor id_16,
    input supply1 id_17,
    input supply1 id_18,
    input wor _id_19,
    output tri id_20
);
  logic [-1 : -1  &  -1] id_22;
  ;
  parameter id_23 = -1 * 1;
  wire [1 : -1 'h0 &  1 'b0] id_24;
  uwire id_25;
  ;
  localparam id_26 = id_23[id_19];
  wire id_27;
  module_1 id_28;
  assign id_25 = 1 ? id_22 : -1;
  module_0 modCall_1 (
      id_26,
      id_8,
      id_5,
      id_0
  );
  assign modCall_1.id_1 = 0;
  bit [id_26  ==  -1 : id_10] id_29;
  initial id_29 = -1'd0;
endmodule
