\doxysection{hal\+\_\+clock\+\_\+config\+\_\+t Struct Reference}
\hypertarget{structhal__clock__config__t}{}\label{structhal__clock__config__t}\index{hal\_clock\_config\_t@{hal\_clock\_config\_t}}


System clock configuration structure.  




{\ttfamily \#include $<$clock\+\_\+types.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{clock__types_8h_a5ea6776fc4182dcce8313aae7aefffe1}{hal\+\_\+clock\+\_\+source\+\_\+t}} \mbox{\hyperlink{structhal__clock__config__t_abf263f79955d8b9e108eb061e7c578fd}{source}}
\begin{DoxyCompactList}\small\item\em Selected clock source (HSI, HSE, or PLL) \end{DoxyCompactList}\item 
\mbox{\hyperlink{rcc__reg_8h_a8edf33ff6da8e0124051996d4e6cdc0c}{rcc\+\_\+cfgr\+\_\+hpre\+\_\+div\+\_\+t}} \mbox{\hyperlink{structhal__clock__config__t_af67318a6953fea2afc063629d20d4855}{hpre\+\_\+div}}
\item 
\mbox{\hyperlink{rcc__reg_8h_a4238d5a42fca232bf932d3df6c42d045}{rcc\+\_\+cfgr\+\_\+ppre\+\_\+div\+\_\+t}} \mbox{\hyperlink{structhal__clock__config__t_a81a6a7451128f598b2ad1e1cc62104e0}{ppre1\+\_\+div}}
\item 
\mbox{\hyperlink{rcc__reg_8h_a4238d5a42fca232bf932d3df6c42d045}{rcc\+\_\+cfgr\+\_\+ppre\+\_\+div\+\_\+t}} \mbox{\hyperlink{structhal__clock__config__t_aab38ff855c9a2b08e2dde918a77c033f}{ppre2\+\_\+div}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System clock configuration structure. 

Selects the clock source to be used as SYSCLK. 

\label{doc-variable-members}
\Hypertarget{structhal__clock__config__t_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{structhal__clock__config__t_af67318a6953fea2afc063629d20d4855}\index{hal\_clock\_config\_t@{hal\_clock\_config\_t}!hpre\_div@{hpre\_div}}
\index{hpre\_div@{hpre\_div}!hal\_clock\_config\_t@{hal\_clock\_config\_t}}
\doxysubsubsection{\texorpdfstring{hpre\_div}{hpre\_div}}
{\footnotesize\ttfamily \label{structhal__clock__config__t_af67318a6953fea2afc063629d20d4855} 
\mbox{\hyperlink{rcc__reg_8h_a8edf33ff6da8e0124051996d4e6cdc0c}{rcc\+\_\+cfgr\+\_\+hpre\+\_\+div\+\_\+t}} hal\+\_\+clock\+\_\+config\+\_\+t\+::hpre\+\_\+div}

\Hypertarget{structhal__clock__config__t_a81a6a7451128f598b2ad1e1cc62104e0}\index{hal\_clock\_config\_t@{hal\_clock\_config\_t}!ppre1\_div@{ppre1\_div}}
\index{ppre1\_div@{ppre1\_div}!hal\_clock\_config\_t@{hal\_clock\_config\_t}}
\doxysubsubsection{\texorpdfstring{ppre1\_div}{ppre1\_div}}
{\footnotesize\ttfamily \label{structhal__clock__config__t_a81a6a7451128f598b2ad1e1cc62104e0} 
\mbox{\hyperlink{rcc__reg_8h_a4238d5a42fca232bf932d3df6c42d045}{rcc\+\_\+cfgr\+\_\+ppre\+\_\+div\+\_\+t}} hal\+\_\+clock\+\_\+config\+\_\+t\+::ppre1\+\_\+div}

\Hypertarget{structhal__clock__config__t_aab38ff855c9a2b08e2dde918a77c033f}\index{hal\_clock\_config\_t@{hal\_clock\_config\_t}!ppre2\_div@{ppre2\_div}}
\index{ppre2\_div@{ppre2\_div}!hal\_clock\_config\_t@{hal\_clock\_config\_t}}
\doxysubsubsection{\texorpdfstring{ppre2\_div}{ppre2\_div}}
{\footnotesize\ttfamily \label{structhal__clock__config__t_aab38ff855c9a2b08e2dde918a77c033f} 
\mbox{\hyperlink{rcc__reg_8h_a4238d5a42fca232bf932d3df6c42d045}{rcc\+\_\+cfgr\+\_\+ppre\+\_\+div\+\_\+t}} hal\+\_\+clock\+\_\+config\+\_\+t\+::ppre2\+\_\+div}

\Hypertarget{structhal__clock__config__t_abf263f79955d8b9e108eb061e7c578fd}\index{hal\_clock\_config\_t@{hal\_clock\_config\_t}!source@{source}}
\index{source@{source}!hal\_clock\_config\_t@{hal\_clock\_config\_t}}
\doxysubsubsection{\texorpdfstring{source}{source}}
{\footnotesize\ttfamily \label{structhal__clock__config__t_abf263f79955d8b9e108eb061e7c578fd} 
\mbox{\hyperlink{clock__types_8h_a5ea6776fc4182dcce8313aae7aefffe1}{hal\+\_\+clock\+\_\+source\+\_\+t}} hal\+\_\+clock\+\_\+config\+\_\+t\+::source}



Selected clock source (HSI, HSE, or PLL) 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/utils/\mbox{\hyperlink{clock__types_8h}{clock\+\_\+types.\+h}}\end{DoxyCompactItemize}
