<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIMachineScheduler.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIMachineScheduler.h - SI Scheduler Interface -----------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// SI Machine Scheduler interface</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">   31</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> {</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">   32</a></span>&#160;  <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>,</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">   33</a></span>&#160;  <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">RegUsage</a>,</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">   34</a></span>&#160;  <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>,</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">   35</a></span>&#160;  <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">Successor</a>,</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">   36</a></span>&#160;  <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>,</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">   37</a></span>&#160;  <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;};</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html">   40</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// The reason for this candidate.</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">   42</a></span>&#160;  <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> <a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// Set of reasons that apply to multiple candidates.</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">   45</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">RepeatReasonSet</a> = 0;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="structllvm_1_1SISchedulerCandidate.html#a17d3df802fa62a00e7bf2b985eed9eff">SISchedulerCandidate</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#aba4b03a5ed35271d57c5ba1cc6a33985">   49</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SISchedulerCandidate.html#aba4b03a5ed35271d57c5ba1cc6a33985">isRepeat</a>(<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> R) { <span class="keywordflow">return</span> RepeatReasonSet &amp; (1 &lt;&lt; R); }</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">   50</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">setRepeat</a>(<a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">SIScheduleCandReason</a> R) { RepeatReasonSet |= (1 &lt;&lt; R); }</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;};</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">   56</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">SIScheduleBlockLinkKind</a> {</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">   57</a></span>&#160;  <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">NoData</a>,</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">   58</a></span>&#160;  <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;};</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html">   61</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> *BC;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  std::vector&lt;SUnit*&gt; SUnits;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  std::map&lt;unsigned, unsigned&gt; NodeNum2Index;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  std::vector&lt;SUnit*&gt; TopReadySUs;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  std::vector&lt;SUnit*&gt; ScheduledSUnits;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// The top of the unscheduled zone.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> TopPressure;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> TopRPTracker;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// Pressure: number of said class of registers needed to</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// store the live virtual and real registers.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// We do care only of SGPR32 and VGPR32 and do track only virtual registers.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Pressure of additional registers required inside the block.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  std::vector&lt;unsigned&gt; InternalAdditionnalPressure;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// Pressure of input and output registers</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  std::vector&lt;unsigned&gt; LiveInPressure;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  std::vector&lt;unsigned&gt; LiveOutPressure;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// Registers required by the block, and outputs.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// We do track only virtual registers.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// Note that some registers are not 32 bits,</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="comment">// and thus the pressure is not equal</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// to the number of live registers.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  std::set&lt;unsigned&gt; LiveInRegs;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  std::set&lt;unsigned&gt; LiveOutRegs;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">bool</span> Scheduled = <span class="keyword">false</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">bool</span> HighLatencyBlock = <span class="keyword">false</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  std::vector&lt;unsigned&gt; HasLowLatencyNonWaitedParent;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// Unique ID, the index of the Block in the SIScheduleDAGMI Blocks table.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  std::vector&lt;SIScheduleBlock*&gt; Preds;  <span class="comment">// All blocks predecessors.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">// All blocks successors, and the kind of link</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  std::vector&lt;std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt;&gt; Succs;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">unsigned</span> NumHighLatencySuccessors = 0;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a23864467110ed3fe73ef39f9c4d738c5">  104</a></span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlock.html#a23864467110ed3fe73ef39f9c4d738c5">SIScheduleBlock</a>(<a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG, <a class="code" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> *BC,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                  <span class="keywordtype">unsigned</span> ID):</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    DAG(DAG), BC(BC), TopRPTracker(TopPressure), ID(ID) {}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  ~<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">  110</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>; }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// Functions for Block construction.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> addUnit(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// When all SUs have been added.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">void</span> finalizeUnits();</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// Add block pred, which has instruction predecessor of SU.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">void</span> addPred(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Pred);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">void</span> addSucc(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Succ, <a class="code" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">SIScheduleBlockLinkKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">  122</a></span>&#160;  <span class="keyword">const</span> std::vector&lt;SIScheduleBlock*&gt;&amp; <a class="code" href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">getPreds</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Preds; }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;SIScheduleBlock*, SIScheduleBlockLinkKind&gt;</a>&gt;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">  124</a></span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">getSuccs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Succs; }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">  126</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">Height</a>;  <span class="comment">// Maximum topdown path length to block without outputs</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">  127</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">Depth</a>;   <span class="comment">// Maximum bottomup path length to block without inputs</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a1c0fd1cf7ee18f7ba99309fa49bebcef">  129</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#a1c0fd1cf7ee18f7ba99309fa49bebcef">getNumHighLatencySuccessors</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">return</span> NumHighLatencySuccessors;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">  133</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">isHighLatencyBlock</a>() { <span class="keywordflow">return</span> HighLatencyBlock; }</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// This is approximative.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// Ideally should take into accounts some instructions (rcp, etc)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// are 4 times slower.</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a4552a4b33917eab85744cb939e48abff">  138</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#a4552a4b33917eab85744cb939e48abff">getCost</a>() { <span class="keywordflow">return</span> SUnits.size(); }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// The block Predecessors and Successors must be all registered</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">// before fastSchedule().</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// Fast schedule with no particular requirement.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordtype">void</span> fastSchedule();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a6a4043549a702a5418d35654818252df">  145</a></span>&#160;  std::vector&lt;SUnit*&gt; <a class="code" href="classllvm_1_1SIScheduleBlock.html#a6a4043549a702a5418d35654818252df">getScheduledUnits</a>() { <span class="keywordflow">return</span> ScheduledSUnits; }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// Complete schedule that will try to minimize reg pressure and</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// low latencies, and will fill liveins and liveouts.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// Needs all MIs to be grouped between BeginBlock and EndBlock.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// The MIs can be moved after the scheduling,</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// it is just used to allow correct track of live registers.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordtype">void</span> schedule(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> BeginBlock,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> EndBlock);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#ad04888dc1180106291a728793f646a3c">  155</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIScheduleBlock.html#ad04888dc1180106291a728793f646a3c">isScheduled</a>() { <span class="keywordflow">return</span> Scheduled; }</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// Needs the block to be scheduled inside</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// TODO: find a way to compute it.</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#aeb64e0486370d59d5ceb94ca5fc05df2">  159</a></span>&#160;  std::vector&lt;unsigned&gt; &amp;<a class="code" href="classllvm_1_1SIScheduleBlock.html#aeb64e0486370d59d5ceb94ca5fc05df2">getInternalAdditionnalRegUsage</a>() {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">return</span> InternalAdditionnalPressure;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a9ae466f8c568bd4cd88a8b1f821945e3">  163</a></span>&#160;  std::set&lt;unsigned&gt; &amp;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a9ae466f8c568bd4cd88a8b1f821945e3">getInRegs</a>() { <span class="keywordflow">return</span> LiveInRegs; }</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlock.html#a2bdfb9b237d68c51839b7b3093ae8e3f">  164</a></span>&#160;  std::set&lt;unsigned&gt; &amp;<a class="code" href="classllvm_1_1SIScheduleBlock.html#a2bdfb9b237d68c51839b7b3093ae8e3f">getOutRegs</a>() { <span class="keywordflow">return</span> LiveOutRegs; }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">void</span> printDebug(<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ad5b7ced2aa529c892b2219cd29b08760abbd47109890259c0127154db1af26c75">Full</a>);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">struct </span>SISchedCandidate : <a class="code" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">// The best SUnit candidate.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordtype">unsigned</span> SGPRUsage;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">unsigned</span> VGPRUsage;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">bool</span> IsLowLatency;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordtype">unsigned</span> LowLatencyOffset;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordtype">bool</span> HasLowLatencyNonWaitedParent;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    SISchedCandidate() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordtype">bool</span> isValid()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SU; }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// Copy the status of another candidate without changing policy.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">void</span> setBest(SISchedCandidate &amp;Best) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Best.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;uninitialized Sched candidate&quot;</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      SU = Best.SU;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Best.Reason;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      SGPRUsage = Best.SGPRUsage;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      VGPRUsage = Best.VGPRUsage;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      IsLowLatency = Best.IsLowLatency;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      LowLatencyOffset = Best.LowLatencyOffset;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      HasLowLatencyNonWaitedParent = Best.HasLowLatencyNonWaitedParent;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  };</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordtype">void</span> undoSchedule();</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordtype">void</span> undoReleaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">void</span> releaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// InOrOutBlock: restrict to links pointing inside the block (true),</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// or restrict to links pointing outside the block (false).</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">void</span> releaseSuccessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> InOrOutBlock);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordtype">void</span> nodeScheduled(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordtype">void</span> tryCandidateTopDown(SISchedCandidate &amp;Cand, SISchedCandidate &amp;TryCand);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordtype">void</span> tryCandidateBottomUp(SISchedCandidate &amp;Cand, SISchedCandidate &amp;TryCand);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a>* pickNode();</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordtype">void</span> traceCandidate(<span class="keyword">const</span> SISchedCandidate &amp;Cand);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordtype">void</span> initRegPressure(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> BeginBlock,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> EndBlock);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;};</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html">  213</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a> {</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">  214</a></span>&#160;  std::vector&lt;SIScheduleBlock*&gt; <a class="code" href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">Blocks</a>;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">  215</a></span>&#160;  std::vector&lt;int&gt; <a class="code" href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">TopDownIndex2Block</a>;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">  216</a></span>&#160;  std::vector&lt;int&gt; <a class="code" href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">TopDownBlock2Index</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;};</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">  219</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a> {</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">  220</a></span>&#160;  <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">LatenciesAlone</a>,</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">  221</a></span>&#160;  <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">LatenciesGrouped</a>,</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">  222</a></span>&#160;  <a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">LatenciesAlonePlusConsecutive</a></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;};</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockCreator.html">  225</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// unique_ptr handles freeing memory for us.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  std::vector&lt;std::unique_ptr&lt;SIScheduleBlock&gt;&gt; BlockPtrs;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  std::map&lt;<a class="code" href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">SISchedulerBlockCreatorVariant</a>,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;           <a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a>&gt; Blocks;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  std::vector&lt;SIScheduleBlock*&gt; CurrentBlocks;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  std::vector&lt;int&gt; Node2CurrentBlock;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="comment">// Topological sort</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// Maps topological index to the node number.</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  std::vector&lt;int&gt; TopDownIndex2Block;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  std::vector&lt;int&gt; TopDownBlock2Index;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  std::vector&lt;int&gt; BottomUpIndex2Block;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">// 0 -&gt; Color not given.</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// 1 to SUnits.size() -&gt; Reserved group (you should only add elements to them).</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// Above -&gt; Other groups.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">int</span> NextReservedID;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordtype">int</span> NextNonReservedID;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  std::vector&lt;int&gt; CurrentColoring;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  std::vector&lt;int&gt; CurrentTopDownReservedDependencyColoring;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  std::vector&lt;int&gt; CurrentBottomUpReservedDependencyColoring;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a>(<a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  getBlocks(SISchedulerBlockCreatorVariant BlockVariant);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">bool</span> isSUInBlock(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// Give a Reserved color to every high latency.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordtype">void</span> colorHighLatenciesAlone();</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">// Create groups of high latencies with a Reserved color.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordtype">void</span> colorHighLatenciesGroups();</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">// Compute coloring for topdown and bottom traversals with</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// different colors depending on dependencies on Reserved colors.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordtype">void</span> colorComputeReservedDependencies();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// Give color to all non-colored SUs according to Reserved groups dependencies.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordtype">void</span> colorAccordingToReservedDependencies();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// Divides Blocks having no bottom up or top down dependencies on Reserved groups.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// The new colors are computed according to the dependencies on the other blocks</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// formed with colorAccordingToReservedDependencies.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordtype">void</span> colorEndsAccordingToDependencies();</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// Cut groups into groups with SUs in consecutive order (except for Reserved groups).</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordtype">void</span> colorForceConsecutiveOrderInGroup();</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// Merge Constant loads that have all their users into another group to the group.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// (TODO: else if all their users depend on the same group, put them there)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordtype">void</span> colorMergeConstantLoadsNextGroup();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// Merge SUs that have all their users into another group to the group</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordtype">void</span> colorMergeIfPossibleNextGroup();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">// Merge SUs that have all their users into another group to the group,</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// but only for Reserved groups.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">void</span> colorMergeIfPossibleNextGroupOnlyForReserved();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// Merge SUs that have all their users into another group to the group,</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// but only if the group is no more than a few SUs.</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordtype">void</span> colorMergeIfPossibleSmallGroupsToNextGroup();</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">// Divides Blocks with important size.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// Idea of implementation: attribute new colors depending on topdown and</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">// bottom up links to other blocks.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">void</span> cutHugeBlocks();</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">// Put in one group all instructions with no users in this scheduling region</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">// (we&#39;d want these groups be at the end).</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">void</span> regroupNoUserInstructions();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">// Give Reserved color to export instructions</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordtype">void</span> colorExports();</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordtype">void</span> createBlocksForVariant(SISchedulerBlockCreatorVariant BlockVariant);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordtype">void</span> topologicalSort();</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordtype">void</span> scheduleInsideBlocks();</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordtype">void</span> fillStats();</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;};</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">  315</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> {</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">  316</a></span>&#160;  <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">BlockLatencyRegUsage</a>,</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">  317</a></span>&#160;  <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">BlockRegUsageLatency</a>,</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">  318</a></span>&#160;  <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">BlockRegUsage</a></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;};</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html">  321</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html">SIScheduleBlockScheduler</a> {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> Variant;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  std::vector&lt;SIScheduleBlock*&gt; Blocks;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  std::vector&lt;std::map&lt;unsigned, unsigned&gt;&gt; LiveOutRegsNumUsages;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  std::set&lt;unsigned&gt; LiveRegs;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// Num of schedulable unscheduled blocks reading the register.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  std::map&lt;unsigned, unsigned&gt; LiveRegsConsumers;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  std::vector&lt;unsigned&gt; LastPosHighLatencyParentScheduled;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordtype">int</span> LastPosWaitedHighLatency;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  std::vector&lt;SIScheduleBlock*&gt; BlocksScheduled;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordtype">unsigned</span> NumBlockScheduled;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  std::vector&lt;SIScheduleBlock*&gt; ReadyBlocks;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordtype">unsigned</span> VregCurrentUsage;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">unsigned</span> SregCurrentUsage;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// Currently is only approximation.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordtype">unsigned</span> maxVregUsage;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordtype">unsigned</span> maxSregUsage;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  std::vector&lt;unsigned&gt; BlockNumPredsLeft;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  std::vector&lt;unsigned&gt; BlockNumSuccsLeft;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html">SIScheduleBlockScheduler</a>(<a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG,</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                           <a class="code" href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">SISchedulerBlockSchedulerVariant</a> Variant,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                           <a class="code" href="structllvm_1_1SIScheduleBlocks.html">SIScheduleBlocks</a> BlocksStruct);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  ~<a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html">SIScheduleBlockScheduler</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#a3cd9c6a70e0ce81979a814a1cf1291a7">  354</a></span>&#160;  std::vector&lt;SIScheduleBlock*&gt; <a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html#a3cd9c6a70e0ce81979a814a1cf1291a7">getBlocks</a>() { <span class="keywordflow">return</span> BlocksScheduled; }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">  356</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">getVGPRUsage</a>() { <span class="keywordflow">return</span> maxVregUsage; }</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">  357</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">getSGPRUsage</a>() { <span class="keywordflow">return</span> maxSregUsage; }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keyword">struct </span>SIBlockSchedCandidate : <a class="code" href="structllvm_1_1SISchedulerCandidate.html">SISchedulerCandidate</a> {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">// The best Block candidate.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordtype">bool</span> IsHighLatency;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordtype">int</span> VGPRUsageDiff;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">unsigned</span> NumSuccessors;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">unsigned</span> NumHighLatencySuccessors;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordtype">unsigned</span> LastPosHighLatParentScheduled;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordtype">unsigned</span> Height;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    SIBlockSchedCandidate() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordtype">bool</span> isValid()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Block; }</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">// Copy the status of another candidate without changing policy.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordtype">void</span> setBest(SIBlockSchedCandidate &amp;Best) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Best.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;uninitialized Sched candidate&quot;</span>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      Block = Best.Block;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <a class="code" href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">Reason</a> = Best.Reason;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      IsHighLatency = Best.IsHighLatency;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      VGPRUsageDiff = Best.VGPRUsageDiff;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      NumSuccessors = Best.NumSuccessors;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      NumHighLatencySuccessors = Best.NumHighLatencySuccessors;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      LastPosHighLatParentScheduled = Best.LastPosHighLatParentScheduled;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      Height = Best.Height;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  };</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordtype">bool</span> tryCandidateLatency(SIBlockSchedCandidate &amp;Cand,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                           SIBlockSchedCandidate &amp;TryCand);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">bool</span> tryCandidateRegUsage(SIBlockSchedCandidate &amp;Cand,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                            SIBlockSchedCandidate &amp;TryCand);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *pickBlock();</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">void</span> addLiveRegs(std::set&lt;unsigned&gt; &amp;Regs);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordtype">void</span> decreaseLiveRegs(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block, std::set&lt;unsigned&gt; &amp;Regs);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordtype">void</span> releaseBlockSuccs(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Parent);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">void</span> blockScheduled(<a class="code" href="classllvm_1_1SIScheduleBlock.html">SIScheduleBlock</a> *Block);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">// Check register pressure change</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">// by scheduling a block with these LiveIn and LiveOut.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  std::vector&lt;int&gt; checkRegUsageImpact(std::set&lt;unsigned&gt; &amp;InRegs,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                       std::set&lt;unsigned&gt; &amp;OutRegs);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordtype">void</span> schedule();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;};</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html">  408</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SIScheduleBlockResult.html">SIScheduleBlockResult</a> {</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">  409</a></span>&#160;  std::vector&lt;unsigned&gt; <a class="code" href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">SUs</a>;</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">  410</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">MaxSGPRUsage</a>;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">  411</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">MaxVGPRUsage</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;};</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduler.html">  414</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIScheduler.html">SIScheduler</a> {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleBlockCreator.html">SIScheduleBlockCreator</a> BlockCreator;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduler.html#afcda4261a7ef310abb8ae1e4d1bcebe2">  419</a></span>&#160;  <a class="code" href="classllvm_1_1SIScheduler.html#afcda4261a7ef310abb8ae1e4d1bcebe2">SIScheduler</a>(<a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> *DAG) : DAG(DAG), BlockCreator(DAG) {}</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  ~<a class="code" href="classllvm_1_1SIScheduler.html">SIScheduler</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1SIScheduleBlockResult.html">SIScheduleBlockResult</a></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  scheduleVariant(SISchedulerBlockCreatorVariant BlockVariant,</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                  SISchedulerBlockSchedulerVariant ScheduleVariant);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;};</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html">  428</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *SITII;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *SITRI;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  std::vector&lt;SUnit&gt; SUnitsLinksBackup;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">// For moveLowLatencies. After all Scheduling variants are tested.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  std::vector&lt;unsigned&gt; ScheduledSUnits;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  std::vector&lt;unsigned&gt; ScheduledSUnitsInv;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordtype">unsigned</span> VGPRSetID;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordtype">unsigned</span> SGPRSetID;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  ~<a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">// Entry point for the schedule.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordtype">void</span> schedule() <span class="keyword">override</span>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">// To init Block&#39;s RPTracker.</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ab6c5bda21b39ff9494fc2661de4aa974">  450</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#ab6c5bda21b39ff9494fc2661de4aa974">initRPTracker</a>(<a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    RPTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#a5d044b599a2e3a1007e31a120105c9d7">init</a>(&amp;MF, RegClassInfo, LIS, BB, RegionBegin, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  }</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">  454</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">getBB</a>() { <span class="keywordflow">return</span> BB; }</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">  455</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">getCurrentTop</a>() { <span class="keywordflow">return</span> CurrentTop; }</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">  456</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">getCurrentBottom</a>() { <span class="keywordflow">return</span> CurrentBottom; }</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a20fa739e04f2ed0a8d47807860bdfd4b">  457</a></span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a20fa739e04f2ed0a8d47807860bdfd4b">getLIS</a>() { <span class="keywordflow">return</span> LIS; }</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a524fdf6f6c81ccf0dcc6f6fc245269b8">  458</a></span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a524fdf6f6c81ccf0dcc6f6fc245269b8">getMRI</a>() { <span class="keywordflow">return</span> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>; }</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a97dbdb81f824fa84806d452d3b1682c0">  459</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a97dbdb81f824fa84806d452d3b1682c0">getTRI</a>() { <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>; }</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">  460</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> *<a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">GetTopo</a>() { <span class="keywordflow">return</span> &amp;Topo; }</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#aae60f8556013c77113d68024d064e9bf">  461</a></span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a>&amp; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aae60f8556013c77113d68024d064e9bf">getEntrySU</a>() { <span class="keywordflow">return</span> EntrySU; }</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ac621c3d8887f42d7c0c98f8d6d3cd4d7">  462</a></span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a>&amp; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#ac621c3d8887f42d7c0c98f8d6d3cd4d7">getExitSU</a>() { <span class="keywordflow">return</span> ExitSU; }</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">void</span> restoreSULinksLeft();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keyword">template</span>&lt;<span class="keyword">typename</span> _Iterator&gt; <span class="keywordtype">void</span> fillVgprSgprCost(_Iterator First,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                                     _Iterator End,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                                     <span class="keywordtype">unsigned</span> &amp;VgprUsage,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                                     <span class="keywordtype">unsigned</span> &amp;SgprUsage);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#aad4fee8e80504d3ce7b80ebce5bf147f">  471</a></span>&#160;  std::set&lt;unsigned&gt; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#aad4fee8e80504d3ce7b80ebce5bf147f">getInRegs</a>() {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    std::set&lt;unsigned&gt; InRegs;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;RegMaskPair : RPTracker.getPressure().LiveInRegs) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      InRegs.insert(RegMaskPair.RegUnit);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    }</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">return</span> InRegs;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a53d67083580e653d3ccf5999c84c32c8">  479</a></span>&#160;  std::set&lt;unsigned&gt; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a53d67083580e653d3ccf5999c84c32c8">getOutRegs</a>() {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    std::set&lt;unsigned&gt; OutRegs;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;RegMaskPair : RPTracker.getPressure().LiveOutRegs) {</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      OutRegs.insert(RegMaskPair.RegUnit);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">return</span> OutRegs;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  };</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">  487</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">getVGPRSetID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> VGPRSetID; }</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#ae50f50d4f7e2cf064904e5ee7dafad02">  488</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#ae50f50d4f7e2cf064904e5ee7dafad02">getSGPRSetID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SGPRSetID; }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordtype">void</span> topologicalSort();</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="comment">// After scheduling is done, improve low latency placements.</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordtype">void</span> moveLowLatencies();</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="comment">// Some stats for scheduling inside blocks.</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">  497</a></span>&#160;  std::vector&lt;unsigned&gt; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">IsLowLatencySU</a>;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">  498</a></span>&#160;  std::vector&lt;unsigned&gt; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">LowLatencyOffset</a>;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">  499</a></span>&#160;  std::vector&lt;unsigned&gt; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">IsHighLatencySU</a>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="comment">// Topological sort</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="comment">// Maps topological index to the node number.</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">  502</a></span>&#160;  std::vector&lt;int&gt; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">TopDownIndex2SU</a>;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">  503</a></span>&#160;  std::vector&lt;int&gt; <a class="code" href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">BottomUpIndex2SU</a>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;};</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_af3397dd1b4f904be65f1cd4a26ea2bef"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#af3397dd1b4f904be65f1cd4a26ea2bef">llvm::SIScheduleBlock::Height</a></div><div class="ttdeci">unsigned Height</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00126">SIMachineScheduler.h:126</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884">llvm::SIScheduleBlockLinkKind</a></div><div class="ttdeci">SIScheduleBlockLinkKind</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00056">SIMachineScheduler.h:56</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html_a6a79e93c55e348e776d39bf6194acc16"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#a6a79e93c55e348e776d39bf6194acc16">llvm::SIScheduleBlocks::Blocks</a></div><div class="ttdeci">std::vector&lt; SIScheduleBlock * &gt; Blocks</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00214">SIMachineScheduler.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html">llvm::SIScheduleBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00061">SIMachineScheduler.h:61</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a477ab899a79ca5207be7eb9a80622b20">llvm::LatenciesAlone</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00220">SIMachineScheduler.h:220</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html_aad4e6825e23d2c00e13507242d24bc63"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#aad4e6825e23d2c00e13507242d24bc63">llvm::SISchedulerCandidate::Reason</a></div><div class="ttdeci">SIScheduleCandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00042">SIMachineScheduler.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_aeb64e0486370d59d5ceb94ca5fc05df2"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#aeb64e0486370d59d5ceb94ca5fc05df2">llvm::SIScheduleBlock::getInternalAdditionnalRegUsage</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; &amp; getInternalAdditionnalRegUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00159">SIMachineScheduler.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html">llvm::SIScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00428">SIMachineScheduler.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a9dbcf222026885cec7b4bd3e8e7653f2"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a9dbcf222026885cec7b4bd3e8e7653f2">llvm::SIScheduleDAGMI::IsLowLatencySU</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; IsLowLatencySU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00497">SIMachineScheduler.h:497</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">llvm::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00032">SIMachineScheduler.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html_a3cd9c6a70e0ce81979a814a1cf1291a7"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#a3cd9c6a70e0ce81979a814a1cf1291a7">llvm::SIScheduleBlockScheduler::getBlocks</a></div><div class="ttdeci">std::vector&lt; SIScheduleBlock * &gt; getBlocks()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00354">SIMachineScheduler.h:354</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_ae50f50d4f7e2cf064904e5ee7dafad02"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ae50f50d4f7e2cf064904e5ee7dafad02">llvm::SIScheduleDAGMI::getSGPRSetID</a></div><div class="ttdeci">unsigned getSGPRSetID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00488">SIMachineScheduler.h:488</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html">llvm::SIScheduleBlocks</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00213">SIMachineScheduler.h:213</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html_a729da31bd33107b0befbf11f9f24a8b2"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#a729da31bd33107b0befbf11f9f24a8b2">llvm::SIScheduleBlockScheduler::getVGPRUsage</a></div><div class="ttdeci">unsigned getVGPRUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00356">SIMachineScheduler.h:356</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html">llvm::SISchedulerCandidate</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00040">SIMachineScheduler.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a44bdc6a2e8f452060f03765f830a834b"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a44bdc6a2e8f452060f03765f830a834b">llvm::SIScheduleDAGMI::LowLatencyOffset</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; LowLatencyOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00498">SIMachineScheduler.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html_aa82328b887e4250add462e259fa32ce4"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html#aa82328b887e4250add462e259fa32ce4">llvm::SIScheduleBlockScheduler::getSGPRUsage</a></div><div class="ttdeci">unsigned getSGPRUsage()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00357">SIMachineScheduler.h:357</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06aefdc051657574f00e43b0fa1f87e7336">llvm::RegUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00033">SIMachineScheduler.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00058">SIMachineScheduler.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html_a8cfeb7a8501b147cf6ec6617706bf227"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#a8cfeb7a8501b147cf6ec6617706bf227">llvm::SIScheduleBlockResult::MaxSGPRUsage</a></div><div class="ttdeci">unsigned MaxSGPRUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00410">SIMachineScheduler.h:410</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_aae60f8556013c77113d68024d064e9bf"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#aae60f8556013c77113d68024d064e9bf">llvm::SIScheduleDAGMI::getEntrySU</a></div><div class="ttdeci">SUnit &amp; getEntrySU()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00461">SIMachineScheduler.h:461</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a43a6abdb86338265ac2d7ff586478d77"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a43a6abdb86338265ac2d7ff586478d77">llvm::SIScheduleBlock::getSuccs</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; SIScheduleBlock *, SIScheduleBlockLinkKind &gt; &gt; getSuccs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00124">SIMachineScheduler.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html">llvm::SIScheduleBlockResult</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00408">SIMachineScheduler.h:408</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">llvm::NodeOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00037">SIMachineScheduler.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a53d67083580e653d3ccf5999c84c32c8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a53d67083580e653d3ccf5999c84c32c8">llvm::SIScheduleDAGMI::getOutRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; getOutRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00479">SIMachineScheduler.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockScheduler_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockScheduler.html">llvm::SIScheduleBlockScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00321">SIMachineScheduler.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_aad4fee8e80504d3ce7b80ebce5bf147f"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#aad4fee8e80504d3ce7b80ebce5bf147f">llvm::SIScheduleDAGMI::getInRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; getInRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00471">SIMachineScheduler.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html_aba4b03a5ed35271d57c5ba1cc6a33985"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#aba4b03a5ed35271d57c5ba1cc6a33985">llvm::SISchedulerCandidate::isRepeat</a></div><div class="ttdeci">bool isRepeat(SIScheduleCandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00049">SIMachineScheduler.h:49</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a663331d0e885ceddf1aabe2754ca48b4">llvm::LatenciesGrouped</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00221">SIMachineScheduler.h:221</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html_a2a2fdd8b0adac5d7daacf7f6a515c4f0"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#a2a2fdd8b0adac5d7daacf7f6a515c4f0">llvm::SIScheduleBlocks::TopDownIndex2Block</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownIndex2Block</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00215">SIMachineScheduler.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_ad04888dc1180106291a728793f646a3c"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ad04888dc1180106291a728793f646a3c">llvm::SIScheduleBlock::isScheduled</a></div><div class="ttdeci">bool isScheduled()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00155">SIMachineScheduler.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a9e814a2d5e3dada8df25a0920eb5c70e"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a9e814a2d5e3dada8df25a0920eb5c70e">llvm::SIScheduleBlock::Depth</a></div><div class="ttdeci">unsigned Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00127">SIMachineScheduler.h:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9aba717031a1b21be60de55bdfcaa459a9">llvm::BlockRegUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00318">SIMachineScheduler.h:318</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="structllvm_1_1IntervalPressure_html"><div class="ttname"><a href="structllvm_1_1IntervalPressure.html">llvm::IntervalPressure</a></div><div class="ttdoc">RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00068">RegisterPressure.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a470670a7d9cc41bc1d5ed1b244fffd11"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a470670a7d9cc41bc1d5ed1b244fffd11">llvm::SIScheduleDAGMI::TopDownIndex2SU</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownIndex2SU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00502">SIMachineScheduler.h:502</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a6a4043549a702a5418d35654818252df"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a6a4043549a702a5418d35654818252df">llvm::SIScheduleBlock::getScheduledUnits</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt; getScheduledUnits()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00145">SIMachineScheduler.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_ac621c3d8887f42d7c0c98f8d6d3cd4d7"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ac621c3d8887f42d7c0c98f8d6d3cd4d7">llvm::SIScheduleDAGMI::getExitSU</a></div><div class="ttdeci">SUnit &amp; getExitSU()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00462">SIMachineScheduler.h:462</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a524fdf6f6c81ccf0dcc6f6fc245269b8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a524fdf6f6c81ccf0dcc6f6fc245269b8">llvm::SIScheduleDAGMI::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00458">SIMachineScheduler.h:458</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_aff54e252bd69a6f8844f089910df486f"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#aff54e252bd69a6f8844f089910df486f">llvm::SIScheduleDAGMI::getBB</a></div><div class="ttdeci">MachineBasicBlock * getBB()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00454">SIMachineScheduler.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00358">RegisterPressure.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a20fa739e04f2ed0a8d47807860bdfd4b"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a20fa739e04f2ed0a8d47807860bdfd4b">llvm::SIScheduleDAGMI::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00457">SIMachineScheduler.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a97dbdb81f824fa84806d452d3b1682c0"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a97dbdb81f824fa84806d452d3b1682c0">llvm::SIScheduleDAGMI::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo * getTRI()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00459">SIMachineScheduler.h:459</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a7819978aa6afac57ceb568dc197ac8c3"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a7819978aa6afac57ceb568dc197ac8c3">llvm::SIScheduleDAGMI::getCurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator getCurrentBottom()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00456">SIMachineScheduler.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a2bdfb9b237d68c51839b7b3093ae8e3f"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a2bdfb9b237d68c51839b7b3093ae8e3f">llvm::SIScheduleBlock::getOutRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; &amp; getOutRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00164">SIMachineScheduler.h:164</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9a0771d39c819fa1008d7c0d2f7960a6d8">llvm::LatenciesAlonePlusConsecutive</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00222">SIMachineScheduler.h:222</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html_a17d3df802fa62a00e7bf2b985eed9eff"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#a17d3df802fa62a00e7bf2b985eed9eff">llvm::SISchedulerCandidate::SISchedulerCandidate</a></div><div class="ttdeci">SISchedulerCandidate()=default</div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a23864467110ed3fe73ef39f9c4d738c5"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a23864467110ed3fe73ef39f9c4d738c5">llvm::SIScheduleBlock::SIScheduleBlock</a></div><div class="ttdeci">SIScheduleBlock(SIScheduleDAGMI *DAG, SIScheduleBlockCreator *BC, unsigned ID)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00104">SIMachineScheduler.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a3839c0faf9a49f67a183aaafe0cd7fe0"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a3839c0faf9a49f67a183aaafe0cd7fe0">llvm::SIScheduleDAGMI::IsHighLatencySU</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; IsHighLatencySU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00499">SIMachineScheduler.h:499</a></div></div>
<div class="ttc" id="namespacellvm_html_ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884adb821963cdde3666eb90c03fbf068973">llvm::NoData</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00057">SIMachineScheduler.h:57</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html_afa48c69324d21c0d80e406f4731ed2ec"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#afa48c69324d21c0d80e406f4731ed2ec">llvm::SIScheduleBlockResult::SUs</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; SUs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00409">SIMachineScheduler.h:409</a></div></div>
<div class="ttc" id="namespacellvm_html_a87e37096a7413b5df71c0af49d15d6b9"><div class="ttname"><a href="namespacellvm.html#a87e37096a7413b5df71c0af49d15d6b9">llvm::SISchedulerBlockCreatorVariant</a></div><div class="ttdeci">SISchedulerBlockCreatorVariant</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00219">SIMachineScheduler.h:219</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html_abcc1d3a9b49631a5056825db950e5655"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#abcc1d3a9b49631a5056825db950e5655">llvm::SISchedulerCandidate::RepeatReasonSet</a></div><div class="ttdeci">uint32_t RepeatReasonSet</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00045">SIMachineScheduler.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a9ed7f9965b5fafd5e6f0dae05deb7c23"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a9ed7f9965b5fafd5e6f0dae05deb7c23">llvm::SIScheduleDAGMI::getCurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator getCurrentTop()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00455">SIMachineScheduler.h:455</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_af40b16d1e0a5c9cfae3c0d8156ccae52"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#af40b16d1e0a5c9cfae3c0d8156ccae52">llvm::SIScheduleBlock::isHighLatencyBlock</a></div><div class="ttdeci">bool isHighLatencyBlock()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00133">SIMachineScheduler.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a175c1ad5b3ca1890083b9f08a93c7afb"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a175c1ad5b3ca1890083b9f08a93c7afb">llvm::SIScheduleDAGMI::GetTopo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort * GetTopo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00460">SIMachineScheduler.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduler_html"><div class="ttname"><a href="classllvm_1_1SIScheduler.html">llvm::SIScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00414">SIMachineScheduler.h:414</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlockResult_html_a7e76c8d566e3f09c1b3ffe2add8562e1"><div class="ttname"><a href="structllvm_1_1SIScheduleBlockResult.html#a7e76c8d566e3f09c1b3ffe2add8562e1">llvm::SIScheduleBlockResult::MaxVGPRUsage</a></div><div class="ttdeci">unsigned MaxVGPRUsage</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00411">SIMachineScheduler.h:411</a></div></div>
<div class="ttc" id="namespacellvm_html_ad5b7ced2aa529c892b2219cd29b08760abbd47109890259c0127154db1af26c75"><div class="ttname"><a href="namespacellvm.html#ad5b7ced2aa529c892b2219cd29b08760abbd47109890259c0127154db1af26c75">llvm::UnitKind::Full</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_a1e9f5df7b765366ff598beafbe9ecd37"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#a1e9f5df7b765366ff598beafbe9ecd37">llvm::SIScheduleDAGMI::BottomUpIndex2SU</a></div><div class="ttdeci">std::vector&lt; int &gt; BottomUpIndex2SU</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00503">SIMachineScheduler.h:503</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06add2496ae8d635f9f169602771c88d376">llvm::Successor</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00035">SIMachineScheduler.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduler_html_afcda4261a7ef310abb8ae1e4d1bcebe2"><div class="ttname"><a href="classllvm_1_1SIScheduler.html#afcda4261a7ef310abb8ae1e4d1bcebe2">llvm::SIScheduler::SIScheduler</a></div><div class="ttdeci">SIScheduler(SIScheduleDAGMI *DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00419">SIMachineScheduler.h:419</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a647183744de9df06f83d3d4c23b0db07">llvm::BlockRegUsageLatency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00317">SIMachineScheduler.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_a5d044b599a2e3a1007e31a120105c9d7"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a5d044b599a2e3a1007e31a120105c9d7">llvm::RegPressureTracker::init</a></div><div class="ttdeci">void init(const MachineFunction *mf, const RegisterClassInfo *rci, const LiveIntervals *lis, const MachineBasicBlock *mbb, MachineBasicBlock::const_iterator pos, bool TrackLaneMasks, bool TrackUntiedDefs)</div><div class="ttdoc">Setup the RegPressureTracker. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00263">RegisterPressure.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_ab6c5bda21b39ff9494fc2661de4aa974"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ab6c5bda21b39ff9494fc2661de4aa974">llvm::SIScheduleDAGMI::initRPTracker</a></div><div class="ttdeci">void initRPTracker(RegPressureTracker &amp;RPTracker)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00450">SIMachineScheduler.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a9ae466f8c568bd4cd88a8b1f821945e3"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a9ae466f8c568bd4cd88a8b1f821945e3">llvm::SIScheduleBlock::getInRegs</a></div><div class="ttdeci">std::set&lt; unsigned &gt; &amp; getInRegs()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00163">SIMachineScheduler.h:163</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a1c0fd1cf7ee18f7ba99309fa49bebcef"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a1c0fd1cf7ee18f7ba99309fa49bebcef">llvm::SIScheduleBlock::getNumHighLatencySuccessors</a></div><div class="ttdeci">unsigned getNumHighLatencySuccessors() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00129">SIMachineScheduler.h:129</a></div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="structllvm_1_1SIScheduleBlocks_html_ab2c08a79b04d892064771771b1e85fe8"><div class="ttname"><a href="structllvm_1_1SIScheduleBlocks.html#ab2c08a79b04d892064771771b1e85fe8">llvm::SIScheduleBlocks::TopDownBlock2Index</a></div><div class="ttdeci">std::vector&lt; int &gt; TopDownBlock2Index</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00216">SIMachineScheduler.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlockCreator_html"><div class="ttname"><a href="classllvm_1_1SIScheduleBlockCreator.html">llvm::SIScheduleBlockCreator</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00225">SIMachineScheduler.h:225</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9a4c3e89a4ea7af492ea5504b88a3ea671">llvm::BlockLatencyRegUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00316">SIMachineScheduler.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_abf8b0c9bdc6ad119fef114c6f6d9dfbd"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#abf8b0c9bdc6ad119fef114c6f6d9dfbd">llvm::SIScheduleBlock::getPreds</a></div><div class="ttdeci">const std::vector&lt; SIScheduleBlock * &gt; &amp; getPreds() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00122">SIMachineScheduler.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1SISchedulerCandidate_html_ad6034fabf889a5e1ac165bb89b95085e"><div class="ttname"><a href="structllvm_1_1SISchedulerCandidate.html#ad6034fabf889a5e1ac165bb89b95085e">llvm::SISchedulerCandidate::setRepeat</a></div><div class="ttdeci">void setRepeat(SIScheduleCandReason R)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00050">SIMachineScheduler.h:50</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_a4552a4b33917eab85744cb939e48abff"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#a4552a4b33917eab85744cb939e48abff">llvm::SIScheduleBlock::getCost</a></div><div class="ttdeci">int getCost()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00138">SIMachineScheduler.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html">llvm::ScheduleDAGTopologicalSort</a></div><div class="ttdoc">This class can compute a topological ordering for SUnits and provides methods for dynamically updatin...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00689">ScheduleDAG.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html_ac08724e269f752b3d014ab1de10e8dc8"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html#ac08724e269f752b3d014ab1de10e8dc8">llvm::SIScheduleDAGMI::getVGPRSetID</a></div><div class="ttdeci">unsigned getVGPRSetID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00487">SIMachineScheduler.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleBlock_html_ab05d7a100f8e67b13b938e88909f5979"><div class="ttname"><a href="classllvm_1_1SIScheduleBlock.html#ab05d7a100f8e67b13b938e88909f5979">llvm::SIScheduleBlock::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00110">SIMachineScheduler.h:110</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06">llvm::SIScheduleCandReason</a></div><div class="ttdeci">SIScheduleCandReason</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00031">SIMachineScheduler.h:31</a></div></div>
<div class="ttc" id="namespacellvm_html_a4d977510474f80bfa4550c11b1b5b1c9"><div class="ttname"><a href="namespacellvm.html#a4d977510474f80bfa4550c11b1b5b1c9">llvm::SISchedulerBlockSchedulerVariant</a></div><div class="ttdeci">SISchedulerBlockSchedulerVariant</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00315">SIMachineScheduler.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:40 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
