# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2_Task2B.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../Lab2_Task2B.srcs/sources_1/new/IPCore_Adder.vhd" \
"../../../../Lab2_Task2B.srcs/sim_1/new/adderCore_TB.vhd" \

# Do not sort compile order
nosort
