{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 14:36:54 2019 " "Info: Processing started: Mon Oct 28 14:36:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off arb -c arb --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off arb -c arb --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 568 -104 64 584 "clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "master:inst\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"master:inst\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst\|inst7 " "Info: Detected gated clock \"master:inst\|inst7\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 264 1008 1072 312 "inst7" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst\|inst8 " "Info: Detected ripple clock \"master:inst\|inst8\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst\|inst6 " "Info: Detected gated clock \"master:inst\|inst6\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 296 640 704 344 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"master:inst\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst3\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"master:inst3\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst3\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst3\|inst7 " "Info: Detected gated clock \"master:inst3\|inst7\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 264 1008 1072 312 "inst7" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst3\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst3\|inst8 " "Info: Detected ripple clock \"master:inst3\|inst8\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst3\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst3\|inst6 " "Info: Detected gated clock \"master:inst3\|inst6\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 296 640 704 344 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst3\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst3\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"master:inst3\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst3\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"master:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst2\|inst7 " "Info: Detected gated clock \"master:inst2\|inst7\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 264 1008 1072 312 "inst7" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst2\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst2\|inst8 " "Info: Detected ripple clock \"master:inst2\|inst8\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst2\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst2\|inst6 " "Info: Detected gated clock \"master:inst2\|inst6\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 296 640 704 344 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst2\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"master:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst4\|inst7 " "Info: Detected gated clock \"master:inst4\|inst7\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 264 1008 1072 312 "inst7" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst4\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst4\|inst8 " "Info: Detected ripple clock \"master:inst4\|inst8\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst4\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "master:inst4\|inst6 " "Info: Detected gated clock \"master:inst4\|inst6\" as buffer" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 296 640 704 344 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst4\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] register master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 445.04 MHz 2.247 ns Internal " "Info: Clock \"clock\" has Internal fmax of 445.04 MHz between source register \"master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]\" and destination register \"master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]\" (period= 2.247 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns + Longest register register " "Info: + Longest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 1 REG LCFF_X25_Y14_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y14_N1; Fanout = 3; REG Node = 'master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X25_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X25_Y14_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X25_Y14_N2; Fanout = 1; COMB Node = 'master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 4 REG LCFF_X25_Y14_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X25_Y14_N3; Fanout = 2; REG Node = 'master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.383 ns - Smallest " "Info: - Smallest clock skew is -1.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.053 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 4.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 568 -104 64 584 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.225 ns) 2.885 ns master:inst4\|inst6 2 COMB LCCOMB_X25_Y17_N24 2 " "Info: 2: + IC(1.806 ns) + CELL(0.225 ns) = 2.885 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 2; COMB Node = 'master:inst4\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.031 ns" { clock master:inst4|inst6 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 296 640 704 344 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.618 ns) 4.053 ns master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\] 3 REG LCFF_X25_Y14_N3 2 " "Info: 3: + IC(0.550 ns) + CELL(0.618 ns) = 4.053 ns; Loc. = LCFF_X25_Y14_N3; Fanout = 2; REG Node = 'master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 41.87 % ) " "Info: Total cell delay = 1.697 ns ( 41.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.356 ns ( 58.13 % ) " "Info: Total interconnect delay = 2.356 ns ( 58.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.053 ns" { clock master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.053 ns" { clock {} clock~combout {} master:inst4|inst6 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.806ns 0.550ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.436 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 568 -104 64 584 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.228 ns) 2.977 ns master:inst4\|inst7 2 COMB LCCOMB_X26_Y17_N22 1 " "Info: 2: + IC(1.895 ns) + CELL(0.228 ns) = 2.977 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 1; COMB Node = 'master:inst4\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { clock master:inst4|inst7 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 264 1008 1072 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.712 ns) 3.910 ns master:inst4\|inst8 3 REG LCFF_X26_Y17_N9 10 " "Info: 3: + IC(0.221 ns) + CELL(0.712 ns) = 3.910 ns; Loc. = LCFF_X26_Y17_N9; Fanout = 10; REG Node = 'master:inst4\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { master:inst4|inst7 master:inst4|inst8 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 4.268 ns master:inst4\|inst6 4 COMB LCCOMB_X25_Y17_N24 2 " "Info: 4: + IC(0.305 ns) + CELL(0.053 ns) = 4.268 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 2; COMB Node = 'master:inst4\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { master:inst4|inst8 master:inst4|inst6 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 296 640 704 344 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.618 ns) 5.436 ns master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\] 5 REG LCFF_X25_Y14_N1 3 " "Info: 5: + IC(0.550 ns) + CELL(0.618 ns) = 5.436 ns; Loc. = LCFF_X25_Y14_N1; Fanout = 3; REG Node = 'master:inst4\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_olh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 45.35 % ) " "Info: Total cell delay = 2.465 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.971 ns ( 54.65 % ) " "Info: Total interconnect delay = 2.971 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { clock master:inst4|inst7 master:inst4|inst8 master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.436 ns" { clock {} clock~combout {} master:inst4|inst7 {} master:inst4|inst8 {} master:inst4|inst6 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.895ns 0.221ns 0.305ns 0.550ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.053 ns" { clock master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.053 ns" { clock {} clock~combout {} master:inst4|inst6 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.806ns 0.550ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { clock master:inst4|inst7 master:inst4|inst8 master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.436 ns" { clock {} clock~combout {} master:inst4|inst7 {} master:inst4|inst8 {} master:inst4|inst6 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.895ns 0.221ns 0.305ns 0.550ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_olh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_olh.tdf" 54 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.053 ns" { clock master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.053 ns" { clock {} clock~combout {} master:inst4|inst6 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.806ns 0.550ns } { 0.000ns 0.854ns 0.225ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { clock master:inst4|inst7 master:inst4|inst8 master:inst4|inst6 master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.436 ns" { clock {} clock~combout {} master:inst4|inst7 {} master:inst4|inst8 {} master:inst4|inst6 {} master:inst4|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.895ns 0.221ns 0.305ns 0.550ns } { 0.000ns 0.854ns 0.228ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "master:inst4\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] master:inst4\|inst8 clock 894 ps " "Info: Found hold time violation between source  pin or register \"master:inst4\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]\" and destination pin or register \"master:inst4\|inst8\" for clock \"clock\" (Hold time is 894 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.339 ns + Largest " "Info: + Largest clock skew is 1.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.816 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 568 -104 64 584 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.228 ns) 2.977 ns master:inst4\|inst7 2 COMB LCCOMB_X26_Y17_N22 1 " "Info: 2: + IC(1.895 ns) + CELL(0.228 ns) = 2.977 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 1; COMB Node = 'master:inst4\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { clock master:inst4|inst7 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 264 1008 1072 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.618 ns) 3.816 ns master:inst4\|inst8 3 REG LCFF_X26_Y17_N9 10 " "Info: 3: + IC(0.221 ns) + CELL(0.618 ns) = 3.816 ns; Loc. = LCFF_X26_Y17_N9; Fanout = 10; REG Node = 'master:inst4\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { master:inst4|inst7 master:inst4|inst8 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 44.55 % ) " "Info: Total cell delay = 1.700 ns ( 44.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 55.45 % ) " "Info: Total interconnect delay = 2.116 ns ( 55.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { clock master:inst4|inst7 master:inst4|inst8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.816 ns" { clock {} clock~combout {} master:inst4|inst7 {} master:inst4|inst8 {} } { 0.000ns 0.000ns 1.895ns 0.221ns } { 0.000ns 0.854ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.477 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 568 -104 64 584 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 568 -104 64 584 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 2.477 ns master:inst4\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] 3 REG LCFF_X26_Y17_N7 2 " "Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 2; REG Node = 'master:inst4\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { clock~clkctrl master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.43 % ) " "Info: Total cell delay = 1.472 ns ( 59.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 40.57 % ) " "Info: Total interconnect delay = 1.005 ns ( 40.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clock clock~clkctrl master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clock {} clock~combout {} clock~clkctrl {} master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { clock master:inst4|inst7 master:inst4|inst8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.816 ns" { clock {} clock~combout {} master:inst4|inst7 {} master:inst4|inst8 {} } { 0.000ns 0.000ns 1.895ns 0.221ns } { 0.000ns 0.854ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clock clock~clkctrl master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clock {} clock~combout {} clock~clkctrl {} master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.500 ns - Shortest register register " "Info: - Shortest register to register delay is 0.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master:inst4\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] 1 REG LCFF_X26_Y17_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 2; REG Node = 'master:inst4\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_e4i.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cntr_e4i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.053 ns) 0.345 ns master:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X26_Y17_N8 5 " "Info: 2: + IC(0.292 ns) + CELL(0.053 ns) = 0.345 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 5; COMB Node = 'master:inst4\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_big:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] master:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_big.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/db/cmpr_big.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.500 ns master:inst4\|inst8 3 REG LCFF_X26_Y17_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.500 ns; Loc. = LCFF_X26_Y17_N9; Fanout = 10; REG Node = 'master:inst4\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { master:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] master:inst4|inst8 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 41.60 % ) " "Info: Total cell delay = 0.208 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.292 ns ( 58.40 % ) " "Info: Total interconnect delay = 0.292 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] master:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] master:inst4|inst8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} master:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] {} master:inst4|inst8 {} } { 0.000ns 0.292ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { clock master:inst4|inst7 master:inst4|inst8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.816 ns" { clock {} clock~combout {} master:inst4|inst7 {} master:inst4|inst8 {} } { 0.000ns 0.000ns 1.895ns 0.221ns } { 0.000ns 0.854ns 0.228ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { clock clock~clkctrl master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { clock {} clock~combout {} clock~clkctrl {} master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] master:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] master:inst4|inst8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] {} master:inst4|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0] {} master:inst4|inst8 {} } { 0.000ns 0.292ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock slave3\[3\] master:inst\|inst8 11.216 ns register " "Info: tco from clock \"clock\" to destination pin \"slave3\[3\]\" through register \"master:inst\|inst8\" is 11.216 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.015 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 4.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 568 -104 64 584 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.173 ns) + CELL(0.154 ns) 3.181 ns master:inst\|inst7 2 COMB LCCOMB_X29_Y20_N10 1 " "Info: 2: + IC(2.173 ns) + CELL(0.154 ns) = 3.181 ns; Loc. = LCCOMB_X29_Y20_N10; Fanout = 1; COMB Node = 'master:inst\|inst7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { clock master:inst|inst7 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 264 1008 1072 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.618 ns) 4.015 ns master:inst\|inst8 3 REG LCFF_X29_Y20_N21 6 " "Info: 3: + IC(0.216 ns) + CELL(0.618 ns) = 4.015 ns; Loc. = LCFF_X29_Y20_N21; Fanout = 6; REG Node = 'master:inst\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { master:inst|inst7 master:inst|inst8 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.626 ns ( 40.50 % ) " "Info: Total cell delay = 1.626 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.389 ns ( 59.50 % ) " "Info: Total interconnect delay = 2.389 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { clock master:inst|inst7 master:inst|inst8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.015 ns" { clock {} clock~combout {} master:inst|inst7 {} master:inst|inst8 {} } { 0.000ns 0.000ns 2.173ns 0.216ns } { 0.000ns 0.854ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.107 ns + Longest register pin " "Info: + Longest register to pin delay is 7.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master:inst\|inst8 1 REG LCFF_X29_Y20_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y20_N21; Fanout = 6; REG Node = 'master:inst\|inst8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { master:inst|inst8 } "NODE_NAME" } } { "master.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/master.bdf" { { 240 1080 1144 320 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.225 ns) 1.068 ns data~1 2 COMB LCCOMB_X26_Y17_N24 2 " "Info: 2: + IC(0.843 ns) + CELL(0.225 ns) = 1.068 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 2; COMB Node = 'data~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { master:inst|inst8 data~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.357 ns) 1.680 ns data~3 3 COMB LCCOMB_X26_Y17_N14 4 " "Info: 3: + IC(0.255 ns) + CELL(0.357 ns) = 1.680 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 4; COMB Node = 'data~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { data~1 data~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.346 ns) 2.535 ns master:inst4\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[3\]~3 4 COMB LCCOMB_X25_Y17_N26 4 " "Info: 4: + IC(0.509 ns) + CELL(0.346 ns) = 2.535 ns; Loc. = LCCOMB_X25_Y17_N26; Fanout = 4; COMB Node = 'master:inst4\|lpm_bustri0:inst19\|lpm_bustri:lpm_bustri_component\|dout\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { data~3 master:inst4|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(1.942 ns) 7.107 ns slave3\[3\] 5 PIN PIN_V14 0 " "Info: 5: + IC(2.630 ns) + CELL(1.942 ns) = 7.107 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'slave3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.572 ns" { master:inst4|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]~3 slave3[3] } "NODE_NAME" } } { "arbbtr.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab5Masha/arbbtr.bdf" { { 672 1064 1240 688 "slave3\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 40.38 % ) " "Info: Total cell delay = 2.870 ns ( 40.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 59.62 % ) " "Info: Total interconnect delay = 4.237 ns ( 59.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.107 ns" { master:inst|inst8 data~1 data~3 master:inst4|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]~3 slave3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.107 ns" { master:inst|inst8 {} data~1 {} data~3 {} master:inst4|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]~3 {} slave3[3] {} } { 0.000ns 0.843ns 0.255ns 0.509ns 2.630ns } { 0.000ns 0.225ns 0.357ns 0.346ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { clock master:inst|inst7 master:inst|inst8 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.015 ns" { clock {} clock~combout {} master:inst|inst7 {} master:inst|inst8 {} } { 0.000ns 0.000ns 2.173ns 0.216ns } { 0.000ns 0.854ns 0.154ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.107 ns" { master:inst|inst8 data~1 data~3 master:inst4|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]~3 slave3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.107 ns" { master:inst|inst8 {} data~1 {} data~3 {} master:inst4|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[3]~3 {} slave3[3] {} } { 0.000ns 0.843ns 0.255ns 0.509ns 2.630ns } { 0.000ns 0.225ns 0.357ns 0.346ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 14:36:54 2019 " "Info: Processing ended: Mon Oct 28 14:36:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
