$date
	Thu Nov 07 16:16:27 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Exper3_2 $end
$scope module e3_2 $end
$var wire 1 ! clk $end
$var wire 6 " in [5:0] $end
$var reg 6 # out [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
b110110 "
0!
$end
#10000
b11011 #
1!
#20000
0!
#30000
1!
#40000
0!
#50000
1!
#60000
0!
#70000
1!
#80000
0!
#90000
1!
#100000
0!
b1010 "
#110000
b101 #
1!
#120000
0!
#130000
1!
#140000
0!
#150000
1!
#160000
0!
#170000
1!
#180000
0!
#190000
1!
#200000
0!
