{
    "verilog.linting.linter": "xvlog",
    "verilog.linting.xvlog.arguments": "-L uvm",
    "verilog.linting.xvlog.includePath": [
        "./projectHeaders",
        "./sim/seqItems"
    ],

    "files.watcherExclude": {
        "${workspaceFolder}/CPUDesign*/**": true
    },
    
    "files.eol": "\r\n",
    "files.associations": {
      "vector": "cpp",
      "complex": "cpp",
      "ostream": "cpp",
      "random": "cpp"
    },
    "editor.insertSpaces": true,
    "editor.detectIndentation": false
}