{
    "DESIGN_NAME": "core0",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/core.v",

        "dir::../../verilog/rtl/ppcpu/rtl/core/alu_mul_div.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/alu.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/decode.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/execute.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/fetch.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/memwb.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/pc.v",
        "dir::../../verilog/rtl/ppcpu/rtl/core/rf.v"
    ],
    "VERILOG_INCLUDE_DIRS": ["dir::../../verilog/rtl/ppcpu/rtl/"],
    "CLOCK_PERIOD": 24,
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "i_clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 500 1000",
    "RT_MAX_LAYER": "Metal4",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.24,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DIODE_INSERTION_STRATEGY": 4,
    "RUN_CVC": 1,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.6,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 1,
    "ROUTING_CORES": 16,
    "RUN_LINTER": 0
}

