/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  reg [2:0] _05_;
  wire [3:0] _06_;
  wire [2:0] _07_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [19:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_56z;
  wire [10:0] celloutsig_0_5z;
  wire [23:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [4:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [2:0] celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_22z[13] ? celloutsig_0_0z[3] : celloutsig_0_18z[2];
  assign celloutsig_0_11z = ~(celloutsig_0_8z & celloutsig_0_5z[8]);
  assign celloutsig_0_41z = ~((celloutsig_0_33z | celloutsig_0_18z[2]) & (celloutsig_0_13z | celloutsig_0_31z[9]));
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_7z) & (celloutsig_0_3z | celloutsig_0_9z));
  assign celloutsig_0_16z = ~((celloutsig_0_4z | celloutsig_0_15z[0]) & (celloutsig_0_7z | celloutsig_0_10z));
  assign celloutsig_0_32z = celloutsig_0_25z[1] | celloutsig_0_9z;
  assign celloutsig_0_3z = celloutsig_0_1z[2] ^ celloutsig_0_0z[1];
  assign celloutsig_0_6z = _03_ ^ celloutsig_0_1z[12];
  assign celloutsig_1_9z = celloutsig_1_0z[2] ^ celloutsig_1_5z;
  assign celloutsig_1_4z = { celloutsig_1_0z[5:4], celloutsig_1_2z } + { in_data[97:96], celloutsig_1_3z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 3'h0;
    else _05_ <= celloutsig_0_18z;
  reg [3:0] _19_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { in_data[35:33], celloutsig_0_9z };
  assign { _06_[3], _01_, _06_[1:0] } = _19_;
  reg [8:0] _20_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _20_ <= 9'h000;
    else _20_ <= { celloutsig_1_1z[19:12], celloutsig_1_5z };
  assign out_data[104:96] = _20_;
  reg [2:0] _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 3'h0;
    else _21_ <= { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_10z };
  assign { _02_, _07_[1:0] } = _21_;
  reg [11:0] _22_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 12'h000;
    else _22_ <= celloutsig_0_1z[23:12];
  assign { _03_, _04_[10:1], _00_ } = _22_;
  assign celloutsig_0_30z = { celloutsig_0_24z[3:2], celloutsig_0_20z } & celloutsig_0_15z[2:0];
  assign celloutsig_0_5z = in_data[43:33] / { 1'h1, celloutsig_0_1z[13:4] };
  assign celloutsig_1_11z = in_data[152:142] / { 1'h1, celloutsig_1_10z[8:6], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[162:157] / { 1'h1, in_data[157:153] };
  assign celloutsig_1_1z = in_data[157:138] / { 1'h1, in_data[100], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_18z = { _04_[3:2], celloutsig_0_10z } / { 1'h1, in_data[93:92] };
  assign celloutsig_0_26z = { celloutsig_0_22z[7:5], celloutsig_0_11z } / { 1'h1, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_28z = { celloutsig_0_0z[4:2], celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_7z } / { 1'h1, celloutsig_0_5z[9:4], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_0_4z = celloutsig_0_1z[23:16] == { _04_[10:4], celloutsig_0_3z };
  assign celloutsig_0_49z = { celloutsig_0_22z[8:1], celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_6z } == { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_0_66z = { celloutsig_0_60z[5:2], celloutsig_0_16z, celloutsig_0_43z, celloutsig_0_63z, celloutsig_0_43z, celloutsig_0_3z } == { celloutsig_0_24z[4:1], _06_[3], _01_, _06_[1:0], celloutsig_0_10z };
  assign celloutsig_0_46z = { _06_[3], celloutsig_0_38z, celloutsig_0_43z } <= { celloutsig_0_0z[4:3], celloutsig_0_33z };
  assign celloutsig_0_9z = { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_8z } <= in_data[91:88];
  assign celloutsig_0_33z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z } && { celloutsig_0_31z[11], celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_53z = { _05_, _02_, _07_[1:0], celloutsig_0_37z } && { celloutsig_0_52z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_12z = { _04_[10:7], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z } || { celloutsig_0_1z[16:13], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_4z & ~(in_data[40]);
  assign celloutsig_0_1z = in_data[62:39] * { in_data[48:30], celloutsig_0_0z };
  assign celloutsig_0_60z = - celloutsig_0_1z;
  assign celloutsig_0_64z = { _02_, _07_[1:0] } !== { celloutsig_0_56z[3], celloutsig_0_41z, celloutsig_0_53z };
  assign celloutsig_0_0z = in_data[8:4] | in_data[22:18];
  assign celloutsig_0_36z = { celloutsig_0_28z[13:7], celloutsig_0_20z, _05_, celloutsig_0_0z } | { in_data[64:54], celloutsig_0_0z };
  assign celloutsig_0_77z = celloutsig_0_15z[2:0] | { celloutsig_0_47z[2:1], celloutsig_0_64z };
  assign celloutsig_1_10z = { in_data[156:153], celloutsig_1_9z, celloutsig_1_0z } | { celloutsig_1_0z[3:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_24z = { celloutsig_0_22z[11:6], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_6z } | celloutsig_0_22z[9:0];
  assign celloutsig_0_7z = & celloutsig_0_0z;
  assign celloutsig_1_7z = & celloutsig_1_1z[7:3];
  assign celloutsig_0_10z = & { _00_, celloutsig_0_9z, _04_[8:1] };
  assign celloutsig_0_63z = | { celloutsig_0_18z, celloutsig_0_41z };
  assign celloutsig_0_70z = celloutsig_0_36z[14] & celloutsig_0_15z[3];
  assign celloutsig_0_21z = celloutsig_0_14z & celloutsig_0_15z[0];
  assign celloutsig_0_43z = | celloutsig_0_15z[3:1];
  assign celloutsig_0_78z = | { celloutsig_0_70z, celloutsig_0_67z, celloutsig_0_56z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z[8:2], in_data[61:59], celloutsig_0_0z };
  assign celloutsig_1_2z = | celloutsig_1_1z[16:10];
  assign celloutsig_1_3z = | celloutsig_1_1z[8:5];
  assign celloutsig_1_5z = | celloutsig_1_1z[14:10];
  assign celloutsig_1_6z = | { celloutsig_1_4z[1:0], celloutsig_1_1z[16:10], celloutsig_1_0z };
  assign celloutsig_1_18z = | celloutsig_1_11z[4:0];
  assign celloutsig_0_14z = | { celloutsig_0_9z, celloutsig_0_0z[3:0] };
  assign celloutsig_0_20z = | { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_29z = | celloutsig_0_1z[8:2];
  assign celloutsig_0_31z = { _04_[10:1], _00_, celloutsig_0_10z } >> { celloutsig_0_0z[4:3], celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_9z } <<< { in_data[39], celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_56z = { celloutsig_0_0z[3:1], celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_20z } - { celloutsig_0_49z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_43z };
  assign celloutsig_0_67z = { celloutsig_0_66z, celloutsig_0_64z, _02_, _07_[1:0] } - { celloutsig_0_41z, _06_[3], _01_, _06_[1:0] };
  assign celloutsig_0_47z = celloutsig_0_22z[9:6] ~^ { celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_46z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z } ~^ { _04_[8:6], celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_22z = { _03_, _04_[10:1], celloutsig_0_18z, celloutsig_0_9z } ~^ { _04_[3:1], _00_, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_37z = ~((celloutsig_0_9z & celloutsig_0_24z[0]) | (celloutsig_0_24z[5] & celloutsig_0_30z[0]));
  assign celloutsig_0_52z = ~((_04_[4] & celloutsig_0_9z) | (celloutsig_0_43z & celloutsig_0_38z));
  assign { _04_[11], _04_[0] } = { _03_, _00_ };
  assign _06_[2] = _01_;
  assign _07_[2] = _02_;
  assign { out_data[128], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
