// Seed: 2752903430
module module_0 (
    input wand id_0
    , id_11,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output uwire id_9
);
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    output wor id_9
    , id_16,
    output wand id_10,
    input supply0 id_11,
    input wand id_12,
    output tri id_13,
    input tri1 id_14
);
  module_0(
      id_6, id_12, id_14, id_3, id_1, id_3, id_11, id_5, id_14, id_8
  );
  assign id_5 = {1 == 1};
endmodule
