#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun  4 13:38:26 2024
# Process ID: 4080
# Current directory: D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_daddaCLA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11836 D:\2024-1\System_Semiconductor_Design\midproject\fpu\fpu_daddaCLA\fpu_daddaCLA.xpr
# Log file: D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_daddaCLA/vivado.log
# Journal file: D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_daddaCLA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_daddaCLA/fpu_daddaCLA.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/dadda_CLA/fulladder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/dadda_CLA/halfadder.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 814.246 ; gain = 112.820
update_compile_order -fileset sources_1
close_project
create_project fpu_wallace_CLA D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files -norecurse {D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/adder.v D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/CLA_logic.v D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/mult.v D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/TOP_FMUL.v D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/GP_Generate.v D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/FMUL.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v
update_compile_order -fileset sim_1
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/CLA_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/FMUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FMUL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/GP_Generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GP_Generate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/wallace_CLA/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 87405e37dc6b44feaae16176447cc356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GP_Generate
Compiling module xil_defaultlib.CLA_Logic
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.FMUL
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  4 13:49:19 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 875.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_wallace_CLA/fpu_wallace_CLA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 887.141 ; gain = 11.840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 887.141 ; gain = 11.840
