#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr  7 17:54:41 2022
# Process ID: 5420
# Current directory: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5228 C:\Users\hasan\Desktop\CS224Labs\Lab04Project\Lab04\Lab04.xpr
# Log file: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/vivado.log
# Journal file: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 998.707 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 998.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 998.707 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 998.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 998.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 998.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 998.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 998.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 272. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 292. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 313. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 337. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 356. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 464. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 451. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 404. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 457. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 425. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 445. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 476. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 998.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 268. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 288. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 309. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 333. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 352. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 460. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 447. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 400. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 453. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 421. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 268. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 288. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 309. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 333. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 352. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 460. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 447. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 400. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 453. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 421. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 998.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 268. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 288. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 309. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 333. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 352. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 460. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 447. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 400. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 453. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 421. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 192. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 268. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 288. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 309. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 333. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 352. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 460. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 447. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 400. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 453. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 421. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 441. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 472. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 229. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 208. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 998.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 998.707 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr  7 22:28:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/synth_1/runme.log
[Thu Apr  7 22:28:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 998.707 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB437EA
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2159.055 ; gain = 1160.348
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-311] analyzing module pulse_controller
INFO: [VRFC 10-311] analyzing module new_top
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPSLite_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 290. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 310. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 331. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 355. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 374. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 482. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 469. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 422. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 475. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 443. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 251. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 230. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 214. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 290. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 310. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 331. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 355. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 374. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 482. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 469. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 422. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 475. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 443. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 463. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 494. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 251. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sources_1/new/MIPSLite.sv" Line 230. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.MIPSLite_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPSLite_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2193.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2193.898 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB437EA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB437EA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr  7 22:54:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/synth_1/runme.log
[Thu Apr  7 22:54:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Labtools 27-3419] Disconnecting from hw_server since it's not responding to requests.  It is recommended to investigate hw_server to find any issues.
ERROR: [Xicom 50-224] Failed to get JTAG register list: Invalid URL: .
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2212.895 ; gain = 1.348
INFO: [Common 17-344] 'program_hw_devices' was cancelled
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AB437EA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2212.895 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2212.895 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB437EA
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB437EA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AB437EA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB437EA
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPSLite_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MIPSLite_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
"xelab -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hasan/Desktop/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 16680680f6b34f56ad9c0c7345bbee22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPSLite_sim_behav xil_defaultlib.MIPSLite_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'memwrite' might have multiple concurrent drivers [C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.srcs/sim_1/new/MIPSLite_sim.sv:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPSLite_sim_behav -key {Behavioral:sim_1:Functional:MIPSLite_sim} -tclbatch {MIPSLite_sim.tcl} -view {C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/hasan/Desktop/MIPSLite_sim_behav.wcfg
source MIPSLite_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPSLite_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2251.797 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr  8 00:20:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/synth_1/runme.log
[Fri Apr  8 00:20:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2264.500 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2264.500 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Apr  8 00:30:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/synth_1/runme.log
[Fri Apr  8 00:30:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB437EA
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hasan/Desktop/CS224Labs/Lab04Project/Lab04/Lab04.runs/impl_1/new_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2337.039 ; gain = 2.488
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  8 00:48:32 2022...
