INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.sim/sim_1/impl/func/xsim/CPU31_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU31
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ugnjhjf/Desktop/COMP_P/Computer_Organization_CPU_Design/Vivado/31CPU_new/31CPU_new.srcs/sim_1/new/CPU31_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU31_tb
