{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 09:46:30 2019 " "Info: Processing started: Fri Apr 26 09:46:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mac -c mac --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mac -c mac --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iclk " "Info: Assuming node \"iclk\" is an undefined clock" {  } { { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iclk register register r_counter_len\[5\] r_read_adress\[0\] 250.0 MHz Internal " "Info: Clock \"iclk\" Internal fmax is restricted to 250.0 MHz between source register \"r_counter_len\[5\]\" and destination register \"r_read_adress\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.672 ns + Longest register register " "Info: + Longest register to register delay is 3.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_counter_len\[5\] 1 REG FF_X23_Y12_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y12_N11; Fanout = 3; REG Node = 'r_counter_len\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_counter_len[5] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.437 ns) 1.221 ns Equal6~0 2 COMB LCCOMB_X25_Y12_N22 4 " "Info: 2: + IC(0.784 ns) + CELL(0.437 ns) = 1.221 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 4; COMB Node = 'Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { r_counter_len[5] Equal6~0 } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.285 ns) 1.780 ns Equal8~0 3 COMB LCCOMB_X25_Y12_N2 2 " "Info: 3: + IC(0.274 ns) + CELL(0.285 ns) = 1.780 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 2; COMB Node = 'Equal8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { Equal6~0 Equal8~0 } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.155 ns) 2.175 ns r_read_adress\[0\]~0 4 COMB LCCOMB_X25_Y12_N18 14 " "Info: 4: + IC(0.240 ns) + CELL(0.155 ns) = 2.175 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 14; COMB Node = 'r_read_adress\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Equal8~0 r_read_adress[0]~0 } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.708 ns) 3.672 ns r_read_adress\[0\] 5 REG FF_X24_Y11_N15 4 " "Info: 5: + IC(0.789 ns) + CELL(0.708 ns) = 3.672 ns; Loc. = FF_X24_Y11_N15; Fanout = 4; REG Node = 'r_read_adress\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { r_read_adress[0]~0 r_read_adress[0] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.585 ns ( 43.16 % ) " "Info: Total cell delay = 1.585 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 56.84 % ) " "Info: Total interconnect delay = 2.087 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { r_counter_len[5] Equal6~0 Equal8~0 r_read_adress[0]~0 r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { r_counter_len[5] {} Equal6~0 {} Equal8~0 {} r_read_adress[0]~0 {} r_read_adress[0] {} } { 0.000ns 0.784ns 0.274ns 0.240ns 0.789ns } { 0.000ns 0.437ns 0.285ns 0.155ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.576 ns + Shortest register " "Info: + Shortest clock path from clock \"iclk\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 71 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 71; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.613 ns) 2.576 ns r_read_adress\[0\] 4 REG FF_X24_Y11_N15 4 " "Info: 4: + IC(0.866 ns) + CELL(0.613 ns) = 2.576 ns; Loc. = FF_X24_Y11_N15; Fanout = 4; REG Node = 'r_read_adress\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { iclk~inputclkctrl r_read_adress[0] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 58.50 % ) " "Info: Total cell delay = 1.507 ns ( 58.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 41.50 % ) " "Info: Total interconnect delay = 1.069 ns ( 41.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { iclk iclk~input iclk~inputclkctrl r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_adress[0] {} } { 0.000ns 0.000ns 0.203ns 0.866ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.581 ns - Longest register " "Info: - Longest clock path from clock \"iclk\" to source register is 2.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 71 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 71; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.613 ns) 2.581 ns r_counter_len\[5\] 4 REG FF_X23_Y12_N11 3 " "Info: 4: + IC(0.871 ns) + CELL(0.613 ns) = 2.581 ns; Loc. = FF_X23_Y12_N11; Fanout = 3; REG Node = 'r_counter_len\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { iclk~inputclkctrl r_counter_len[5] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 58.39 % ) " "Info: Total cell delay = 1.507 ns ( 58.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 41.61 % ) " "Info: Total interconnect delay = 1.074 ns ( 41.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { iclk iclk~input iclk~inputclkctrl r_counter_len[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_counter_len[5] {} } { 0.000ns 0.000ns 0.203ns 0.871ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { iclk iclk~input iclk~inputclkctrl r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_adress[0] {} } { 0.000ns 0.000ns 0.203ns 0.866ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { iclk iclk~input iclk~inputclkctrl r_counter_len[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_counter_len[5] {} } { 0.000ns 0.000ns 0.203ns 0.871ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { r_counter_len[5] Equal6~0 Equal8~0 r_read_adress[0]~0 r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.672 ns" { r_counter_len[5] {} Equal6~0 {} Equal8~0 {} r_read_adress[0]~0 {} r_read_adress[0] {} } { 0.000ns 0.784ns 0.274ns 0.240ns 0.789ns } { 0.000ns 0.437ns 0.285ns 0.155ns 0.708ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { iclk iclk~input iclk~inputclkctrl r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_adress[0] {} } { 0.000ns 0.000ns 0.203ns 0.866ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { iclk iclk~input iclk~inputclkctrl r_counter_len[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.581 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_counter_len[5] {} } { 0.000ns 0.000ns 0.203ns 0.871ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { r_read_adress[0] {} } {  } {  } "" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r_read_adress\[0\] iFSM_state\[2\] iclk 5.201 ns register " "Info: tsu for register \"r_read_adress\[0\]\" (data pin = \"iFSM_state\[2\]\", clock pin = \"iclk\") is 5.201 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.795 ns + Longest pin register " "Info: + Longest pin to register delay is 7.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iFSM_state\[2\] 1 PIN PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_31; Fanout = 1; PIN Node = 'iFSM_state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iFSM_state[2] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns iFSM_state\[2\]~input 2 COMB IOIBUF_X0_Y7_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = IOIBUF_X0_Y7_N1; Fanout = 4; COMB Node = 'iFSM_state\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { iFSM_state[2] iFSM_state[2]~input } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.157 ns) + CELL(0.285 ns) 5.356 ns always1~0 3 COMB LCCOMB_X23_Y12_N30 5 " "Info: 3: + IC(4.157 ns) + CELL(0.285 ns) = 5.356 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 5; COMB Node = 'always1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { iFSM_state[2]~input always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.285 ns) 6.298 ns r_read_adress\[0\]~0 4 COMB LCCOMB_X25_Y12_N18 14 " "Info: 4: + IC(0.657 ns) + CELL(0.285 ns) = 6.298 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 14; COMB Node = 'r_read_adress\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { always1~0 r_read_adress[0]~0 } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.708 ns) 7.795 ns r_read_adress\[0\] 5 REG FF_X24_Y11_N15 4 " "Info: 5: + IC(0.789 ns) + CELL(0.708 ns) = 7.795 ns; Loc. = FF_X24_Y11_N15; Fanout = 4; REG Node = 'r_read_adress\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { r_read_adress[0]~0 r_read_adress[0] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.192 ns ( 28.12 % ) " "Info: Total cell delay = 2.192 ns ( 28.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.603 ns ( 71.88 % ) " "Info: Total interconnect delay = 5.603 ns ( 71.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.795 ns" { iFSM_state[2] iFSM_state[2]~input always1~0 r_read_adress[0]~0 r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.795 ns" { iFSM_state[2] {} iFSM_state[2]~input {} always1~0 {} r_read_adress[0]~0 {} r_read_adress[0] {} } { 0.000ns 0.000ns 4.157ns 0.657ns 0.789ns } { 0.000ns 0.914ns 0.285ns 0.285ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.576 ns - Shortest register " "Info: - Shortest clock path from clock \"iclk\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 71 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 71; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.613 ns) 2.576 ns r_read_adress\[0\] 4 REG FF_X24_Y11_N15 4 " "Info: 4: + IC(0.866 ns) + CELL(0.613 ns) = 2.576 ns; Loc. = FF_X24_Y11_N15; Fanout = 4; REG Node = 'r_read_adress\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { iclk~inputclkctrl r_read_adress[0] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 58.50 % ) " "Info: Total cell delay = 1.507 ns ( 58.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 41.50 % ) " "Info: Total interconnect delay = 1.069 ns ( 41.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { iclk iclk~input iclk~inputclkctrl r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_adress[0] {} } { 0.000ns 0.000ns 0.203ns 0.866ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.795 ns" { iFSM_state[2] iFSM_state[2]~input always1~0 r_read_adress[0]~0 r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.795 ns" { iFSM_state[2] {} iFSM_state[2]~input {} always1~0 {} r_read_adress[0]~0 {} r_read_adress[0] {} } { 0.000ns 0.000ns 4.157ns 0.657ns 0.789ns } { 0.000ns 0.914ns 0.285ns 0.285ns 0.708ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { iclk iclk~input iclk~inputclkctrl r_read_adress[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_read_adress[0] {} } { 0.000ns 0.000ns 0.203ns 0.866ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iclk o_port_num\[1\] altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1~portb_address_reg0 11.109 ns memory " "Info: tco from clock \"iclk\" to destination pin \"o_port_num\[1\]\" through memory \"altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1~portb_address_reg0\" is 11.109 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 2.968 ns + Longest memory " "Info: + Longest clock path from clock \"iclk\" to source memory is 2.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 71 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 71; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(1.001 ns) 2.968 ns altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1~portb_address_reg0 4 MEM M9K_X27_Y10_N0 1 " "Info: 4: + IC(0.870 ns) + CELL(1.001 ns) = 2.968 ns; Loc. = M9K_X27_Y10_N0; Fanout = 1; MEM Node = 'altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { iclk~inputclkctrl altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_pkl1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/db/altsyncram_pkl1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 63.85 % ) " "Info: Total cell delay = 1.895 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.073 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { iclk iclk~input iclk~inputclkctrl altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.870ns } { 0.000ns 0.894ns 0.000ns 1.001ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.263 ns + " "Info: + Micro clock to output delay of source is 0.263 ns" {  } { { "db/altsyncram_pkl1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/db/altsyncram_pkl1.tdf" 74 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.878 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1~portb_address_reg0 1 MEM M9K_X27_Y10_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X27_Y10_N0; Fanout = 1; MEM Node = 'altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_pkl1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/db/altsyncram_pkl1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.890 ns) 2.890 ns altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1 2 MEM M9K_X27_Y10_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.890 ns) = 2.890 ns; Loc. = M9K_X27_Y10_N0; Fanout = 1; MEM Node = 'altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|ram_block1a1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "db/altsyncram_pkl1.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/db/altsyncram_pkl1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.424 ns) 4.072 ns altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|mux_klb:mux3\|result_node\[1\]~1 3 COMB LCCOMB_X28_Y12_N8 1 " "Info: 3: + IC(0.758 ns) + CELL(0.424 ns) = 4.072 ns; Loc. = LCCOMB_X28_Y12_N8; Fanout = 1; COMB Node = 'altsyncram:r_port_num_rtl_0\|altsyncram_pkl1:auto_generated\|mux_klb:mux3\|result_node\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1 altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|mux_klb:mux3|result_node[1]~1 } "NODE_NAME" } } { "db/mux_klb.tdf" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/db/mux_klb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(2.169 ns) 7.878 ns o_port_num\[1\]~output 4 COMB IOOBUF_X18_Y24_N23 1 " "Info: 4: + IC(1.637 ns) + CELL(2.169 ns) = 7.878 ns; Loc. = IOOBUF_X18_Y24_N23; Fanout = 1; COMB Node = 'o_port_num\[1\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|mux_klb:mux3|result_node[1]~1 o_port_num[1]~output } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.878 ns o_port_num\[1\] 5 PIN PIN_125 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.878 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'o_port_num\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { o_port_num[1]~output o_port_num[1] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.483 ns ( 69.60 % ) " "Info: Total cell delay = 5.483 ns ( 69.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.395 ns ( 30.40 % ) " "Info: Total interconnect delay = 2.395 ns ( 30.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1 altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|mux_klb:mux3|result_node[1]~1 o_port_num[1]~output o_port_num[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 {} altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1 {} altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|mux_klb:mux3|result_node[1]~1 {} o_port_num[1]~output {} o_port_num[1] {} } { 0.000ns 0.000ns 0.758ns 1.637ns 0.000ns } { 0.000ns 2.890ns 0.424ns 2.169ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.968 ns" { iclk iclk~input iclk~inputclkctrl altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.968 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 {} } { 0.000ns 0.000ns 0.203ns 0.870ns } { 0.000ns 0.894ns 0.000ns 1.001ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1 altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|mux_klb:mux3|result_node[1]~1 o_port_num[1]~output o_port_num[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1~portb_address_reg0 {} altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|ram_block1a1 {} altsyncram:r_port_num_rtl_0|altsyncram_pkl1:auto_generated|mux_klb:mux3|result_node[1]~1 {} o_port_num[1]~output {} o_port_num[1] {} } { 0.000ns 0.000ns 0.758ns 1.637ns 0.000ns } { 0.000ns 2.890ns 0.424ns 2.169ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r_MAC_higher\[5\] irx_d\[5\] iclk 0.227 ns register " "Info: th for register \"r_MAC_higher\[5\]\" (data pin = \"irx_d\[5\]\", clock pin = \"iclk\") is 0.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.584 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to destination register is 2.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iclk 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'iclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns iclk~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'iclk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { iclk iclk~input } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.000 ns) 1.097 ns iclk~inputclkctrl 3 COMB CLKCTRL_G4 71 " "Info: 3: + IC(0.203 ns) + CELL(0.000 ns) = 1.097 ns; Loc. = CLKCTRL_G4; Fanout = 71; COMB Node = 'iclk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.203 ns" { iclk~input iclk~inputclkctrl } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.613 ns) 2.584 ns r_MAC_higher\[5\] 4 REG FF_X26_Y12_N1 1 " "Info: 4: + IC(0.874 ns) + CELL(0.613 ns) = 2.584 ns; Loc. = FF_X26_Y12_N1; Fanout = 1; REG Node = 'r_MAC_higher\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { iclk~inputclkctrl r_MAC_higher[5] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.507 ns ( 58.32 % ) " "Info: Total cell delay = 1.507 ns ( 58.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.077 ns ( 41.68 % ) " "Info: Total interconnect delay = 1.077 ns ( 41.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { iclk iclk~input iclk~inputclkctrl r_MAC_higher[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_MAC_higher[5] {} } { 0.000ns 0.000ns 0.203ns 0.874ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.543 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns irx_d\[5\] 1 PIN PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_23; Fanout = 1; PIN Node = 'irx_d\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { irx_d[5] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns irx_d\[5\]~input 2 COMB IOIBUF_X0_Y11_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = IOIBUF_X0_Y11_N8; Fanout = 2; COMB Node = 'irx_d\[5\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { irx_d[5] irx_d[5]~input } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.155 ns) 2.439 ns r_MAC_higher\[5\]~feeder 3 COMB LCCOMB_X26_Y12_N0 1 " "Info: 3: + IC(1.390 ns) + CELL(0.155 ns) = 2.439 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'r_MAC_higher\[5\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { irx_d[5]~input r_MAC_higher[5]~feeder } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 2.543 ns r_MAC_higher\[5\] 4 REG FF_X26_Y12_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.104 ns) = 2.543 ns; Loc. = FF_X26_Y12_N1; Fanout = 1; REG Node = 'r_MAC_higher\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { r_MAC_higher[5]~feeder r_MAC_higher[5] } "NODE_NAME" } } { "MAC_memory.sv" "" { Text "C:/Users/QWr/Documents/GitHub/copy_mem_packet/MAC/quartus/MAC_memory.sv" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.153 ns ( 45.34 % ) " "Info: Total cell delay = 1.153 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.390 ns ( 54.66 % ) " "Info: Total interconnect delay = 1.390 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { irx_d[5] irx_d[5]~input r_MAC_higher[5]~feeder r_MAC_higher[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { irx_d[5] {} irx_d[5]~input {} r_MAC_higher[5]~feeder {} r_MAC_higher[5] {} } { 0.000ns 0.000ns 1.390ns 0.000ns } { 0.000ns 0.894ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { iclk iclk~input iclk~inputclkctrl r_MAC_higher[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.584 ns" { iclk {} iclk~input {} iclk~inputclkctrl {} r_MAC_higher[5] {} } { 0.000ns 0.000ns 0.203ns 0.874ns } { 0.000ns 0.894ns 0.000ns 0.613ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { irx_d[5] irx_d[5]~input r_MAC_higher[5]~feeder r_MAC_higher[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.543 ns" { irx_d[5] {} irx_d[5]~input {} r_MAC_higher[5]~feeder {} r_MAC_higher[5] {} } { 0.000ns 0.000ns 1.390ns 0.000ns } { 0.000ns 0.894ns 0.155ns 0.104ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 09:46:34 2019 " "Info: Processing ended: Fri Apr 26 09:46:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
