Classic Timing Analyzer report for Project03
Tue Mar 05 19:19:27 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Hold: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From              ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.108 ns                         ; b                 ; tmp_lower_out~3 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 8.419 ns                         ; greater_out$latch ; greater_out     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.986 ns                        ; reset             ; tmp_equal_out~3 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 168.52 MHz ( period = 5.934 ns ) ; lower_out$latch   ; tmp_lower_out~3 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; tmp_lower_out~3   ; lower_out$latch ; clk        ; clk      ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;                   ;                 ;            ;          ; 3            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 168.52 MHz ( period = 5.934 ns )               ; lower_out$latch   ; tmp_lower_out~3   ; clk        ; clk      ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; 173.43 MHz ( period = 5.766 ns )               ; equal_out$latch   ; tmp_lower_out~3   ; clk        ; clk      ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; 176.62 MHz ( period = 5.662 ns )               ; greater_out$latch ; tmp_greater_out~3 ; clk        ; clk      ; None                        ; None                      ; 0.901 ns                ;
; N/A   ; 182.28 MHz ( period = 5.486 ns )               ; equal_out$latch   ; tmp_greater_out~3 ; clk        ; clk      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; tmp_equal_out~3   ; equal_out$latch   ; clk        ; clk      ; None                        ; None                      ; 0.905 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; tmp_greater_out~3 ; greater_out$latch ; clk        ; clk      ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; tmp_lower_out~3   ; lower_out$latch   ; clk        ; clk      ; None                        ; None                      ; 0.671 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                             ;
+------------------------------------------+-------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; tmp_lower_out~3   ; lower_out$latch   ; clk        ; clk      ; None                       ; None                       ; 0.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; tmp_greater_out~3 ; greater_out$latch ; clk        ; clk      ; None                       ; None                       ; 0.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; tmp_equal_out~3   ; equal_out$latch   ; clk        ; clk      ; None                       ; None                       ; 0.905 ns                 ;
+------------------------------------------+-------------------+-------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+-------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                ; To Clock ;
+-------+--------------+------------+-------+-------------------+----------+
; N/A   ; None         ; 6.108 ns   ; b     ; tmp_lower_out~3   ; clk      ;
; N/A   ; None         ; 5.963 ns   ; b     ; tmp_greater_out~3 ; clk      ;
; N/A   ; None         ; 3.604 ns   ; reset ; tmp_equal_out~3   ; clk      ;
; N/A   ; None         ; 3.472 ns   ; a     ; tmp_lower_out~3   ; clk      ;
; N/A   ; None         ; 3.331 ns   ; a     ; tmp_greater_out~3 ; clk      ;
; N/A   ; None         ; 2.977 ns   ; reset ; tmp_greater_out~3 ; clk      ;
; N/A   ; None         ; 2.950 ns   ; reset ; tmp_lower_out~3   ; clk      ;
+-------+--------------+------------+-------+-------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To          ; From Clock ;
+-------+--------------+------------+-------------------+-------------+------------+
; N/A   ; None         ; 8.419 ns   ; greater_out$latch ; greater_out ; clk        ;
; N/A   ; None         ; 7.349 ns   ; lower_out$latch   ; lower_out   ; clk        ;
; N/A   ; None         ; 6.026 ns   ; equal_out$latch   ; equal_out   ; clk        ;
+-------+--------------+------------+-------------------+-------------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+-------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                ; To Clock ;
+---------------+-------------+-----------+-------+-------------------+----------+
; N/A           ; None        ; -1.986 ns ; reset ; tmp_equal_out~3   ; clk      ;
; N/A           ; None        ; -2.032 ns ; reset ; tmp_greater_out~3 ; clk      ;
; N/A           ; None        ; -2.134 ns ; reset ; tmp_lower_out~3   ; clk      ;
; N/A           ; None        ; -2.386 ns ; a     ; tmp_greater_out~3 ; clk      ;
; N/A           ; None        ; -2.656 ns ; a     ; tmp_lower_out~3   ; clk      ;
; N/A           ; None        ; -5.018 ns ; b     ; tmp_greater_out~3 ; clk      ;
; N/A           ; None        ; -5.292 ns ; b     ; tmp_lower_out~3   ; clk      ;
+---------------+-------------+-----------+-------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Tue Mar 05 19:19:26 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project03 -c Project03 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "greater_out$latch" is a latch
    Warning: Node "equal_out$latch" is a latch
    Warning: Node "tmp_greater_out~3" is a latch
    Warning: Node "tmp_equal_out~3" is a latch
    Warning: Node "lower_out$latch" is a latch
    Warning: Node "tmp_lower_out~3" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "clk" has Internal fmax of 168.52 MHz between source register "lower_out$latch" and destination register "tmp_lower_out~3" (period= 5.934 ns)
    Info: + Longest register to register delay is 1.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out$latch'
        Info: 2: + IC(0.263 ns) + CELL(0.245 ns) = 0.508 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 1; COMB Node = 'tmp_lower_out~2'
        Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 1.040 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'
        Info: Total cell delay = 0.520 ns ( 50.00 % )
        Info: Total interconnect delay = 0.520 ns ( 50.00 % )
    Info: - Smallest clock skew is -1.111 ns
        Info: + Shortest clock path from clock "clk" to destination register is 1.512 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'
            Info: Total cell delay = 1.149 ns ( 75.99 % )
            Info: Total interconnect delay = 0.363 ns ( 24.01 % )
        Info: - Longest clock path from clock "clk" to source register is 2.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.356 ns) + CELL(0.150 ns) = 2.623 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out$latch'
            Info: Total cell delay = 1.149 ns ( 43.80 % )
            Info: Total interconnect delay = 1.474 ns ( 56.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.816 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "tmp_lower_out~3" and destination pin or register "lower_out$latch" for clock "clk" (Hold time is 440 ps)
    Info: + Largest clock skew is 1.111 ns
        Info: + Longest clock path from clock "clk" to destination register is 2.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.356 ns) + CELL(0.150 ns) = 2.623 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out$latch'
            Info: Total cell delay = 1.149 ns ( 43.80 % )
            Info: Total interconnect delay = 1.474 ns ( 56.20 % )
        Info: - Shortest clock path from clock "clk" to source register is 1.512 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'
            Info: Total cell delay = 1.149 ns ( 75.99 % )
            Info: Total interconnect delay = 0.363 ns ( 24.01 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'
        Info: 2: + IC(0.252 ns) + CELL(0.419 ns) = 0.671 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; REG Node = 'lower_out$latch'
        Info: Total cell delay = 0.419 ns ( 62.44 % )
        Info: Total interconnect delay = 0.252 ns ( 37.56 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "tmp_lower_out~3" (data pin = "b", clock pin = "clk") is 6.108 ns
    Info: + Longest pin to register delay is 6.804 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M5; Fanout = 3; PIN Node = 'b'
        Info: 2: + IC(5.021 ns) + CELL(0.419 ns) = 6.272 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 1; COMB Node = 'tmp_lower_out~2'
        Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 6.804 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'
        Info: Total cell delay = 1.526 ns ( 22.43 % )
        Info: Total interconnect delay = 5.278 ns ( 77.57 % )
    Info: + Micro setup delay of destination is 0.816 ns
    Info: - Shortest clock path from clock "clk" to destination register is 1.512 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 1; REG Node = 'tmp_lower_out~3'
        Info: Total cell delay = 1.149 ns ( 75.99 % )
        Info: Total interconnect delay = 0.363 ns ( 24.01 % )
Info: tco from clock "clk" to destination pin "greater_out" through register "greater_out$latch" is 8.419 ns
    Info: + Longest clock path from clock "clk" to source register is 2.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.358 ns) + CELL(0.150 ns) = 2.625 ns; Loc. = LCCOMB_X1_Y18_N4; Fanout = 2; REG Node = 'greater_out$latch'
        Info: Total cell delay = 1.149 ns ( 43.77 % )
        Info: Total interconnect delay = 1.476 ns ( 56.23 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y18_N4; Fanout = 2; REG Node = 'greater_out$latch'
        Info: 2: + IC(3.026 ns) + CELL(2.768 ns) = 5.794 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'greater_out'
        Info: Total cell delay = 2.768 ns ( 47.77 % )
        Info: Total interconnect delay = 3.026 ns ( 52.23 % )
Info: th for register "tmp_equal_out~3" (data pin = "reset", clock pin = "clk") is -1.986 ns
    Info: + Longest clock path from clock "clk" to destination register is 1.512 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.363 ns) + CELL(0.150 ns) = 1.512 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 1; REG Node = 'tmp_equal_out~3'
        Info: Total cell delay = 1.149 ns ( 75.99 % )
        Info: Total interconnect delay = 0.363 ns ( 24.01 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.498 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'reset'
        Info: 2: + IC(2.244 ns) + CELL(0.275 ns) = 3.498 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 1; REG Node = 'tmp_equal_out~3'
        Info: Total cell delay = 1.254 ns ( 35.85 % )
        Info: Total interconnect delay = 2.244 ns ( 64.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Tue Mar 05 19:19:27 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


