Analysis & Synthesis Status : Successful - Tue Nov 26 10:38:01 2019
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : clock
Top-level Entity Name : simple
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 2
Total registers : 2
Total pins : 4
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
