// Seed: 1331443146
module module_0 (
    input tri id_0
    , id_7,
    input supply0 id_1,
    input tri id_2#(1),
    output tri0 id_3,
    input uwire id_4,
    input tri1 id_5
);
  wire id_8, id_9;
endmodule
macromodule module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    input wand id_9,
    output tri id_10
);
  tri0 id_12;
  module_0(
      id_8, id_4, id_8, id_5, id_6, id_12
  );
  assign id_12 = 1'b0;
  integer id_13;
  assign id_0  = 1;
  assign id_12 = (id_4);
endmodule
