{"vcs1":{"timestamp_begin":1731595756.913450819, "rt":2.34, "ut":0.69, "st":0.27}}
{"vcselab":{"timestamp_begin":1731595759.336612350, "rt":1.14, "ut":0.29, "st":0.15}}
{"link":{"timestamp_begin":1731595760.554774879, "rt":0.38, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731595756.158490157}
{"VCS_COMP_START_TIME": 1731595756.158490157}
{"VCS_COMP_END_TIME": 1731595763.372736148}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D9"}
{"vcs1": {"peak_mem": 332832}}
{"stitch_vcselab": {"peak_mem": 231544}}
