@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/home/saptarshi/Xilinx/Vivado_HLS/2015.4/lnx64/tools/gcc/bin/g++"
   Compiling apatb_zhangsueng.cpp
   Compiling (apcc) zhangsueng.c_pre.c.tb.c
@I [HLS-10] Running '/home/saptarshi/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/lnx64.o/apcc'
            for user 'root' on host 'saptarshi-ThinkPad-X240' (Linux_x86_64 version 4.8.0-58-generic) on Sun Jul 02 13:51:49 CEST 2017
            in directory '/home/saptarshi/Documents/AEP/ZhangSuen/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is /tmp/apcc_db_root/271351498996309941412
@I [APCC-1] APCC is done.
   Compiling (apcc) test_zhangsueng.c_pre.c.tb.c
@I [HLS-10] Running '/home/saptarshi/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/lnx64.o/apcc'
            for user 'root' on host 'saptarshi-ThinkPad-X240' (Linux_x86_64 version 4.8.0-58-generic) on Sun Jul 02 13:51:50 CEST 2017
            in directory '/home/saptarshi/Documents/AEP/ZhangSuen/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is /tmp/apcc_db_root/271831498996310731296
@I [APCC-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...

The value is :3
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/saptarshi/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_zhangsueng_top -prj zhangsueng.prj --lib ieee_proposed=./ieee_proposed -s zhangsueng 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/saptarshi/Documents/AEP/ZhangSuen/solution1/sim/verilog/zhangsueng.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_zhangsueng_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/saptarshi/Documents/AEP/ZhangSuen/solution1/sim/verilog/zhangsueng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zhangsueng
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.zhangsueng
Compiling module xil_defaultlib.apatb_zhangsueng_top
Built simulation snapshot zhangsueng

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/saptarshi/Documents/AEP/ZhangSuen/solution1/sim/verilog/xsim.dir/zhangsueng/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  2 13:51:52 2017...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/zhangsueng/xsim_script.tcl
# xsim {zhangsueng} -maxdeltaid 10000 -autoloadwcfg -tclbatch {zhangsueng.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source zhangsueng.tcl
## run all
$finish called at time : 185 ns : File "/home/saptarshi/Documents/AEP/ZhangSuen/solution1/sim/verilog/zhangsueng.autotb.v" Line 339
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul  2 13:51:54 2017...

The value is :3
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
