# Compile of pulse_gen.v was successful.
# Compile of pulse_gen_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of pulse_gen_tb.v was successful.
vsim -gui work.pulse_gen_tb
# vsim -gui work.pulse_gen_tb 
# Start time: 15:21:17 on Oct 21,2020
# Loading work.pulse_gen_tb
# Loading work.pulse_gen
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 16, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /pulse_gen_tb/dut File: C:/James/verilog_source/pulse_gen_tb.v Line: 27
# ** Warning: (vsim-3722) C:/James/verilog_source/pulse_gen_tb.v(27): [TFMPC] - Missing connection for port 'busy'.
# Compile of pulse_gen_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pulse_gen_tb
add wave -position insertpoint  \
sim:/pulse_gen_tb/dut/clk \
sim:/pulse_gen_tb/dut/rst \
sim:/pulse_gen_tb/dut/instr_fifo_empty \
sim:/pulse_gen_tb/dut/instr_fifo_data \
sim:/pulse_gen_tb/dut/instr_fifo_read \
sim:/pulse_gen_tb/dut/pulse_fifo_empty \
sim:/pulse_gen_tb/dut/pulse_fifo_data \
sim:/pulse_gen_tb/dut/pulse_fifo_read \
sim:/pulse_gen_tb/dut/m_axis_tdata \
sim:/pulse_gen_tb/dut/m_axis_tvalid \
sim:/pulse_gen_tb/dut/m_axis_tready \
sim:/pulse_gen_tb/dut/m0_axis_tdata \
sim:/pulse_gen_tb/dut/m0_axis_tvalid \
sim:/pulse_gen_tb/dut/m0_axis_tready \
sim:/pulse_gen_tb/dut/state_out \
sim:/pulse_gen_tb/dut/busy
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tianlab01  Hostname: PME10D0025  ProcessID: 11172
#           Attempting to use alternate WLF file "./wlftvarhfe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvarhfe
run -all
# Compile of pulse_gen_tb.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pulse_gen_tb
run -all
