Classic Timing Analyzer report for DigitalWatch
Tue Mar 24 16:09:15 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'sw1'
  7. Clock Setup: 'sw0'
  8. Clock Setup: 'sw2'
  9. Clock Hold: 'sw0'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                              ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 8.104 ns                                       ; SegmentDisplay:inst3|seg_hour0[1] ; seg_hour0[1]                     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 40.24 MHz ( period = 24.848 ns )               ; TimerLogic:inst2|mmsec[4]         ; SegmentDisplay:inst3|seg_sec1[0] ; clk        ; clk      ; 0            ;
; Clock Setup: 'sw0'           ; N/A                                      ; None          ; 232.56 MHz ( period = 4.300 ns )               ; DigitalClock:inst1|min[2]         ; DigitalClock:inst1|min[2]        ; sw0        ; sw0      ; 0            ;
; Clock Setup: 'sw2'           ; N/A                                      ; None          ; 242.90 MHz ( period = 4.117 ns )               ; DigitalClock:inst1|min[2]         ; DigitalClock:inst1|min[2]        ; sw2        ; sw2      ; 0            ;
; Clock Setup: 'sw1'           ; N/A                                      ; None          ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0]     ; MasterSelect:inst|set_time[2]    ; sw1        ; sw1      ; 0            ;
; Clock Hold: 'sw0'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; MasterSelect:inst|mode[1]         ; DigitalClock:inst1|min[1]        ; sw0        ; sw0      ; 34           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                   ;                                  ;            ;          ; 34           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+----------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw0             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; sw2             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                       ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.24 MHz ( period = 24.848 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 20.251 ns               ;
; N/A                                     ; 40.38 MHz ( period = 24.762 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 20.164 ns               ;
; N/A                                     ; 40.81 MHz ( period = 24.506 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 19.908 ns               ;
; N/A                                     ; 40.81 MHz ( period = 24.505 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 19.907 ns               ;
; N/A                                     ; 40.96 MHz ( period = 24.414 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 19.816 ns               ;
; N/A                                     ; 41.02 MHz ( period = 24.377 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 19.779 ns               ;
; N/A                                     ; 41.24 MHz ( period = 24.246 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 19.648 ns               ;
; N/A                                     ; 42.62 MHz ( period = 23.464 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 18.867 ns               ;
; N/A                                     ; 42.65 MHz ( period = 23.445 ns )                    ; DigitalClock:inst1|min[3]  ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 18.140 ns               ;
; N/A                                     ; 42.78 MHz ( period = 23.378 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 18.780 ns               ;
; N/A                                     ; 42.89 MHz ( period = 23.316 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 18.719 ns               ;
; N/A                                     ; 42.94 MHz ( period = 23.291 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 17.941 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.278 ns )                    ; DigitalClock:inst1|min[3]  ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 17.973 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.275 ns )                    ; DigitalClock:inst1|min[3]  ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 17.970 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.247 ns )                    ; DigitalClock:inst1|min[3]  ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 17.942 ns               ;
; N/A                                     ; 43.05 MHz ( period = 23.230 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 18.632 ns               ;
; N/A                                     ; 43.11 MHz ( period = 23.194 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 18.597 ns               ;
; N/A                                     ; 43.20 MHz ( period = 23.148 ns )                    ; TimerLogic:inst2|min[3]    ; SegmentDisplay:inst3|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 18.601 ns               ;
; N/A                                     ; 43.21 MHz ( period = 23.145 ns )                    ; TimerLogic:inst2|min[3]    ; SegmentDisplay:inst3|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 18.598 ns               ;
; N/A                                     ; 43.24 MHz ( period = 23.125 ns )                    ; DigitalClock:inst1|min[3]  ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 17.820 ns               ;
; N/A                                     ; 43.25 MHz ( period = 23.122 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 18.524 ns               ;
; N/A                                     ; 43.25 MHz ( period = 23.121 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 18.523 ns               ;
; N/A                                     ; 43.26 MHz ( period = 23.116 ns )                    ; TimerLogic:inst2|min[3]    ; SegmentDisplay:inst3|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 18.569 ns               ;
; N/A                                     ; 43.28 MHz ( period = 23.108 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 18.510 ns               ;
; N/A                                     ; 43.33 MHz ( period = 23.080 ns )                    ; TimerLogic:inst2|min[3]    ; SegmentDisplay:inst3|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 18.533 ns               ;
; N/A                                     ; 43.33 MHz ( period = 23.077 ns )                    ; DigitalClock:inst1|min[3]  ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 17.772 ns               ;
; N/A                                     ; 43.42 MHz ( period = 23.030 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 18.432 ns               ;
; N/A                                     ; 43.49 MHz ( period = 22.993 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 18.395 ns               ;
; N/A                                     ; 43.53 MHz ( period = 22.974 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 18.376 ns               ;
; N/A                                     ; 43.53 MHz ( period = 22.973 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 18.375 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.911 ns )                    ; TimerLogic:inst2|min[3]    ; SegmentDisplay:inst3|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 18.364 ns               ;
; N/A                                     ; 43.65 MHz ( period = 22.908 ns )                    ; TimerLogic:inst2|min[3]    ; SegmentDisplay:inst3|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 18.361 ns               ;
; N/A                                     ; 43.70 MHz ( period = 22.882 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 18.284 ns               ;
; N/A                                     ; 43.74 MHz ( period = 22.862 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 18.264 ns               ;
; N/A                                     ; 43.74 MHz ( period = 22.861 ns )                    ; TimerLogic:inst2|min[3]    ; SegmentDisplay:inst3|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 18.314 ns               ;
; N/A                                     ; 43.76 MHz ( period = 22.852 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 18.254 ns               ;
; N/A                                     ; 43.76 MHz ( period = 22.851 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 18.253 ns               ;
; N/A                                     ; 43.77 MHz ( period = 22.845 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 18.247 ns               ;
; N/A                                     ; 43.80 MHz ( period = 22.832 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 17.483 ns               ;
; N/A                                     ; 43.82 MHz ( period = 22.823 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 18.227 ns               ;
; N/A                                     ; 43.94 MHz ( period = 22.760 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 18.162 ns               ;
; N/A                                     ; 43.96 MHz ( period = 22.746 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 17.396 ns               ;
; N/A                                     ; 44.01 MHz ( period = 22.723 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 18.125 ns               ;
; N/A                                     ; 44.03 MHz ( period = 22.714 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 18.116 ns               ;
; N/A                                     ; 44.14 MHz ( period = 22.656 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 18.060 ns               ;
; N/A                                     ; 44.14 MHz ( period = 22.653 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 18.057 ns               ;
; N/A                                     ; 44.20 MHz ( period = 22.625 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 18.029 ns               ;
; N/A                                     ; 44.26 MHz ( period = 22.592 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 17.994 ns               ;
; N/A                                     ; 44.37 MHz ( period = 22.538 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 17.233 ns               ;
; N/A                                     ; 44.44 MHz ( period = 22.503 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 17.907 ns               ;
; N/A                                     ; 44.46 MHz ( period = 22.490 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 17.140 ns               ;
; N/A                                     ; 44.47 MHz ( period = 22.489 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 17.139 ns               ;
; N/A                                     ; 44.49 MHz ( period = 22.479 ns )                    ; DigitalClock:inst1|min[3]  ; SegmentDisplay:inst3|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 17.174 ns               ;
; N/A                                     ; 44.53 MHz ( period = 22.455 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 17.859 ns               ;
; N/A                                     ; 44.65 MHz ( period = 22.398 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 17.048 ns               ;
; N/A                                     ; 44.72 MHz ( period = 22.361 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 17.011 ns               ;
; N/A                                     ; 44.98 MHz ( period = 22.230 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.880 ns               ;
; N/A                                     ; 45.00 MHz ( period = 22.222 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 17.624 ns               ;
; N/A                                     ; 45.51 MHz ( period = 21.975 ns )                    ; DigitalClock:inst1|min[4]  ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.670 ns               ;
; N/A                                     ; 45.51 MHz ( period = 21.974 ns )                    ; DigitalClock:inst1|min[2]  ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.669 ns               ;
; N/A                                     ; 45.51 MHz ( period = 21.971 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 16.666 ns               ;
; N/A                                     ; 45.55 MHz ( period = 21.952 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 16.602 ns               ;
; N/A                                     ; 45.56 MHz ( period = 21.948 ns )                    ; TimerLogic:inst2|min[5]    ; SegmentDisplay:inst3|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 17.401 ns               ;
; N/A                                     ; 45.57 MHz ( period = 21.945 ns )                    ; TimerLogic:inst2|min[5]    ; SegmentDisplay:inst3|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 17.398 ns               ;
; N/A                                     ; 45.60 MHz ( period = 21.932 ns )                    ; DigitalClock:inst1|min[5]  ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.627 ns               ;
; N/A                                     ; 45.63 MHz ( period = 21.916 ns )                    ; TimerLogic:inst2|min[5]    ; SegmentDisplay:inst3|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 17.369 ns               ;
; N/A                                     ; 45.69 MHz ( period = 21.888 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 16.538 ns               ;
; N/A                                     ; 45.70 MHz ( period = 21.880 ns )                    ; TimerLogic:inst2|min[5]    ; SegmentDisplay:inst3|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 17.333 ns               ;
; N/A                                     ; 45.75 MHz ( period = 21.857 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 17.261 ns               ;
; N/A                                     ; 45.84 MHz ( period = 21.813 ns )                    ; TimerLogic:inst2|min[4]    ; SegmentDisplay:inst3|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 17.266 ns               ;
; N/A                                     ; 45.85 MHz ( period = 21.810 ns )                    ; TimerLogic:inst2|min[4]    ; SegmentDisplay:inst3|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 17.263 ns               ;
; N/A                                     ; 45.85 MHz ( period = 21.808 ns )                    ; DigitalClock:inst1|min[4]  ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.503 ns               ;
; N/A                                     ; 45.86 MHz ( period = 21.807 ns )                    ; DigitalClock:inst1|min[2]  ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.502 ns               ;
; N/A                                     ; 45.86 MHz ( period = 21.805 ns )                    ; DigitalClock:inst1|min[4]  ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.500 ns               ;
; N/A                                     ; 45.86 MHz ( period = 21.804 ns )                    ; DigitalClock:inst1|min[2]  ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.499 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.781 ns )                    ; TimerLogic:inst2|min[4]    ; SegmentDisplay:inst3|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 17.234 ns               ;
; N/A                                     ; 45.92 MHz ( period = 21.777 ns )                    ; DigitalClock:inst1|min[4]  ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.472 ns               ;
; N/A                                     ; 45.92 MHz ( period = 21.776 ns )                    ; DigitalClock:inst1|min[2]  ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.471 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.765 ns )                    ; DigitalClock:inst1|min[5]  ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.460 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.762 ns )                    ; DigitalClock:inst1|min[5]  ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.457 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.745 ns )                    ; TimerLogic:inst2|min[4]    ; SegmentDisplay:inst3|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 17.198 ns               ;
; N/A                                     ; 46.00 MHz ( period = 21.738 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 16.388 ns               ;
; N/A                                     ; 46.01 MHz ( period = 21.734 ns )                    ; DigitalClock:inst1|min[5]  ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.429 ns               ;
; N/A                                     ; 46.03 MHz ( period = 21.723 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 16.418 ns               ;
; N/A                                     ; 46.04 MHz ( period = 21.719 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 16.414 ns               ;
; N/A                                     ; 46.05 MHz ( period = 21.715 ns )                    ; DigitalClock:inst1|sec[3]  ; SegmentDisplay:inst3|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 16.410 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.711 ns )                    ; TimerLogic:inst2|min[5]    ; SegmentDisplay:inst3|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 17.164 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.708 ns )                    ; TimerLogic:inst2|min[5]    ; SegmentDisplay:inst3|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 17.161 ns               ;
; N/A                                     ; 46.17 MHz ( period = 21.661 ns )                    ; TimerLogic:inst2|min[5]    ; SegmentDisplay:inst3|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 17.114 ns               ;
; N/A                                     ; 46.18 MHz ( period = 21.655 ns )                    ; DigitalClock:inst1|min[4]  ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.350 ns               ;
; N/A                                     ; 46.18 MHz ( period = 21.654 ns )                    ; DigitalClock:inst1|min[2]  ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.349 ns               ;
; N/A                                     ; 46.27 MHz ( period = 21.612 ns )                    ; DigitalClock:inst1|min[5]  ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.307 ns               ;
; N/A                                     ; 46.28 MHz ( period = 21.607 ns )                    ; DigitalClock:inst1|min[4]  ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.302 ns               ;
; N/A                                     ; 46.28 MHz ( period = 21.606 ns )                    ; DigitalClock:inst1|min[2]  ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.301 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.576 ns )                    ; TimerLogic:inst2|min[4]    ; SegmentDisplay:inst3|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 17.029 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.573 ns )                    ; TimerLogic:inst2|min[4]    ; SegmentDisplay:inst3|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 17.026 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.564 ns )                    ; DigitalClock:inst1|min[5]  ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.259 ns               ;
; N/A                                     ; 46.44 MHz ( period = 21.535 ns )                    ; TimerLogic:inst2|sec[5]    ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.939 ns               ;
; N/A                                     ; 46.46 MHz ( period = 21.526 ns )                    ; TimerLogic:inst2|min[4]    ; SegmentDisplay:inst3|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 16.979 ns               ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.163 ns               ;
; N/A                                     ; 46.58 MHz ( period = 21.469 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 16.916 ns               ;
; N/A                                     ; 46.59 MHz ( period = 21.463 ns )                    ; TimerLogic:inst2|sec[4]    ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.867 ns               ;
; N/A                                     ; 46.67 MHz ( period = 21.426 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 16.076 ns               ;
; N/A                                     ; 46.68 MHz ( period = 21.424 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.075 ns               ;
; N/A                                     ; 46.80 MHz ( period = 21.368 ns )                    ; TimerLogic:inst2|sec[5]    ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.772 ns               ;
; N/A                                     ; 46.81 MHz ( period = 21.365 ns )                    ; TimerLogic:inst2|sec[5]    ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.769 ns               ;
; N/A                                     ; 46.86 MHz ( period = 21.338 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.988 ns               ;
; N/A                                     ; 46.87 MHz ( period = 21.337 ns )                    ; TimerLogic:inst2|sec[5]    ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.741 ns               ;
; N/A                                     ; 46.96 MHz ( period = 21.296 ns )                    ; TimerLogic:inst2|sec[4]    ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 16.700 ns               ;
; N/A                                     ; 46.96 MHz ( period = 21.293 ns )                    ; TimerLogic:inst2|sec[4]    ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 16.697 ns               ;
; N/A                                     ; 47.03 MHz ( period = 21.265 ns )                    ; TimerLogic:inst2|sec[4]    ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 16.669 ns               ;
; N/A                                     ; 47.14 MHz ( period = 21.215 ns )                    ; TimerLogic:inst2|sec[5]    ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.619 ns               ;
; N/A                                     ; 47.17 MHz ( period = 21.199 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 47.24 MHz ( period = 21.170 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.820 ns               ;
; N/A                                     ; 47.24 MHz ( period = 21.169 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 47.24 MHz ( period = 21.167 ns )                    ; TimerLogic:inst2|sec[5]    ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.571 ns               ;
; N/A                                     ; 47.30 MHz ( period = 21.143 ns )                    ; TimerLogic:inst2|sec[4]    ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 16.547 ns               ;
; N/A                                     ; 47.35 MHz ( period = 21.118 ns )                    ; DigitalClock:inst1|sec[2]  ; SegmentDisplay:inst3|seg_sec1[0]  ; clk        ; clk      ; None                        ; None                      ; 15.769 ns               ;
; N/A                                     ; 47.40 MHz ( period = 21.095 ns )                    ; TimerLogic:inst2|sec[4]    ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 16.499 ns               ;
; N/A                                     ; 47.43 MHz ( period = 21.082 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.732 ns               ;
; N/A                                     ; 47.44 MHz ( period = 21.081 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.731 ns               ;
; N/A                                     ; 47.44 MHz ( period = 21.078 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.728 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.041 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.691 ns               ;
; N/A                                     ; 47.55 MHz ( period = 21.032 ns )                    ; DigitalClock:inst1|sec[2]  ; SegmentDisplay:inst3|seg_sec1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.682 ns               ;
; N/A                                     ; 47.60 MHz ( period = 21.009 ns )                    ; DigitalClock:inst1|min[4]  ; SegmentDisplay:inst3|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.704 ns               ;
; N/A                                     ; 47.60 MHz ( period = 21.008 ns )                    ; DigitalClock:inst1|min[2]  ; SegmentDisplay:inst3|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.703 ns               ;
; N/A                                     ; 47.64 MHz ( period = 20.990 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.640 ns               ;
; N/A                                     ; 47.65 MHz ( period = 20.985 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 15.680 ns               ;
; N/A                                     ; 47.70 MHz ( period = 20.966 ns )                    ; DigitalClock:inst1|min[5]  ; SegmentDisplay:inst3|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.661 ns               ;
; N/A                                     ; 47.73 MHz ( period = 20.953 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.603 ns               ;
; N/A                                     ; 47.75 MHz ( period = 20.942 ns )                    ; DigitalClock:inst1|hour[2] ; SegmentDisplay:inst3|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 15.637 ns               ;
; N/A                                     ; 47.76 MHz ( period = 20.938 ns )                    ; DigitalClock:inst1|hour[2] ; SegmentDisplay:inst3|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 15.633 ns               ;
; N/A                                     ; 47.82 MHz ( period = 20.910 ns )                    ; DigitalClock:inst1|hour[2] ; SegmentDisplay:inst3|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 15.605 ns               ;
; N/A                                     ; 47.82 MHz ( period = 20.910 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.560 ns               ;
; N/A                                     ; 47.83 MHz ( period = 20.907 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 16.309 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.902 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 16.349 ns               ;
; N/A                                     ; 47.91 MHz ( period = 20.873 ns )                    ; DigitalClock:inst1|hour[2] ; SegmentDisplay:inst3|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 15.568 ns               ;
; N/A                                     ; 47.95 MHz ( period = 20.857 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 16.259 ns               ;
; N/A                                     ; 48.03 MHz ( period = 20.822 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.472 ns               ;
; N/A                                     ; 48.03 MHz ( period = 20.819 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 16.221 ns               ;
; N/A                                     ; 48.13 MHz ( period = 20.776 ns )                    ; DigitalClock:inst1|sec[2]  ; SegmentDisplay:inst3|seg_sec1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.426 ns               ;
; N/A                                     ; 48.13 MHz ( period = 20.775 ns )                    ; DigitalClock:inst1|sec[2]  ; SegmentDisplay:inst3|seg_sec1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.425 ns               ;
; N/A                                     ; 48.30 MHz ( period = 20.705 ns )                    ; DigitalClock:inst1|hour[2] ; SegmentDisplay:inst3|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 15.400 ns               ;
; N/A                                     ; 48.30 MHz ( period = 20.702 ns )                    ; DigitalClock:inst1|hour[2] ; SegmentDisplay:inst3|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 15.397 ns               ;
; N/A                                     ; 48.35 MHz ( period = 20.684 ns )                    ; DigitalClock:inst1|sec[2]  ; SegmentDisplay:inst3|seg_sec1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.334 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; DigitalClock:inst1|hour[2] ; SegmentDisplay:inst3|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 15.349 ns               ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 16.101 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.650 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 16.097 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.647 ns )                    ; DigitalClock:inst1|sec[2]  ; SegmentDisplay:inst3|seg_sec1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.297 ns               ;
; N/A                                     ; 48.44 MHz ( period = 20.646 ns )                    ; TimerLogic:inst2|mmsec[4]  ; SegmentDisplay:inst3|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 16.093 ns               ;
; N/A                                     ; 48.47 MHz ( period = 20.632 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 15.327 ns               ;
; N/A                                     ; 48.62 MHz ( period = 20.569 ns )                    ; TimerLogic:inst2|sec[5]    ; SegmentDisplay:inst3|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.973 ns               ;
; N/A                                     ; 48.66 MHz ( period = 20.549 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 15.199 ns               ;
; N/A                                     ; 48.74 MHz ( period = 20.516 ns )                    ; DigitalClock:inst1|sec[2]  ; SegmentDisplay:inst3|seg_sec1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.166 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.497 ns )                    ; TimerLogic:inst2|sec[4]    ; SegmentDisplay:inst3|seg_min1[2]  ; clk        ; clk      ; None                        ; None                      ; 15.901 ns               ;
; N/A                                     ; 48.98 MHz ( period = 20.418 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 15.113 ns               ;
; N/A                                     ; 49.06 MHz ( period = 20.384 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 15.079 ns               ;
; N/A                                     ; 49.07 MHz ( period = 20.380 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 15.075 ns               ;
; N/A                                     ; 49.08 MHz ( period = 20.376 ns )                    ; DigitalClock:inst1|sec[4]  ; SegmentDisplay:inst3|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 15.071 ns               ;
; N/A                                     ; 49.18 MHz ( period = 20.335 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 14.985 ns               ;
; N/A                                     ; 49.58 MHz ( period = 20.170 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec0[3]  ; clk        ; clk      ; None                        ; None                      ; 14.865 ns               ;
; N/A                                     ; 49.59 MHz ( period = 20.166 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec0[4]  ; clk        ; clk      ; None                        ; None                      ; 14.861 ns               ;
; N/A                                     ; 49.60 MHz ( period = 20.162 ns )                    ; DigitalClock:inst1|sec[5]  ; SegmentDisplay:inst3|seg_sec0[6]  ; clk        ; clk      ; None                        ; None                      ; 14.857 ns               ;
; N/A                                     ; 49.62 MHz ( period = 20.154 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 15.601 ns               ;
; N/A                                     ; 49.74 MHz ( period = 20.104 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec0[2]  ; clk        ; clk      ; None                        ; None                      ; 15.551 ns               ;
; N/A                                     ; 49.86 MHz ( period = 20.055 ns )                    ; TimerLogic:inst2|mmsec[3]  ; SegmentDisplay:inst3|seg_sec0[1]  ; clk        ; clk      ; None                        ; None                      ; 15.457 ns               ;
; N/A                                     ; 50.10 MHz ( period = 19.962 ns )                    ; TimerLogic:inst2|sec[2]    ; SegmentDisplay:inst3|seg_min1[3]  ; clk        ; clk      ; None                        ; None                      ; 15.366 ns               ;
; N/A                                     ; 50.52 MHz ( period = 19.795 ns )                    ; TimerLogic:inst2|sec[2]    ; SegmentDisplay:inst3|seg_min1[6]  ; clk        ; clk      ; None                        ; None                      ; 15.199 ns               ;
; N/A                                     ; 50.52 MHz ( period = 19.794 ns )                    ; DigitalClock:inst1|hour[4] ; SegmentDisplay:inst3|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 14.489 ns               ;
; N/A                                     ; 50.53 MHz ( period = 19.792 ns )                    ; TimerLogic:inst2|sec[2]    ; SegmentDisplay:inst3|seg_min1[4]  ; clk        ; clk      ; None                        ; None                      ; 15.196 ns               ;
; N/A                                     ; 50.53 MHz ( period = 19.790 ns )                    ; DigitalClock:inst1|hour[4] ; SegmentDisplay:inst3|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 14.485 ns               ;
; N/A                                     ; 50.60 MHz ( period = 19.764 ns )                    ; TimerLogic:inst2|sec[2]    ; SegmentDisplay:inst3|seg_min1[1]  ; clk        ; clk      ; None                        ; None                      ; 15.168 ns               ;
; N/A                                     ; 50.60 MHz ( period = 19.762 ns )                    ; DigitalClock:inst1|hour[4] ; SegmentDisplay:inst3|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 14.457 ns               ;
; N/A                                     ; 50.70 MHz ( period = 19.725 ns )                    ; DigitalClock:inst1|hour[4] ; SegmentDisplay:inst3|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 14.420 ns               ;
; N/A                                     ; 50.71 MHz ( period = 19.720 ns )                    ; TimerLogic:inst2|min[2]    ; SegmentDisplay:inst3|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 15.173 ns               ;
; N/A                                     ; 50.72 MHz ( period = 19.717 ns )                    ; TimerLogic:inst2|min[2]    ; SegmentDisplay:inst3|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 15.170 ns               ;
; N/A                                     ; 50.79 MHz ( period = 19.688 ns )                    ; TimerLogic:inst2|min[2]    ; SegmentDisplay:inst3|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 15.141 ns               ;
; N/A                                     ; 50.89 MHz ( period = 19.652 ns )                    ; TimerLogic:inst2|min[2]    ; SegmentDisplay:inst3|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 15.105 ns               ;
; N/A                                     ; 50.91 MHz ( period = 19.642 ns )                    ; TimerLogic:inst2|sec[2]    ; SegmentDisplay:inst3|seg_min1[5]  ; clk        ; clk      ; None                        ; None                      ; 15.046 ns               ;
; N/A                                     ; 50.94 MHz ( period = 19.632 ns )                    ; DigitalClock:inst1|hour[3] ; SegmentDisplay:inst3|seg_hour1[3] ; clk        ; clk      ; None                        ; None                      ; 14.327 ns               ;
; N/A                                     ; 50.94 MHz ( period = 19.632 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min0[2]  ; clk        ; clk      ; None                        ; None                      ; 15.032 ns               ;
; N/A                                     ; 50.94 MHz ( period = 19.631 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min0[1]  ; clk        ; clk      ; None                        ; None                      ; 15.031 ns               ;
; N/A                                     ; 50.94 MHz ( period = 19.630 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min0[5]  ; clk        ; clk      ; None                        ; None                      ; 15.030 ns               ;
; N/A                                     ; 50.95 MHz ( period = 19.628 ns )                    ; DigitalClock:inst1|hour[3] ; SegmentDisplay:inst3|seg_hour1[5] ; clk        ; clk      ; None                        ; None                      ; 14.323 ns               ;
; N/A                                     ; 50.95 MHz ( period = 19.628 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min0[3]  ; clk        ; clk      ; None                        ; None                      ; 15.028 ns               ;
; N/A                                     ; 50.96 MHz ( period = 19.624 ns )                    ; TimerLogic:inst2|sec[3]    ; SegmentDisplay:inst3|seg_min0[6]  ; clk        ; clk      ; None                        ; None                      ; 15.024 ns               ;
; N/A                                     ; 51.02 MHz ( period = 19.600 ns )                    ; DigitalClock:inst1|hour[3] ; SegmentDisplay:inst3|seg_hour1[1] ; clk        ; clk      ; None                        ; None                      ; 14.295 ns               ;
; N/A                                     ; 51.04 MHz ( period = 19.594 ns )                    ; TimerLogic:inst2|sec[2]    ; SegmentDisplay:inst3|seg_min1[0]  ; clk        ; clk      ; None                        ; None                      ; 14.998 ns               ;
; N/A                                     ; 51.05 MHz ( period = 19.587 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 15.034 ns               ;
; N/A                                     ; 51.12 MHz ( period = 19.563 ns )                    ; DigitalClock:inst1|hour[3] ; SegmentDisplay:inst3|seg_hour1[6] ; clk        ; clk      ; None                        ; None                      ; 14.258 ns               ;
; N/A                                     ; 51.13 MHz ( period = 19.557 ns )                    ; DigitalClock:inst1|hour[4] ; SegmentDisplay:inst3|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 14.252 ns               ;
; N/A                                     ; 51.14 MHz ( period = 19.554 ns )                    ; DigitalClock:inst1|hour[4] ; SegmentDisplay:inst3|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 14.249 ns               ;
; N/A                                     ; 51.18 MHz ( period = 19.537 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec0[5]  ; clk        ; clk      ; None                        ; None                      ; 14.984 ns               ;
; N/A                                     ; 51.27 MHz ( period = 19.506 ns )                    ; DigitalClock:inst1|hour[4] ; SegmentDisplay:inst3|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 14.201 ns               ;
; N/A                                     ; 51.27 MHz ( period = 19.504 ns )                    ; TimerLogic:inst2|mmsec[6]  ; SegmentDisplay:inst3|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 14.906 ns               ;
; N/A                                     ; 51.33 MHz ( period = 19.483 ns )                    ; TimerLogic:inst2|min[2]    ; SegmentDisplay:inst3|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 14.936 ns               ;
; N/A                                     ; 51.33 MHz ( period = 19.480 ns )                    ; TimerLogic:inst2|min[2]    ; SegmentDisplay:inst3|seg_hour1[4] ; clk        ; clk      ; None                        ; None                      ; 14.933 ns               ;
; N/A                                     ; 51.40 MHz ( period = 19.454 ns )                    ; TimerLogic:inst2|mmsec[5]  ; SegmentDisplay:inst3|seg_sec0[0]  ; clk        ; clk      ; None                        ; None                      ; 14.856 ns               ;
; N/A                                     ; 51.46 MHz ( period = 19.433 ns )                    ; TimerLogic:inst2|min[2]    ; SegmentDisplay:inst3|seg_hour1[0] ; clk        ; clk      ; None                        ; None                      ; 14.886 ns               ;
; N/A                                     ; 51.56 MHz ( period = 19.395 ns )                    ; DigitalClock:inst1|hour[3] ; SegmentDisplay:inst3|seg_hour1[2] ; clk        ; clk      ; None                        ; None                      ; 14.090 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                            ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw1'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0] ; MasterSelect:inst|set_time[2] ; sw1        ; sw1      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[1] ; MasterSelect:inst|set_time[0] ; sw1        ; sw1      ; None                        ; None                      ; 1.160 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[1] ; MasterSelect:inst|set_time[1] ; sw1        ; sw1      ; None                        ; None                      ; 1.155 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0] ; MasterSelect:inst|set_time[1] ; sw1        ; sw1      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[0] ; MasterSelect:inst|set_time[0] ; sw1        ; sw1      ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[1] ; MasterSelect:inst|set_time[2] ; sw1        ; sw1      ; None                        ; None                      ; 0.942 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[2] ; MasterSelect:inst|set_time[1] ; sw1        ; sw1      ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[2] ; MasterSelect:inst|set_time[0] ; sw1        ; sw1      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|set_time[2] ; MasterSelect:inst|set_time[2] ; sw1        ; sw1      ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; TimerLogic:inst2|state        ; TimerLogic:inst2|state        ; sw1        ; sw1      ; None                        ; None                      ; 0.757 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw0'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 232.56 MHz ( period = 4.300 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 237.08 MHz ( period = 4.218 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 240.79 MHz ( period = 4.153 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 250.94 MHz ( period = 3.985 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 250.94 MHz ( period = 3.985 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 250.94 MHz ( period = 3.985 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 250.94 MHz ( period = 3.985 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 250.94 MHz ( period = 3.985 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 250.94 MHz ( period = 3.985 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 252.65 MHz ( period = 3.958 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 257.53 MHz ( period = 3.883 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 257.53 MHz ( period = 3.883 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 257.53 MHz ( period = 3.883 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 257.53 MHz ( period = 3.883 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 257.53 MHz ( period = 3.883 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 257.53 MHz ( period = 3.883 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 258.00 MHz ( period = 3.876 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 258.00 MHz ( period = 3.876 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 258.00 MHz ( period = 3.876 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 258.00 MHz ( period = 3.876 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 258.00 MHz ( period = 3.876 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 261.92 MHz ( period = 3.818 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 267.02 MHz ( period = 3.745 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 268.53 MHz ( period = 3.724 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 268.60 MHz ( period = 3.723 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 271.22 MHz ( period = 3.687 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 271.22 MHz ( period = 3.687 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 271.22 MHz ( period = 3.687 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 271.22 MHz ( period = 3.687 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 271.22 MHz ( period = 3.687 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 273.97 MHz ( period = 3.650 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 274.50 MHz ( period = 3.643 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 274.50 MHz ( period = 3.643 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 274.50 MHz ( period = 3.643 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 274.50 MHz ( period = 3.643 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 274.50 MHz ( period = 3.643 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 287.69 MHz ( period = 3.476 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 287.69 MHz ( period = 3.476 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 287.69 MHz ( period = 3.476 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 287.69 MHz ( period = 3.476 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 287.69 MHz ( period = 3.476 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 288.85 MHz ( period = 3.462 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 288.85 MHz ( period = 3.462 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 288.85 MHz ( period = 3.462 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 288.85 MHz ( period = 3.462 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 288.85 MHz ( period = 3.462 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 289.52 MHz ( period = 3.454 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 303.58 MHz ( period = 3.294 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 303.58 MHz ( period = 3.294 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 303.58 MHz ( period = 3.294 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 303.58 MHz ( period = 3.294 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 303.58 MHz ( period = 3.294 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 304.32 MHz ( period = 3.286 ns )               ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 304.32 MHz ( period = 3.286 ns )               ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 304.32 MHz ( period = 3.286 ns )               ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 304.32 MHz ( period = 3.286 ns )               ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 304.32 MHz ( period = 3.286 ns )               ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 305.25 MHz ( period = 3.276 ns )               ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; 305.25 MHz ( period = 3.276 ns )               ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; 305.25 MHz ( period = 3.276 ns )               ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; 305.25 MHz ( period = 3.276 ns )               ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; 305.25 MHz ( period = 3.276 ns )               ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 306.47 MHz ( period = 3.263 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; 310.46 MHz ( period = 3.221 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 310.46 MHz ( period = 3.221 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 310.46 MHz ( period = 3.221 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 310.46 MHz ( period = 3.221 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 310.46 MHz ( period = 3.221 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; 317.36 MHz ( period = 3.151 ns )               ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|mode[0]  ; MasterSelect:inst|mode[0]  ; sw0        ; sw0      ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|mode[0]  ; MasterSelect:inst|mode[1]  ; sw0        ; sw0      ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; MasterSelect:inst|mode[1]  ; MasterSelect:inst|mode[1]  ; sw0        ; sw0      ; None                        ; None                      ; 0.748 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sw2'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 242.90 MHz ( period = 4.117 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.886 ns                ;
; N/A   ; 247.83 MHz ( period = 4.035 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 247.83 MHz ( period = 4.035 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 247.83 MHz ( period = 4.035 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 247.83 MHz ( period = 4.035 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 247.83 MHz ( period = 4.035 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 247.83 MHz ( period = 4.035 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 260.01 MHz ( period = 3.846 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.615 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.571 ns                ;
; N/A   ; 264.90 MHz ( period = 3.775 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 264.90 MHz ( period = 3.775 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 264.90 MHz ( period = 3.775 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 264.90 MHz ( period = 3.775 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 264.90 MHz ( period = 3.775 ns )               ; DigitalClock:inst1|min[2]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.544 ns                ;
; N/A   ; 269.69 MHz ( period = 3.708 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 269.69 MHz ( period = 3.708 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 269.69 MHz ( period = 3.708 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 269.69 MHz ( period = 3.708 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 269.69 MHz ( period = 3.708 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 269.69 MHz ( period = 3.708 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.469 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; DigitalClock:inst1|min[0]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 275.10 MHz ( period = 3.635 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 275.10 MHz ( period = 3.635 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 275.10 MHz ( period = 3.635 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 275.10 MHz ( period = 3.635 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 275.10 MHz ( period = 3.635 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 275.10 MHz ( period = 3.635 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 280.74 MHz ( period = 3.562 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.331 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.310 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.309 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; DigitalClock:inst1|min[1]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 288.43 MHz ( period = 3.467 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 288.43 MHz ( period = 3.467 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 288.43 MHz ( period = 3.467 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 288.43 MHz ( period = 3.467 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 288.43 MHz ( period = 3.467 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 288.43 MHz ( period = 3.467 ns )               ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|min[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.236 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; DigitalClock:inst1|min[3]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; DigitalClock:inst1|sec[2]  ; DigitalClock:inst1|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 3.111 ns                ;
; N/A   ; 303.67 MHz ( period = 3.293 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 303.67 MHz ( period = 3.293 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 303.67 MHz ( period = 3.293 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 303.67 MHz ( period = 3.293 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 303.67 MHz ( period = 3.293 ns )               ; DigitalClock:inst1|min[4]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.062 ns                ;
; N/A   ; 304.97 MHz ( period = 3.279 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 304.97 MHz ( period = 3.279 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 304.97 MHz ( period = 3.279 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 304.97 MHz ( period = 3.279 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 304.97 MHz ( period = 3.279 ns )               ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.048 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 3.040 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 312.70 MHz ( period = 3.198 ns )               ; DigitalClock:inst1|min[5]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; 319.18 MHz ( period = 3.133 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 319.18 MHz ( period = 3.133 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 319.18 MHz ( period = 3.133 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 319.18 MHz ( period = 3.133 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 319.18 MHz ( period = 3.133 ns )               ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[2] ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[3] ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[5]  ; DigitalClock:inst1|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[1]  ; DigitalClock:inst1|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 2.841 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[1] ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.737 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[0]  ; DigitalClock:inst1|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 2.703 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[4] ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[3]  ; DigitalClock:inst1|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[5]  ; sw2        ; sw2      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[3]  ; sw2        ; sw2      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[4]  ; sw2        ; sw2      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[2]  ; sw2        ; sw2      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[1]  ; sw2        ; sw2      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|sec[4]  ; DigitalClock:inst1|sec[0]  ; sw2        ; sw2      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[4] ; sw2        ; sw2      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[3] ; sw2        ; sw2      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[0] ; sw2        ; sw2      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[2] ; sw2        ; sw2      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DigitalClock:inst1|hour[0] ; DigitalClock:inst1|hour[1] ; sw2        ; sw2      ; None                        ; None                      ; 2.605 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sw0'                                                                                                                                                                                              ;
+------------------------------------------+---------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                      ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|min[1]  ; sw0        ; sw0      ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|min[3]  ; sw0        ; sw0      ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|min[4]  ; sw0        ; sw0      ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|min[5]  ; sw0        ; sw0      ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|min[0]  ; sw0        ; sw0      ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|min[2]  ; sw0        ; sw0      ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|sec[5]  ; sw0        ; sw0      ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|sec[3]  ; sw0        ; sw0      ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|sec[4]  ; sw0        ; sw0      ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|sec[2]  ; sw0        ; sw0      ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|sec[1]  ; sw0        ; sw0      ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|sec[0]  ; sw0        ; sw0      ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[1] ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|hour[4] ; sw0        ; sw0      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|hour[3] ; sw0        ; sw0      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|hour[0] ; sw0        ; sw0      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|hour[2] ; sw0        ; sw0      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; MasterSelect:inst|mode[0] ; DigitalClock:inst1|hour[1] ; sw0        ; sw0      ; None                       ; None                       ; 4.037 ns                 ;
+------------------------------------------+---------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tco                                                                                               ;
+-------+--------------+------------+-----------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                              ; To           ; From Clock ;
+-------+--------------+------------+-----------------------------------+--------------+------------+
; N/A   ; None         ; 8.104 ns   ; SegmentDisplay:inst3|seg_hour0[1] ; seg_hour0[1] ; clk        ;
; N/A   ; None         ; 8.096 ns   ; SegmentDisplay:inst3|seg_hour0[0] ; seg_hour0[0] ; clk        ;
; N/A   ; None         ; 8.058 ns   ; SegmentDisplay:inst3|seg_hour0[3] ; seg_hour0[3] ; clk        ;
; N/A   ; None         ; 8.004 ns   ; SegmentDisplay:inst3|seg_hour0[2] ; seg_hour0[2] ; clk        ;
; N/A   ; None         ; 7.820 ns   ; SegmentDisplay:inst3|seg_hour0[6] ; seg_hour0[6] ; clk        ;
; N/A   ; None         ; 7.500 ns   ; SegmentDisplay:inst3|seg_sec1[5]  ; seg_sec1[5]  ; clk        ;
; N/A   ; None         ; 7.478 ns   ; SegmentDisplay:inst3|seg_sec1[2]  ; seg_sec1[2]  ; clk        ;
; N/A   ; None         ; 7.460 ns   ; SegmentDisplay:inst3|seg_hour1[0] ; seg_hour1[0] ; clk        ;
; N/A   ; None         ; 7.437 ns   ; SegmentDisplay:inst3|seg_sec1[6]  ; seg_sec1[6]  ; clk        ;
; N/A   ; None         ; 7.435 ns   ; SegmentDisplay:inst3|seg_hour1[5] ; seg_hour1[5] ; clk        ;
; N/A   ; None         ; 7.419 ns   ; SegmentDisplay:inst3|seg_sec1[4]  ; seg_sec1[4]  ; clk        ;
; N/A   ; None         ; 7.383 ns   ; SegmentDisplay:inst3|seg_hour0[5] ; seg_hour0[5] ; clk        ;
; N/A   ; None         ; 7.351 ns   ; SegmentDisplay:inst3|seg_sec1[3]  ; seg_sec1[3]  ; clk        ;
; N/A   ; None         ; 7.248 ns   ; SegmentDisplay:inst3|seg_min1[0]  ; seg_min1[0]  ; clk        ;
; N/A   ; None         ; 7.226 ns   ; SegmentDisplay:inst3|seg_hour1[4] ; seg_hour1[4] ; clk        ;
; N/A   ; None         ; 7.202 ns   ; SegmentDisplay:inst3|seg_sec1[0]  ; seg_sec1[0]  ; clk        ;
; N/A   ; None         ; 7.202 ns   ; SegmentDisplay:inst3|seg_sec0[1]  ; seg_sec0[1]  ; clk        ;
; N/A   ; None         ; 7.200 ns   ; SegmentDisplay:inst3|seg_sec0[0]  ; seg_sec0[0]  ; clk        ;
; N/A   ; None         ; 7.184 ns   ; SegmentDisplay:inst3|seg_hour1[6] ; seg_hour1[6] ; clk        ;
; N/A   ; None         ; 7.166 ns   ; SegmentDisplay:inst3|seg_hour1[1] ; seg_hour1[1] ; clk        ;
; N/A   ; None         ; 7.163 ns   ; SegmentDisplay:inst3|seg_min0[1]  ; seg_min0[1]  ; clk        ;
; N/A   ; None         ; 7.163 ns   ; SegmentDisplay:inst3|seg_hour1[3] ; seg_hour1[3] ; clk        ;
; N/A   ; None         ; 7.157 ns   ; SegmentDisplay:inst3|seg_hour1[2] ; seg_hour1[2] ; clk        ;
; N/A   ; None         ; 7.125 ns   ; SegmentDisplay:inst3|seg_sec0[5]  ; seg_sec0[5]  ; clk        ;
; N/A   ; None         ; 7.112 ns   ; SegmentDisplay:inst3|seg_hour0[4] ; seg_hour0[4] ; clk        ;
; N/A   ; None         ; 7.093 ns   ; SegmentDisplay:inst3|seg_sec0[6]  ; seg_sec0[6]  ; clk        ;
; N/A   ; None         ; 7.068 ns   ; SegmentDisplay:inst3|seg_sec0[4]  ; seg_sec0[4]  ; clk        ;
; N/A   ; None         ; 6.888 ns   ; SegmentDisplay:inst3|seg_sec1[1]  ; seg_sec1[1]  ; clk        ;
; N/A   ; None         ; 6.870 ns   ; SegmentDisplay:inst3|seg_min0[3]  ; seg_min0[3]  ; clk        ;
; N/A   ; None         ; 6.865 ns   ; SegmentDisplay:inst3|seg_min0[4]  ; seg_min0[4]  ; clk        ;
; N/A   ; None         ; 6.835 ns   ; SegmentDisplay:inst3|seg_min0[6]  ; seg_min0[6]  ; clk        ;
; N/A   ; None         ; 6.822 ns   ; SegmentDisplay:inst3|seg_min0[0]  ; seg_min0[0]  ; clk        ;
; N/A   ; None         ; 6.821 ns   ; SegmentDisplay:inst3|seg_min1[2]  ; seg_min1[2]  ; clk        ;
; N/A   ; None         ; 6.811 ns   ; SegmentDisplay:inst3|seg_min1[5]  ; seg_min1[5]  ; clk        ;
; N/A   ; None         ; 6.806 ns   ; SegmentDisplay:inst3|seg_sec0[3]  ; seg_sec0[3]  ; clk        ;
; N/A   ; None         ; 6.801 ns   ; SegmentDisplay:inst3|seg_min1[3]  ; seg_min1[3]  ; clk        ;
; N/A   ; None         ; 6.788 ns   ; SegmentDisplay:inst3|seg_min0[5]  ; seg_min0[5]  ; clk        ;
; N/A   ; None         ; 6.782 ns   ; SegmentDisplay:inst3|seg_min0[2]  ; seg_min0[2]  ; clk        ;
; N/A   ; None         ; 6.530 ns   ; SegmentDisplay:inst3|seg_min1[4]  ; seg_min1[4]  ; clk        ;
; N/A   ; None         ; 6.519 ns   ; SegmentDisplay:inst3|seg_min1[6]  ; seg_min1[6]  ; clk        ;
; N/A   ; None         ; 6.517 ns   ; SegmentDisplay:inst3|seg_min1[1]  ; seg_min1[1]  ; clk        ;
; N/A   ; None         ; 6.473 ns   ; SegmentDisplay:inst3|seg_sec0[2]  ; seg_sec0[2]  ; clk        ;
+-------+--------------+------------+-----------------------------------+--------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 16:09:14 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "sw1" is an undefined clock
    Info: Assuming node "sw0" is an undefined clock
    Info: Assuming node "sw2" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "MasterSelect:inst|mode[1]" as buffer
    Info: Detected ripple clock "MasterSelect:inst|mode[0]" as buffer
    Info: Detected ripple clock "MasterSelect:inst|clk1hz" as buffer
    Info: Detected gated clock "DigitalClock:inst1|Equal0~13" as buffer
    Info: Detected gated clock "DigitalClock:inst1|timeClock" as buffer
    Info: Detected ripple clock "MasterSelect:inst|clk100hz" as buffer
Info: Clock "clk" has Internal fmax of 40.24 MHz between source register "TimerLogic:inst2|mmsec[4]" and destination register "SegmentDisplay:inst3|seg_sec1[0]" (period= 24.848 ns)
    Info: + Longest register to register delay is 20.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y6_N5; Fanout = 15; REG Node = 'TimerLogic:inst2|mmsec[4]'
        Info: 2: + IC(1.080 ns) + CELL(0.382 ns) = 1.462 ns; Loc. = LC_X26_Y6_N0; Fanout = 1; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1'
        Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 2.000 ns; Loc. = LC_X26_Y6_N1; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39'
        Info: 4: + IC(0.376 ns) + CELL(0.509 ns) = 2.885 ns; Loc. = LC_X26_Y6_N6; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.956 ns; Loc. = LC_X26_Y6_N7; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.027 ns; Loc. = LC_X26_Y6_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1'
        Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.565 ns; Loc. = LC_X26_Y6_N9; Fanout = 9; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31'
        Info: 8: + IC(0.681 ns) + CELL(0.390 ns) = 4.636 ns; Loc. = LC_X25_Y6_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[24]~52'
        Info: 9: + IC(0.379 ns) + CELL(0.509 ns) = 5.524 ns; Loc. = LC_X25_Y6_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1'
        Info: 10: + IC(0.000 ns) + CELL(0.538 ns) = 6.062 ns; Loc. = LC_X25_Y6_N9; Fanout = 12; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43'
        Info: 11: + IC(1.016 ns) + CELL(0.101 ns) = 7.179 ns; Loc. = LC_X25_Y7_N4; Fanout = 4; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[30]~761'
        Info: 12: + IC(1.080 ns) + CELL(0.374 ns) = 8.633 ns; Loc. = LC_X24_Y6_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~58'
        Info: 13: + IC(0.000 ns) + CELL(0.157 ns) = 8.790 ns; Loc. = LC_X24_Y6_N4; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60'
        Info: 14: + IC(0.000 ns) + CELL(0.549 ns) = 9.339 ns; Loc. = LC_X24_Y6_N6; Fanout = 11; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53'
        Info: 15: + IC(1.099 ns) + CELL(0.101 ns) = 10.539 ns; Loc. = LC_X23_Y5_N6; Fanout = 3; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|StageOut[36]~19'
        Info: 16: + IC(0.990 ns) + CELL(0.374 ns) = 11.903 ns; Loc. = LC_X24_Y7_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~74'
        Info: 17: + IC(0.000 ns) + CELL(0.069 ns) = 11.972 ns; Loc. = LC_X24_Y7_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~72'
        Info: 18: + IC(0.000 ns) + CELL(0.157 ns) = 12.129 ns; Loc. = LC_X24_Y7_N4; Fanout = 3; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~66'
        Info: 19: + IC(0.000 ns) + CELL(0.549 ns) = 12.678 ns; Loc. = LC_X24_Y7_N7; Fanout = 3; COMB Node = 'SegmentDisplay:inst3|lpm_divide:Mod5|lpm_divide_ktl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_aoe:divider|add_sub_9dc:add_sub_6|add_sub_cella[2]~63'
        Info: 20: + IC(0.997 ns) + CELL(0.101 ns) = 13.776 ns; Loc. = LC_X22_Y7_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst3|Mux35~240'
        Info: 21: + IC(0.983 ns) + CELL(0.258 ns) = 15.017 ns; Loc. = LC_X18_Y7_N9; Fanout = 1; COMB Node = 'SegmentDisplay:inst3|Mux34~265'
        Info: 22: + IC(0.997 ns) + CELL(0.101 ns) = 16.115 ns; Loc. = LC_X21_Y7_N8; Fanout = 5; COMB Node = 'SegmentDisplay:inst3|Mux34~267'
        Info: 23: + IC(0.995 ns) + CELL(0.101 ns) = 17.211 ns; Loc. = LC_X23_Y7_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst3|Equal48~145'
        Info: 24: + IC(1.016 ns) + CELL(0.258 ns) = 18.485 ns; Loc. = LC_X21_Y7_N6; Fanout = 4; COMB Node = 'SegmentDisplay:inst3|Selector33~25'
        Info: 25: + IC(0.161 ns) + CELL(0.101 ns) = 18.747 ns; Loc. = LC_X21_Y7_N7; Fanout = 4; COMB Node = 'SegmentDisplay:inst3|WideNor4'
        Info: 26: + IC(1.081 ns) + CELL(0.423 ns) = 20.251 ns; Loc. = LC_X21_Y6_N4; Fanout = 2; REG Node = 'SegmentDisplay:inst3|seg_sec1[0]'
        Info: Total cell delay = 7.320 ns ( 36.15 % )
        Info: Total interconnect delay = 12.931 ns ( 63.85 % )
    Info: - Smallest clock skew is -4.366 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.772 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 108; CLK Node = 'clk'
            Info: 2: + IC(0.844 ns) + CELL(0.629 ns) = 2.772 ns; Loc. = LC_X21_Y6_N4; Fanout = 2; REG Node = 'SegmentDisplay:inst3|seg_sec1[0]'
            Info: Total cell delay = 1.928 ns ( 69.55 % )
            Info: Total interconnect delay = 0.844 ns ( 30.45 % )
        Info: - Longest clock path from clock "clk" to source register is 7.138 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 108; CLK Node = 'clk'
            Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y9_N2; Fanout = 20; REG Node = 'MasterSelect:inst|clk100hz'
            Info: 3: + IC(3.525 ns) + CELL(0.629 ns) = 7.138 ns; Loc. = LC_X23_Y6_N5; Fanout = 15; REG Node = 'TimerLogic:inst2|mmsec[4]'
            Info: Total cell delay = 2.755 ns ( 38.60 % )
            Info: Total interconnect delay = 4.383 ns ( 61.40 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "sw1" Internal fmax is restricted to 320.1 MHz between source register "MasterSelect:inst|set_time[0]" and destination register "MasterSelect:inst|set_time[2]"
    Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.164 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N7; Fanout = 6; REG Node = 'MasterSelect:inst|set_time[0]'
            Info: 2: + IC(0.511 ns) + CELL(0.653 ns) = 1.164 ns; Loc. = LC_X8_Y8_N6; Fanout = 6; REG Node = 'MasterSelect:inst|set_time[2]'
            Info: Total cell delay = 0.653 ns ( 56.10 % )
            Info: Total interconnect delay = 0.511 ns ( 43.90 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "sw1" to destination register is 6.441 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'
                Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X8_Y8_N6; Fanout = 6; REG Node = 'MasterSelect:inst|set_time[2]'
                Info: Total cell delay = 1.928 ns ( 29.93 % )
                Info: Total interconnect delay = 4.513 ns ( 70.07 % )
            Info: - Longest clock path from clock "sw1" to source register is 6.441 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'
                Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X8_Y8_N7; Fanout = 6; REG Node = 'MasterSelect:inst|set_time[0]'
                Info: Total cell delay = 1.928 ns ( 29.93 % )
                Info: Total interconnect delay = 4.513 ns ( 70.07 % )
        Info: + Micro clock to output delay of source is 0.198 ns
        Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "sw0" has Internal fmax of 232.56 MHz between source register "DigitalClock:inst1|min[2]" and destination register "DigitalClock:inst1|min[1]" (period= 4.3 ns)
    Info: + Longest register to register delay is 3.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1|min[2]'
        Info: 2: + IC(1.018 ns) + CELL(0.390 ns) = 1.408 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'DigitalClock:inst1|LessThan1~82'
        Info: 3: + IC(0.377 ns) + CELL(0.101 ns) = 1.886 ns; Loc. = LC_X12_Y7_N5; Fanout = 7; COMB Node = 'DigitalClock:inst1|LessThan1~83'
        Info: 4: + IC(1.016 ns) + CELL(0.984 ns) = 3.886 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1|min[1]'
        Info: Total cell delay = 1.475 ns ( 37.96 % )
        Info: Total interconnect delay = 2.411 ns ( 62.04 % )
    Info: - Smallest clock skew is -0.183 ns
        Info: + Shortest clock path from clock "sw0" to destination register is 11.134 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'
            Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X8_Y8_N5; Fanout = 50; REG Node = 'MasterSelect:inst|mode[1]'
            Info: 3: + IC(0.483 ns) + CELL(0.101 ns) = 7.223 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1|Equal0~13'
            Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 7.485 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1|timeClock'
            Info: 5: + IC(3.020 ns) + CELL(0.629 ns) = 11.134 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1|min[1]'
            Info: Total cell delay = 2.957 ns ( 26.56 % )
            Info: Total interconnect delay = 8.177 ns ( 73.44 % )
        Info: - Longest clock path from clock "sw0" to source register is 11.317 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'
            Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X8_Y8_N8; Fanout = 51; REG Node = 'MasterSelect:inst|mode[0]'
            Info: 3: + IC(0.509 ns) + CELL(0.258 ns) = 7.406 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1|Equal0~13'
            Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 7.668 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1|timeClock'
            Info: 5: + IC(3.020 ns) + CELL(0.629 ns) = 11.317 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1|min[2]'
            Info: Total cell delay = 3.114 ns ( 27.52 % )
            Info: Total interconnect delay = 8.203 ns ( 72.48 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "sw2" has Internal fmax of 242.9 MHz between source register "DigitalClock:inst1|min[2]" and destination register "DigitalClock:inst1|min[1]" (period= 4.117 ns)
    Info: + Longest register to register delay is 3.886 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1|min[2]'
        Info: 2: + IC(1.018 ns) + CELL(0.390 ns) = 1.408 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'DigitalClock:inst1|LessThan1~82'
        Info: 3: + IC(0.377 ns) + CELL(0.101 ns) = 1.886 ns; Loc. = LC_X12_Y7_N5; Fanout = 7; COMB Node = 'DigitalClock:inst1|LessThan1~83'
        Info: 4: + IC(1.016 ns) + CELL(0.984 ns) = 3.886 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1|min[1]'
        Info: Total cell delay = 1.475 ns ( 37.96 % )
        Info: Total interconnect delay = 2.411 ns ( 62.04 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "sw2" to destination register is 8.383 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 20; CLK Node = 'sw2'
            Info: 2: + IC(3.045 ns) + CELL(0.390 ns) = 4.734 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1|timeClock'
            Info: 3: + IC(3.020 ns) + CELL(0.629 ns) = 8.383 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1|min[1]'
            Info: Total cell delay = 2.318 ns ( 27.65 % )
            Info: Total interconnect delay = 6.065 ns ( 72.35 % )
        Info: - Longest clock path from clock "sw2" to source register is 8.383 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 20; CLK Node = 'sw2'
            Info: 2: + IC(3.045 ns) + CELL(0.390 ns) = 4.734 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1|timeClock'
            Info: 3: + IC(3.020 ns) + CELL(0.629 ns) = 8.383 ns; Loc. = LC_X10_Y7_N3; Fanout = 12; REG Node = 'DigitalClock:inst1|min[2]'
            Info: Total cell delay = 2.318 ns ( 27.65 % )
            Info: Total interconnect delay = 6.065 ns ( 72.35 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock "sw0" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "MasterSelect:inst|mode[1]" and destination pin or register "DigitalClock:inst1|min[1]" for clock "sw0" (Hold time is 1.303 ns)
    Info: + Largest clock skew is 4.876 ns
        Info: + Longest clock path from clock "sw0" to destination register is 11.317 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'
            Info: 2: + IC(4.513 ns) + CELL(0.827 ns) = 6.639 ns; Loc. = LC_X8_Y8_N8; Fanout = 51; REG Node = 'MasterSelect:inst|mode[0]'
            Info: 3: + IC(0.509 ns) + CELL(0.258 ns) = 7.406 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1|Equal0~13'
            Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 7.668 ns; Loc. = LC_X8_Y8_N4; Fanout = 17; COMB Node = 'DigitalClock:inst1|timeClock'
            Info: 5: + IC(3.020 ns) + CELL(0.629 ns) = 11.317 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1|min[1]'
            Info: Total cell delay = 3.114 ns ( 27.52 % )
            Info: Total interconnect delay = 8.203 ns ( 72.48 % )
        Info: - Shortest clock path from clock "sw0" to source register is 6.441 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; CLK Node = 'sw0'
            Info: 2: + IC(4.513 ns) + CELL(0.629 ns) = 6.441 ns; Loc. = LC_X8_Y8_N5; Fanout = 50; REG Node = 'MasterSelect:inst|mode[1]'
            Info: Total cell delay = 1.928 ns ( 29.93 % )
            Info: Total interconnect delay = 4.513 ns ( 70.07 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 3.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N5; Fanout = 50; REG Node = 'MasterSelect:inst|mode[1]'
        Info: 2: + IC(0.483 ns) + CELL(0.101 ns) = 0.584 ns; Loc. = LC_X8_Y8_N3; Fanout = 4; COMB Node = 'DigitalClock:inst1|Equal0~13'
        Info: 3: + IC(1.372 ns) + CELL(0.258 ns) = 2.214 ns; Loc. = LC_X10_Y7_N7; Fanout = 6; COMB Node = 'DigitalClock:inst1|min[1]~241'
        Info: 4: + IC(0.407 ns) + CELL(0.767 ns) = 3.388 ns; Loc. = LC_X10_Y7_N2; Fanout = 10; REG Node = 'DigitalClock:inst1|min[1]'
        Info: Total cell delay = 1.126 ns ( 33.23 % )
        Info: Total interconnect delay = 2.262 ns ( 66.77 % )
    Info: + Micro hold delay of destination is 0.013 ns
Info: tco from clock "clk" to destination pin "seg_hour0[1]" through register "SegmentDisplay:inst3|seg_hour0[1]" is 8.104 ns
    Info: + Longest clock path from clock "clk" to source register is 2.816 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 108; CLK Node = 'clk'
        Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X20_Y12_N6; Fanout = 1; REG Node = 'SegmentDisplay:inst3|seg_hour0[1]'
        Info: Total cell delay = 1.928 ns ( 68.47 % )
        Info: Total interconnect delay = 0.888 ns ( 31.53 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 5.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y12_N6; Fanout = 1; REG Node = 'SegmentDisplay:inst3|seg_hour0[1]'
        Info: 2: + IC(3.225 ns) + CELL(1.865 ns) = 5.090 ns; Loc. = PIN_A4; Fanout = 0; PIN Node = 'seg_hour0[1]'
        Info: Total cell delay = 1.865 ns ( 36.64 % )
        Info: Total interconnect delay = 3.225 ns ( 63.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Tue Mar 24 16:09:16 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


