$comment
	File created using the following command:
		vcd file main.msim.vcd -direction
$end
$date
	Tue Sep 07 00:11:31 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module main_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 11 " in [10:0] $end
$var wire 1 # accOut [7] $end
$var wire 1 $ accOut [6] $end
$var wire 1 % accOut [5] $end
$var wire 1 & accOut [4] $end
$var wire 1 ' accOut [3] $end
$var wire 1 ( accOut [2] $end
$var wire 1 ) accOut [1] $end
$var wire 1 * accOut [0] $end
$var wire 1 + carryF $end
$var wire 1 , f $end
$var wire 1 - negativeF $end
$var wire 1 . overflowF $end
$var wire 1 / zeroF $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 zeroF~output_o $end
$var wire 1 7 carryF~output_o $end
$var wire 1 8 negativeF~output_o $end
$var wire 1 9 overflowF~output_o $end
$var wire 1 : accOut[0]~output_o $end
$var wire 1 ; accOut[1]~output_o $end
$var wire 1 < accOut[2]~output_o $end
$var wire 1 = accOut[3]~output_o $end
$var wire 1 > accOut[4]~output_o $end
$var wire 1 ? accOut[5]~output_o $end
$var wire 1 @ accOut[6]~output_o $end
$var wire 1 A accOut[7]~output_o $end
$var wire 1 B f~output_o $end
$var wire 1 C clk~input_o $end
$var wire 1 D clk~inputclkctrl_outclk $end
$var wire 1 E cu|state[1]~feeder_combout $end
$var wire 1 F cu|state~0_combout $end
$var wire 1 G cu|state[0]~feeder_combout $end
$var wire 1 H cu|state~1_combout $end
$var wire 1 I cu|d~feeder_combout $end
$var wire 1 J cu|d~q $end
$var wire 1 K cu|d~clkctrl_outclk $end
$var wire 1 L in[10]~input_o $end
$var wire 1 M ir1|opSel[2]~feeder_combout $end
$var wire 1 N in[9]~input_o $end
$var wire 1 O ir1|opSel[1]~feeder_combout $end
$var wire 1 P in[6]~input_o $end
$var wire 1 Q ir1|a[6]~feeder_combout $end
$var wire 1 R in[7]~input_o $end
$var wire 1 S ir1|a[7]~feeder_combout $end
$var wire 1 T in[8]~input_o $end
$var wire 1 U ir1|opSel[0]~feeder_combout $end
$var wire 1 V alu1|mux1|m1|m3|out[5]~4_combout $end
$var wire 1 W alu1|mux1|m3|out[7]~10_combout $end
$var wire 1 X alu1|mux1|m3|out[7]~11_combout $end
$var wire 1 Y in[2]~input_o $end
$var wire 1 Z ir1|a[2]~feeder_combout $end
$var wire 1 [ in[3]~input_o $end
$var wire 1 \ ir1|a[3]~feeder_combout $end
$var wire 1 ] alu1|mux1|m1|m3|out[5]~0_combout $end
$var wire 1 ^ in[4]~input_o $end
$var wire 1 _ ir1|a[4]~feeder_combout $end
$var wire 1 ` alu1|mux1|m1|m3|out[5]~1_combout $end
$var wire 1 a alu1|mux1|m3|out[3]~4_combout $end
$var wire 1 b alu1|mux1|m3|out[3]~5_combout $end
$var wire 1 c in[0]~input_o $end
$var wire 1 d ir1|a[0]~feeder_combout $end
$var wire 1 e in[1]~input_o $end
$var wire 1 f ir1|a[1]~feeder_combout $end
$var wire 1 g alu1|mux1|m3|out[0]~14_combout $end
$var wire 1 h alu1|mux1|m3|out[0]~15_combout $end
$var wire 1 i alu1|mux1|m3|out[4]~21_combout $end
$var wire 1 j in[5]~input_o $end
$var wire 1 k ir1|a[5]~feeder_combout $end
$var wire 1 l alu1|mux1|m3|out[4]~18_combout $end
$var wire 1 m alu1|mux1|m3|out[4]~19_combout $end
$var wire 1 n alu1|mux1|m1|m3|out[5]~5_combout $end
$var wire 1 o alu1|mux1|m3|out[6]~12_combout $end
$var wire 1 p alu1|mux1|m3|out[6]~13_combout $end
$var wire 1 q alu1|mux1|m1|m3|out[5]~6_combout $end
$var wire 1 r alu1|mux1|m3|out[5]~16_combout $end
$var wire 1 s alu1|mux1|m3|out[5]~17_combout $end
$var wire 1 t alu1|zeroF~2_combout $end
$var wire 1 u alu1|mux1|m1|m3|out[5]~2_combout $end
$var wire 1 v alu1|mux1|m1|m3|out[5]~3_combout $end
$var wire 1 w alu1|mux1|m3|out[1]~8_combout $end
$var wire 1 x alu1|mux1|m3|out[1]~9_combout $end
$var wire 1 y alu1|mux1|m3|out[2]~20_combout $end
$var wire 1 z alu1|mux1|m3|out[2]~6_combout $end
$var wire 1 { alu1|zeroF~4_combout $end
$var wire 1 | alu1|zeroF~3_combout $end
$var wire 1 } cu|e~0_combout $end
$var wire 1 ~ cu|e~q $end
$var wire 1 !! cu|e~clkctrl_outclk $end
$var wire 1 "! acc|accOut[0]~feeder_combout $end
$var wire 1 #! acc|accOut[1]~feeder_combout $end
$var wire 1 $! alu1|mux1|m3|out[2]~7_combout $end
$var wire 1 %! acc|accOut[5]~feeder_combout $end
$var wire 1 &! acc|accOut[6]~feeder_combout $end
$var wire 1 '! acc|accOut[7]~feeder_combout $end
$var wire 1 (! cu|f~q $end
$var wire 1 )! ir1|a [7] $end
$var wire 1 *! ir1|a [6] $end
$var wire 1 +! ir1|a [5] $end
$var wire 1 ,! ir1|a [4] $end
$var wire 1 -! ir1|a [3] $end
$var wire 1 .! ir1|a [2] $end
$var wire 1 /! ir1|a [1] $end
$var wire 1 0! ir1|a [0] $end
$var wire 1 1! ir1|opSel [2] $end
$var wire 1 2! ir1|opSel [1] $end
$var wire 1 3! ir1|opSel [0] $end
$var wire 1 4! acc|accOut [7] $end
$var wire 1 5! acc|accOut [6] $end
$var wire 1 6! acc|accOut [5] $end
$var wire 1 7! acc|accOut [4] $end
$var wire 1 8! acc|accOut [3] $end
$var wire 1 9! acc|accOut [2] $end
$var wire 1 :! acc|accOut [1] $end
$var wire 1 ;! acc|accOut [0] $end
$var wire 1 <! cu|state [1] $end
$var wire 1 =! cu|state [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10000000101 "
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
0-
0.
1/
00
11
x2
13
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
0D
1E
1F
1G
1H
1I
0J
0K
1L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
1Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
03!
02!
01!
0;!
0:!
09!
08!
07!
06!
05!
04!
0=!
0<!
$end
#120000
1!
1C
1D
1(!
1J
1=!
1<!
1K
0B
0H
0,
1}
0I
0E
10!
1.!
11!
1h
1y
1u
1l
1g
1t
1{
1"!
1$!
1|
06
0/
#320000
0!
0C
0D
#999000
b101 "
b1 "
b0 "
0c
0Y
0L
0d
0Z
0M
#5000000
