INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_left_right_load_register/shift_left_right_load_register.srcs/sources_1/new/shift_left_right_load_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_right_load_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/shift_left_right_load_register/shift_left_right_load_register.srcs/sim_1/new/shift_left_right_load_reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_right_load_reg_tb
