//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z20misaligned_read_testPfS_S_ii

.visible .entry _Z20misaligned_read_testPfS_S_ii(
	.param .u64 _Z20misaligned_read_testPfS_S_ii_param_0,
	.param .u64 _Z20misaligned_read_testPfS_S_ii_param_1,
	.param .u64 _Z20misaligned_read_testPfS_S_ii_param_2,
	.param .u32 _Z20misaligned_read_testPfS_S_ii_param_3,
	.param .u32 _Z20misaligned_read_testPfS_S_ii_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20misaligned_read_testPfS_S_ii_param_0];
	ld.param.u64 	%rd2, [_Z20misaligned_read_testPfS_S_ii_param_2];
	ld.param.u32 	%r3, [_Z20misaligned_read_testPfS_S_ii_param_3];
	ld.param.u32 	%r4, [_Z20misaligned_read_testPfS_S_ii_param_4];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	add.s32 	%r2, %r1, %r4;
	setp.ge.s32	%p1, %r2, %r3;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f1;

BB0_2:
	ret;
}


