0.7
2020.2
Apr 18 2022
16:05:34
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.sim/sim_1/synth/timing/xsim/circuit_tb_time_synth.v,1667237905,verilog,,,,MemIN;circuit;control;datapath;glbl;linecalc;linecalc_0;linecalc_1;linecalc_10;linecalc_11;linecalc_12;linecalc_13;linecalc_14;linecalc_2;linecalc_3;linecalc_4;linecalc_5;linecalc_6;linecalc_7;linecalc_8;linecalc_9;unimacro_BRAM_TDP_MACRO,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sim_1/new/circuit_tb.vhd,1667235309,vhdl,,,,circuit_tb,,,,,,,,
