// Seed: 1565683201
module module_0 #(
    parameter id_1 = 32'd70
);
  logic _id_1;
  ;
  assign id_1 = id_1;
  assign id_1 = ~id_1;
  wire [id_1 : id_1] id_2;
  assign id_1 = id_1;
  logic id_3;
  wire [1 'd0 : -1] id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd79,
    parameter id_16 = 32'd18,
    parameter id_6  = 32'd87
) (
    input supply0 id_0,
    output tri1 _id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    output tri _id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9,
    input tri0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input tri0 id_13,
    output logic id_14,
    output tri1 id_15,
    output supply1 _id_16,
    input tri1 id_17,
    output uwire id_18,
    output supply1 id_19,
    output tri1 id_20,
    output tri1 id_21,
    input tri id_22,
    output supply0 id_23,
    input tri0 id_24
);
  wire id_26;
  assign id_23 = {id_13};
  id_27 :
  assert property (@(posedge id_3) id_11 - id_3)
  else $clog2(3);
  ;
  logic [id_6 : id_1] id_28;
  logic id_29;
  always @(id_8) begin : LABEL_0
    id_14 = id_26;
  end
  logic [id_1 : id_16] id_30;
  wire id_31;
  wire id_32;
  module_0 modCall_1 ();
  wire id_33;
endmodule
