<!-- HTML header for doxygen 1.8.17-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<title>DynamoRIO: /home/sneha/scarab/src/build/opt/deps/dynamorio/include/dr_ir_macros_aarch64.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DynamoRIO
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('dr__ir__macros__aarch64_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">dr_ir_macros_aarch64.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>AArch64-specific instruction creation convenience macros.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aedab3b65ad211bd7510542247ce95a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aedab3b65ad211bd7510542247ce95a7c">VECTOR_ELEM_WIDTH_BYTE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aedab3b65ad211bd7510542247ce95a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab69967d6ead84edba4ab117f4116f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aab69967d6ead84edba4ab117f4116f34">VECTOR_ELEM_WIDTH_HALF</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:aab69967d6ead84edba4ab117f4116f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4728ea383659d1eecc80c33bfc8f796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad4728ea383659d1eecc80c33bfc8f796">VECTOR_ELEM_WIDTH_SINGLE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad4728ea383659d1eecc80c33bfc8f796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811e5bfe8a5e4f964e3e6e8f5809282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a811e5bfe8a5e4f964e3e6e8f5809282f">VECTOR_ELEM_WIDTH_DOUBLE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a811e5bfe8a5e4f964e3e6e8f5809282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae162fe6c767888537f2d1cdf3dfb992f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae162fe6c767888537f2d1cdf3dfb992f">VECTOR_ELEM_WIDTH_QUAD</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ae162fe6c767888537f2d1cdf3dfb992f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c57dfea6090119e2ef1f7b2aea4c12a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>()&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#aedab3b65ad211bd7510542247ce95a7c">VECTOR_ELEM_WIDTH_BYTE</a>)</td></tr>
<tr class="separator:a9c57dfea6090119e2ef1f7b2aea4c12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87515dc76fae3be0e92a171f81cbb65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>()&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#aab69967d6ead84edba4ab117f4116f34">VECTOR_ELEM_WIDTH_HALF</a>)</td></tr>
<tr class="separator:a87515dc76fae3be0e92a171f81cbb65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24dca05089893aac1b7be58819fc8506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE</a>()&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#ad4728ea383659d1eecc80c33bfc8f796">VECTOR_ELEM_WIDTH_SINGLE</a>)</td></tr>
<tr class="separator:a24dca05089893aac1b7be58819fc8506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0827a4d3590c1f4dbb10e85f7326e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE</a>()&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#a811e5bfe8a5e4f964e3e6e8f5809282f">VECTOR_ELEM_WIDTH_DOUBLE</a>)</td></tr>
<tr class="separator:abc0827a4d3590c1f4dbb10e85f7326e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b8bd667a8a940e94bfcc7842c958eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a54b8bd667a8a940e94bfcc7842c958eb">OPND_CREATE_ABSMEM</a>(addr,  size)&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a6d1d3033c01b8dc8cadc3dd84e8b983e">opnd_create_rel_addr</a>(addr, size)</td></tr>
<tr class="separator:a54b8bd667a8a940e94bfcc7842c958eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaaa7dc76fd64fbfe69faa2be5c1c909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(val)&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a74d7ad05e5371236dfd5b91b0767b690">OPND_CREATE_INTPTR</a>(val)</td></tr>
<tr class="separator:aaaaa7dc76fd64fbfe69faa2be5c1c909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558ba3fb3352b374652c745790db7ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a558ba3fb3352b374652c745790db7ce0">OPND_CREATE_ZR</a>(reg)&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(reg) == <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a> ? DR_REG_WZR : DR_REG_XZR)</td></tr>
<tr class="separator:a558ba3fb3352b374652c745790db7ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbaf6e38e7df5134310a779b97e16be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>()&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a046a311e95587f18a507c231749ed30a">opnd_add_flags</a>(<a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="el" href="dr__ir__opnd_8h.html#a69ec8bd64ab30124cb8807e1d73fdd96a35fc72df89f489af688cf31f62823d6f">DR_SHIFT_LSL</a>), <a class="el" href="dr__ir__opnd_8h.html#a7fd06e4caec9a02043d179ee25a9f60caae2e47152138cb160794601bd130e070">DR_OPND_IS_SHIFT</a>)</td></tr>
<tr class="separator:abbaf6e38e7df5134310a779b97e16be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe62aa83b4e18021c3c4880dc573f78c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>()&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a046a311e95587f18a507c231749ed30a">opnd_add_flags</a>(<a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="el" href="dr__ir__opnd_8h.html#a69ec8bd64ab30124cb8807e1d73fdd96ae685d7324fe9e94091c276d7cd88eeaa">DR_SHIFT_MUL</a>), <a class="el" href="dr__ir__opnd_8h.html#a7fd06e4caec9a02043d179ee25a9f60caae2e47152138cb160794601bd130e070">DR_OPND_IS_SHIFT</a>)</td></tr>
<tr class="separator:afe62aa83b4e18021c3c4880dc573f78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8411961aeebb120b42da7e95892cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ada8411961aeebb120b42da7e95892cdb">INSTR_CREATE_and</a>(dc,  rd,  rn,  rm_or_imm)</td></tr>
<tr class="separator:ada8411961aeebb120b42da7e95892cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec06478dea80ba5c57fa2a3e476c4aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aec06478dea80ba5c57fa2a3e476c4aff">INSTR_CREATE_ands</a>(dc,  rd,  rn,  rm_or_imm)</td></tr>
<tr class="separator:aec06478dea80ba5c57fa2a3e476c4aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaad3b14b4840395bfa1b095b5d901c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acdaad3b14b4840395bfa1b095b5d901c">INSTR_CREATE_bcond</a>(dc,  pc)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>((dc), OP_bcond, (pc))</td></tr>
<tr class="separator:acdaad3b14b4840395bfa1b095b5d901c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe9013d0ead44c795af661f0718de90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aebe9013d0ead44c795af661f0718de90">INSTR_CREATE_bl</a>(dc,  pc)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea9ea16079542f99108dd901967de8b7d7">OP_bl</a>, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), (pc))</td></tr>
<tr class="separator:aebe9013d0ead44c795af661f0718de90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f544522e0bafe7f5bad042a3b53255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a33f544522e0bafe7f5bad042a3b53255">INSTR_CREATE_ccmp</a>(dc,  Rn,  Op,  nzcv,  cond)&#160;&#160;&#160;(<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_ccmp, Rn, Op, nzcv), (cond)))</td></tr>
<tr class="separator:a33f544522e0bafe7f5bad042a3b53255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62511e4bfc01ceca4feb51f731ff88f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a62511e4bfc01ceca4feb51f731ff88f8">INSTR_CREATE_ccmn</a>(dc,  Rn,  Op,  nzcv,  cond)&#160;&#160;&#160;(<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_ccmn, Rn, Op, nzcv), (cond)))</td></tr>
<tr class="separator:a62511e4bfc01ceca4feb51f731ff88f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492c5fce801b7dfbc9c6ab801601a23b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a492c5fce801b7dfbc9c6ab801601a23b">INSTR_CREATE_fmov_general</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fmov, Rd, Rn)</td></tr>
<tr class="separator:a492c5fce801b7dfbc9c6ab801601a23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769354826d534d97f841a6bc8e3ecd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a769354826d534d97f841a6bc8e3ecd34">INSTR_CREATE_fmov_upper_vec</a>(dc,  Rd,  Rn)</td></tr>
<tr class="separator:a769354826d534d97f841a6bc8e3ecd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b320fde1a7a55d3b44336a9f636d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a97b320fde1a7a55d3b44336a9f636d41">INSTR_CREATE_shadd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shadd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a97b320fde1a7a55d3b44336a9f636d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75b0175e9c3a3bc01c28f1ff95e397c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab75b0175e9c3a3bc01c28f1ff95e397c">INSTR_CREATE_sqadd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqadd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ab75b0175e9c3a3bc01c28f1ff95e397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4190369daad351a7d414b8c03f3a583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad4190369daad351a7d414b8c03f3a583">INSTR_CREATE_srhadd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srhadd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ad4190369daad351a7d414b8c03f3a583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0853fcfc221c435123b7ed1bcb027e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac0853fcfc221c435123b7ed1bcb027e7">INSTR_CREATE_shsub_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shsub, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ac0853fcfc221c435123b7ed1bcb027e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbffdc0d08d9d05ca75b99eff30f17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0cbffdc0d08d9d05ca75b99eff30f17b">INSTR_CREATE_sqsub_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqsub, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a0cbffdc0d08d9d05ca75b99eff30f17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d340293b7bd6331d412d8c34061026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad0d340293b7bd6331d412d8c34061026">INSTR_CREATE_cmgt_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmgt, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ad0d340293b7bd6331d412d8c34061026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5252dc1e92cf2452180cfa99e3e3c0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5252dc1e92cf2452180cfa99e3e3c0e6">INSTR_CREATE_cmge_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmge, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a5252dc1e92cf2452180cfa99e3e3c0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b4aa013e60357636a5f426e3016391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af1b4aa013e60357636a5f426e3016391">INSTR_CREATE_sshl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sshl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:af1b4aa013e60357636a5f426e3016391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106329c2a89462109f154f3f1904c4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a106329c2a89462109f154f3f1904c4ff">INSTR_CREATE_sqshl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a106329c2a89462109f154f3f1904c4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198536dac9bc84a819674bdb0a3303e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a198536dac9bc84a819674bdb0a3303e1">INSTR_CREATE_srshl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a198536dac9bc84a819674bdb0a3303e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac77b2aa7856caeccec7b6ff41bca48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5ac77b2aa7856caeccec7b6ff41bca48">INSTR_CREATE_sqrshl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a5ac77b2aa7856caeccec7b6ff41bca48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9c7dcc89ce87a9f60d6aa74bfabfde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaf9c7dcc89ce87a9f60d6aa74bfabfde">INSTR_CREATE_smax_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smax, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aaf9c7dcc89ce87a9f60d6aa74bfabfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87989b93e83fb5ca747756f94b093c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa87989b93e83fb5ca747756f94b093c9">INSTR_CREATE_smin_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smin, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aa87989b93e83fb5ca747756f94b093c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62b5248dac916cb77ee15700a62ce1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af62b5248dac916cb77ee15700a62ce1a">INSTR_CREATE_sabd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:af62b5248dac916cb77ee15700a62ce1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690c1eb029bb880c7a6c9ad497c7bc7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a690c1eb029bb880c7a6c9ad497c7bc7a">INSTR_CREATE_saba_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saba, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a690c1eb029bb880c7a6c9ad497c7bc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fa6d2ab7764783481efd209cf11b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad6fa6d2ab7764783481efd209cf11b76">INSTR_CREATE_add_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ad6fa6d2ab7764783481efd209cf11b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c0754f1c22f9aebba79c0b6f2f479d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af4c0754f1c22f9aebba79c0b6f2f479d">INSTR_CREATE_sve_add_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:af4c0754f1c22f9aebba79c0b6f2f479d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03476d69e68f4ad38980328b079f32f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a03476d69e68f4ad38980328b079f32f4">INSTR_CREATE_cmtst_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmtst, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a03476d69e68f4ad38980328b079f32f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8749b92f4a091adb747d2b16b277c9e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8749b92f4a091adb747d2b16b277c9e0">INSTR_CREATE_mla_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea31e7e26dc21e2a937396bd44aa3ddbe8">OP_mla</a>, Rd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a8749b92f4a091adb747d2b16b277c9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4128728eeda6747956885da7d3450bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4128728eeda6747956885da7d3450bce">INSTR_CREATE_mul_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ae0a7af6112e465dece6e607bba0a8a42">OP_mul</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a4128728eeda6747956885da7d3450bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3713bea55e1f79923f793f96264fe318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3713bea55e1f79923f793f96264fe318">INSTR_CREATE_smaxp_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smaxp, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a3713bea55e1f79923f793f96264fe318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7e62104815f17b363e895efb29ba25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8e7e62104815f17b363e895efb29ba25">INSTR_CREATE_sminp_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sminp, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a8e7e62104815f17b363e895efb29ba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426ce67fa69e89814f32c7d531e702c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a426ce67fa69e89814f32c7d531e702c7">INSTR_CREATE_sqdmulh_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmulh, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a426ce67fa69e89814f32c7d531e702c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e568950636f6e8176911e338021c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a97e568950636f6e8176911e338021c5e">INSTR_CREATE_addp_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addp, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a97e568950636f6e8176911e338021c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b0f2a66058a0167f56ba211a3a1ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a65b0f2a66058a0167f56ba211a3a1ba4">INSTR_CREATE_fmaxnm_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnm, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a65b0f2a66058a0167f56ba211a3a1ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaaf8d9983e1f5b07e5c8d7822999cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adaaf8d9983e1f5b07e5c8d7822999cae">INSTR_CREATE_fmla_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmla, Rd, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:adaaf8d9983e1f5b07e5c8d7822999cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19925f1d280e0e7b8f2c21aaaa20903c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a19925f1d280e0e7b8f2c21aaaa20903c">INSTR_CREATE_fmla_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmla, Rd, Rd, Rn, Rm, index, Rm_elsz)</td></tr>
<tr class="separator:a19925f1d280e0e7b8f2c21aaaa20903c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa838ec9e7af5cd961cc61939c00457a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa838ec9e7af5cd961cc61939c00457a7">INSTR_CREATE_fadd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aa838ec9e7af5cd961cc61939c00457a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6c988d7e0cc1a51ff5d8e79c1032ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3c6c988d7e0cc1a51ff5d8e79c1032ca">INSTR_CREATE_fmulx_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmulx, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a3c6c988d7e0cc1a51ff5d8e79c1032ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c002964fb0102beb230ad5d9a0570a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a79c002964fb0102beb230ad5d9a0570a">INSTR_CREATE_fmulx_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmulx, Rd, Rn, Rm, index, Rm_elsz)</td></tr>
<tr class="separator:a79c002964fb0102beb230ad5d9a0570a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009e1d2b323f31ce8576ef070ab56961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a009e1d2b323f31ce8576ef070ab56961">INSTR_CREATE_fmulx</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmulx, Rd, Rn, Rm)</td></tr>
<tr class="separator:a009e1d2b323f31ce8576ef070ab56961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22042adc522ca228bc43ca54a4626a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a22042adc522ca228bc43ca54a4626a14">INSTR_CREATE_fcmeq_vector_zero</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0), Rn_elsz)</td></tr>
<tr class="separator:a22042adc522ca228bc43ca54a4626a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6101e0dd65e46ca69ad26fdab3d3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abf6101e0dd65e46ca69ad26fdab3d3ea">INSTR_CREATE_fcmeq_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:abf6101e0dd65e46ca69ad26fdab3d3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20cf8db6c4af9d3d172408f72f78759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad20cf8db6c4af9d3d172408f72f78759">INSTR_CREATE_fcmeq_zero</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmeq, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0))</td></tr>
<tr class="separator:ad20cf8db6c4af9d3d172408f72f78759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60be6f4e298dac076f4920652a3d34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af60be6f4e298dac076f4920652a3d34f">INSTR_CREATE_fcmeq</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmeq, Rd, Rn, Rm)</td></tr>
<tr class="separator:af60be6f4e298dac076f4920652a3d34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1182bb76eb4f78ff451845ee5f82f5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1182bb76eb4f78ff451845ee5f82f5e9">INSTR_CREATE_fmlal_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlal, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a1182bb76eb4f78ff451845ee5f82f5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a635b96f4f66385b73f00f4d9545b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3a635b96f4f66385b73f00f4d9545b0e">INSTR_CREATE_fmlal_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlal, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a3a635b96f4f66385b73f00f4d9545b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2253956fc8e53174bf2c206791cdb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac2253956fc8e53174bf2c206791cdb05">INSTR_CREATE_fmax_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmax, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ac2253956fc8e53174bf2c206791cdb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723b0d98faff247be8b3eec12512bc70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a723b0d98faff247be8b3eec12512bc70">INSTR_CREATE_frecpe_vector</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecpe, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:a723b0d98faff247be8b3eec12512bc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1396deaffc364683b198caae176c0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1396deaffc364683b198caae176c0172">INSTR_CREATE_frecpe</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frecpe, Rd, Rn)</td></tr>
<tr class="separator:a1396deaffc364683b198caae176c0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8c39f96bf802e2c2f0f20391403831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4c8c39f96bf802e2c2f0f20391403831">INSTR_CREATE_frecps_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_frecps, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a4c8c39f96bf802e2c2f0f20391403831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e0e97583f3cd8cc6fb4b17dcb4f10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a87e0e97583f3cd8cc6fb4b17dcb4f10d">INSTR_CREATE_frecps</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecps, Rd, Rn, Rm)</td></tr>
<tr class="separator:a87e0e97583f3cd8cc6fb4b17dcb4f10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994a23e59fdac90a5569cd53d17ce184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a994a23e59fdac90a5569cd53d17ce184">INSTR_CREATE_frsqrte_vector</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frsqrte, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:a994a23e59fdac90a5569cd53d17ce184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a51091f6ac338a476d9e91fdd338c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9a51091f6ac338a476d9e91fdd338c76">INSTR_CREATE_frsqrte</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frsqrte, Rd, Rn)</td></tr>
<tr class="separator:a9a51091f6ac338a476d9e91fdd338c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6ddebd4d0b929997c8c730d42534f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acc6ddebd4d0b929997c8c730d42534f8">INSTR_CREATE_and_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:acc6ddebd4d0b929997c8c730d42534f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef6599260ca309d460676563ac99bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aeef6599260ca309d460676563ac99bbe">INSTR_CREATE_bic_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:aeef6599260ca309d460676563ac99bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12a92cc001f3f3fc336f53e02cd231b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad12a92cc001f3f3fc336f53e02cd231b">INSTR_CREATE_fminnm_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnm, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ad12a92cc001f3f3fc336f53e02cd231b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46b724267f74c767aa332e3d0d8330c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad46b724267f74c767aa332e3d0d8330c">INSTR_CREATE_fmls_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmls, Rd, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:ad46b724267f74c767aa332e3d0d8330c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413cdb9050b3ae08c87ffb3016aa540f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a413cdb9050b3ae08c87ffb3016aa540f">INSTR_CREATE_fmls_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmls, Rd, Rd, Rn, Rm, index, Rm_elsz)</td></tr>
<tr class="separator:a413cdb9050b3ae08c87ffb3016aa540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8570e41b229b7e11b94cfe649179277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad8570e41b229b7e11b94cfe649179277">INSTR_CREATE_fsub_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ad8570e41b229b7e11b94cfe649179277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0307211871bdffead5182642a2b0e31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0307211871bdffead5182642a2b0e31d">INSTR_CREATE_fmlsl_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlsl, Rd, Rd, Rm, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a0307211871bdffead5182642a2b0e31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907f60727e2e6e0a57b0a120704a57b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a907f60727e2e6e0a57b0a120704a57b4">INSTR_CREATE_fmlsl_vector_idx</a>(dc,  Rd,  Rm,  Rn,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlsl, Rd, Rd, Rm, Rn, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a907f60727e2e6e0a57b0a120704a57b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca3652cf5e827ab5379506469e31996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2ca3652cf5e827ab5379506469e31996">INSTR_CREATE_fmin_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmin, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a2ca3652cf5e827ab5379506469e31996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d2d4fb2e79609058ec9bbf4f82a2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab0d2d4fb2e79609058ec9bbf4f82a2f0">INSTR_CREATE_frsqrts_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_frsqrts, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:ab0d2d4fb2e79609058ec9bbf4f82a2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa518b9c53f407477bfb91e270e05f080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa518b9c53f407477bfb91e270e05f080">INSTR_CREATE_frsqrts</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frsqrts, Rd, Rn, Rm)</td></tr>
<tr class="separator:aa518b9c53f407477bfb91e270e05f080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5e3ab41791136123cc132141c2121a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8b5e3ab41791136123cc132141c2121a">INSTR_CREATE_orr_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:a8b5e3ab41791136123cc132141c2121a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03bbd3444539da99e1d7cd4b76300660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a03bbd3444539da99e1d7cd4b76300660">INSTR_CREATE_orn_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea196198b74a127fef69b2f92ff28bb4d4">OP_orn</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:a03bbd3444539da99e1d7cd4b76300660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3857343078072d756065f9b73834b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aad3857343078072d756065f9b73834b6">INSTR_CREATE_uhadd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhadd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aad3857343078072d756065f9b73834b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbc43689d2ceab32d189d02a23146eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afdbc43689d2ceab32d189d02a23146eb">INSTR_CREATE_uqadd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqadd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:afdbc43689d2ceab32d189d02a23146eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5bc683ee50db764e4a2868b22bb5d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac5bc683ee50db764e4a2868b22bb5d11">INSTR_CREATE_urhadd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urhadd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ac5bc683ee50db764e4a2868b22bb5d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aca03db2c1fc8d350a970351fe5565d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8aca03db2c1fc8d350a970351fe5565d">INSTR_CREATE_uhsub_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhsub, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a8aca03db2c1fc8d350a970351fe5565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62a7b70b73a1efb59b89f2ad8d7fe25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac62a7b70b73a1efb59b89f2ad8d7fe25">INSTR_CREATE_uqsub_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqsub, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ac62a7b70b73a1efb59b89f2ad8d7fe25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac24a9b19c4d6e19a11a0b040b573611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aac24a9b19c4d6e19a11a0b040b573611">INSTR_CREATE_cmhi_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmhi, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aac24a9b19c4d6e19a11a0b040b573611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0f7aba226622be731f871ccde1d085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aff0f7aba226622be731f871ccde1d085">INSTR_CREATE_cmhs_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmhs, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aff0f7aba226622be731f871ccde1d085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d3d954ef40230f4ab26e02396e38a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa1d3d954ef40230f4ab26e02396e38a1">INSTR_CREATE_ushl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ushl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aa1d3d954ef40230f4ab26e02396e38a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f2d6cab7aa3f85dd0739d6289200be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a93f2d6cab7aa3f85dd0739d6289200be">INSTR_CREATE_uqshl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a93f2d6cab7aa3f85dd0739d6289200be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca778247d3ec31dfc138b91d680c7977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aca778247d3ec31dfc138b91d680c7977">INSTR_CREATE_urshl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aca778247d3ec31dfc138b91d680c7977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f9ae38cfdf20ef10fe7dbcc53493f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a63f9ae38cfdf20ef10fe7dbcc53493f1">INSTR_CREATE_uqrshl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a63f9ae38cfdf20ef10fe7dbcc53493f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19dd965cd2bcb4ffa1a28d18e786497e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a19dd965cd2bcb4ffa1a28d18e786497e">INSTR_CREATE_umax_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umax, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a19dd965cd2bcb4ffa1a28d18e786497e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01342e393695e9d458d930f4beece0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a01342e393695e9d458d930f4beece0be">INSTR_CREATE_umin_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umin, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a01342e393695e9d458d930f4beece0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640a225d16edc923653e5f9a43dd6887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a640a225d16edc923653e5f9a43dd6887">INSTR_CREATE_uabd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a640a225d16edc923653e5f9a43dd6887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa854dcfcc0a4c16ed91d05b329355371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa854dcfcc0a4c16ed91d05b329355371">INSTR_CREATE_uaba_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaba, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aa854dcfcc0a4c16ed91d05b329355371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c810be3214d2a937f9f34965188ccf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0c810be3214d2a937f9f34965188ccf4">INSTR_CREATE_sub_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a0c810be3214d2a937f9f34965188ccf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b8d9ebfd17ff7b9a7a5fef209ce7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a38b8d9ebfd17ff7b9a7a5fef209ce7e8">INSTR_CREATE_cmeq_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmeq, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a38b8d9ebfd17ff7b9a7a5fef209ce7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ef07bd3ab31694c27daa729e2092ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a25ef07bd3ab31694c27daa729e2092ed">INSTR_CREATE_mls_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ead0e9d73723ad463d10945c66ca5abd23">OP_mls</a>, Rd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a25ef07bd3ab31694c27daa729e2092ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3aa1d89d02cdf71e1a37311e9444ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2e3aa1d89d02cdf71e1a37311e9444ac">INSTR_CREATE_pmul_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_pmul, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a2e3aa1d89d02cdf71e1a37311e9444ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18686267686dc2b74707195cea640151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a18686267686dc2b74707195cea640151">INSTR_CREATE_umaxp_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umaxp, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a18686267686dc2b74707195cea640151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f8aaef4baca66e81eae71d959174e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a05f8aaef4baca66e81eae71d959174e1">INSTR_CREATE_uminp_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uminp, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a05f8aaef4baca66e81eae71d959174e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab36210f5c5925473baae55520a2bb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aab36210f5c5925473baae55520a2bb48">INSTR_CREATE_sqrdmulh_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmulh, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aab36210f5c5925473baae55520a2bb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacfe5e5dff6441db73ae03c3bf4e096f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aacfe5e5dff6441db73ae03c3bf4e096f">INSTR_CREATE_sqrdmlsh_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn)</td></tr>
<tr class="separator:aacfe5e5dff6441db73ae03c3bf4e096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047364daf20b3e720d97f0108a19cc82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a047364daf20b3e720d97f0108a19cc82">INSTR_CREATE_sqrdmlsh_scalar_idx</a>(dc,  Rd,  Rm,  Rn,  index,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn, index, elsz)</td></tr>
<tr class="separator:a047364daf20b3e720d97f0108a19cc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21a30b3a44014fdb23b6e9be260788e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac21a30b3a44014fdb23b6e9be260788e">INSTR_CREATE_sqrdmlsh_vector</a>(dc,  Rd,  Rm,  Rn,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn, elsz)</td></tr>
<tr class="separator:ac21a30b3a44014fdb23b6e9be260788e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ef518a0ec4df2bd78a923f18f09d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a85ef518a0ec4df2bd78a923f18f09d0b">INSTR_CREATE_sqrdmlsh_vector_idx</a>(dc,  Rd,  Rm,  Rn,  index,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn, index, elsz)</td></tr>
<tr class="separator:a85ef518a0ec4df2bd78a923f18f09d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45c91320eb99ccd1c9bee1568c33ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae45c91320eb99ccd1c9bee1568c33ed2">INSTR_CREATE_fmlal2_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlal2, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:ae45c91320eb99ccd1c9bee1568c33ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99594e69ecde43c5562cb8554a2be528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a99594e69ecde43c5562cb8554a2be528">INSTR_CREATE_fmlal2_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlal2, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a99594e69ecde43c5562cb8554a2be528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d1d083e93ead2d81f117fa4426f079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad5d1d083e93ead2d81f117fa4426f079">INSTR_CREATE_faddp_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635af658f8773a62c9f35bcd2c4f3ad7a48c">OP_faddp</a>, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:ad5d1d083e93ead2d81f117fa4426f079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a126c82dd754cbea96f83adf1ab90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a57a126c82dd754cbea96f83adf1ab90f">INSTR_CREATE_faddp_scalar</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635af658f8773a62c9f35bcd2c4f3ad7a48c">OP_faddp</a>, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:a57a126c82dd754cbea96f83adf1ab90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06d00ba447c53f88fc86db0bf9e046c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab06d00ba447c53f88fc86db0bf9e046c">INSTR_CREATE_fmul_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ab06d00ba447c53f88fc86db0bf9e046c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8bdb77163204c73356b0b78d533764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afa8bdb77163204c73356b0b78d533764">INSTR_CREATE_fcmge_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmge, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:afa8bdb77163204c73356b0b78d533764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aadac5f3d0ae9215c9d1ec43a9cd123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6aadac5f3d0ae9215c9d1ec43a9cd123">INSTR_CREATE_fmaxnmp_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnmp, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a6aadac5f3d0ae9215c9d1ec43a9cd123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666ad3100c0e4d5a868c85518a0adc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a666ad3100c0e4d5a868c85518a0adc02">INSTR_CREATE_fmaxnmp_scalar</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxnmp, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:a666ad3100c0e4d5a868c85518a0adc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d6cbd615f69681a9fd805c89a5b462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a65d6cbd615f69681a9fd805c89a5b462">INSTR_CREATE_fmaxp_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxp, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a65d6cbd615f69681a9fd805c89a5b462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b60dfe2bb7f7cea83d1f868643e0fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7b60dfe2bb7f7cea83d1f868643e0fb3">INSTR_CREATE_fmaxp_scalar</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxp, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:a7b60dfe2bb7f7cea83d1f868643e0fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7488fc732bf38ab39363bb7717583f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7488fc732bf38ab39363bb7717583f13">INSTR_CREATE_facge_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facge, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a7488fc732bf38ab39363bb7717583f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1511cd9a2e5d0cf7f7781a9312265c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1511cd9a2e5d0cf7f7781a9312265c4a">INSTR_CREATE_facge</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_facge, Rd, Rn, Rm)</td></tr>
<tr class="separator:a1511cd9a2e5d0cf7f7781a9312265c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc334f076a31a98973fa1c7c3a3d8b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abc334f076a31a98973fa1c7c3a3d8b3f">INSTR_CREATE_fcmle_vector_zero</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmle, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0), Rn_elsz)</td></tr>
<tr class="separator:abc334f076a31a98973fa1c7c3a3d8b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ace37b43b5b740e65fbdfed0861b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac1ace37b43b5b740e65fbdfed0861b03">INSTR_CREATE_fcmle_zero</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmle, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:ac1ace37b43b5b740e65fbdfed0861b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6720c335021e6073001b2d574169e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6d6720c335021e6073001b2d574169e0">INSTR_CREATE_fcmlt_vector_zero</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmlt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0), Rn_elsz)</td></tr>
<tr class="separator:a6d6720c335021e6073001b2d574169e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aded956db769753dc8d4db7fce72be973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aded956db769753dc8d4db7fce72be973">INSTR_CREATE_fcmlt_zero</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmlt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:aded956db769753dc8d4db7fce72be973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a078fadaa0781798e261df9ad83c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa6a078fadaa0781798e261df9ad83c5a">INSTR_CREATE_fdiv_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a7e71d11c5c6122ae5e4b36a1624a33a6">OP_fdiv</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aa6a078fadaa0781798e261df9ad83c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63cd777a855e1d4f178209aae0e88f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a63cd777a855e1d4f178209aae0e88f67">INSTR_CREATE_eor_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:a63cd777a855e1d4f178209aae0e88f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af080a01108b75547d5520368e8725ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af080a01108b75547d5520368e8725ffc">INSTR_CREATE_bsl_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bsl, Rd, Rm, Rn)</td></tr>
<tr class="separator:af080a01108b75547d5520368e8725ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112956cffaae1dc6895dbf17eca3f18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a112956cffaae1dc6895dbf17eca3f18b">INSTR_CREATE_fminnmp_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnmp, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a112956cffaae1dc6895dbf17eca3f18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211e3b953027c9b5545a46eee8936f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a211e3b953027c9b5545a46eee8936f26">INSTR_CREATE_fminnmp_scalar</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnmp, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:a211e3b953027c9b5545a46eee8936f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac882c111f8d2012eb052b25b948df60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aac882c111f8d2012eb052b25b948df60">INSTR_CREATE_fminnmv_vector</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnmv, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:aac882c111f8d2012eb052b25b948df60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260480fc385b7290010abf1a0582345e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a260480fc385b7290010abf1a0582345e">INSTR_CREATE_fmlsl2_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlsl2, Rd, Rd, Rm, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a260480fc385b7290010abf1a0582345e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf22c83b76e85945c4398311f6b38985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adf22c83b76e85945c4398311f6b38985">INSTR_CREATE_fmlsl2_vector_idx</a>(dc,  Rd,  Rm,  Rn,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlsl2, Rd, Rd, Rm, Rn, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:adf22c83b76e85945c4398311f6b38985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4c1996b35741e76dddd7b88e4a7f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0a4c1996b35741e76dddd7b88e4a7f26">INSTR_CREATE_fabd_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fabd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a0a4c1996b35741e76dddd7b88e4a7f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa360426f624c3dd6a87ca6db38c2a748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa360426f624c3dd6a87ca6db38c2a748">INSTR_CREATE_facgt_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facgt, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:aa360426f624c3dd6a87ca6db38c2a748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85250d1957d27f0677d080e7544e3497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a85250d1957d27f0677d080e7544e3497">INSTR_CREATE_facgt</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_facgt, Rd, Rn, Rm)</td></tr>
<tr class="separator:a85250d1957d27f0677d080e7544e3497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e443e920377bbfa865ab06d880bcbce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9e443e920377bbfa865ab06d880bcbce">INSTR_CREATE_fcmgt_vector_zero</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0), Rn_elsz)</td></tr>
<tr class="separator:a9e443e920377bbfa865ab06d880bcbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec295fdbb8325aed5573aaf1e5af138c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aec295fdbb8325aed5573aaf1e5af138c">INSTR_CREATE_fcmgt_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:aec295fdbb8325aed5573aaf1e5af138c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a81ee0a6b07b667dfa1cb448f9f504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae7a81ee0a6b07b667dfa1cb448f9f504">INSTR_CREATE_fcmgt_zero</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmgt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:ae7a81ee0a6b07b667dfa1cb448f9f504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31370436b92b58886eaab6b6c3b91694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a31370436b92b58886eaab6b6c3b91694">INSTR_CREATE_fcmgt</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmgt, Rd, Rn, Rm)</td></tr>
<tr class="separator:a31370436b92b58886eaab6b6c3b91694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0a2df9b7dbb79234f4ffbc552c63e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8c0a2df9b7dbb79234f4ffbc552c63e0">INSTR_CREATE_fminp_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminp, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a8c0a2df9b7dbb79234f4ffbc552c63e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66375ed4d3afed3fa517a2e36c37885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae66375ed4d3afed3fa517a2e36c37885">INSTR_CREATE_fminp_scalar</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminp, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:ae66375ed4d3afed3fa517a2e36c37885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfa5a1dac95e9f16c91ce0bc68fb966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2bfa5a1dac95e9f16c91ce0bc68fb966">INSTR_CREATE_bit_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bit, Rd, Rm, Rn)</td></tr>
<tr class="separator:a2bfa5a1dac95e9f16c91ce0bc68fb966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a86d18f9e1572468404ea257c2c7bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2a86d18f9e1572468404ea257c2c7bc0">INSTR_CREATE_bif_vector</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bif, Rd, Rm, Rn)</td></tr>
<tr class="separator:a2a86d18f9e1572468404ea257c2c7bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f80bfde7dc5769f8896756090e3359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a39f80bfde7dc5769f8896756090e3359">INSTR_CREATE_fcvtas_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtas, Rd, Rm, width)</td></tr>
<tr class="separator:a39f80bfde7dc5769f8896756090e3359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e94410ee276f7dc74310227a6ec644a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2e94410ee276f7dc74310227a6ec644a">INSTR_CREATE_fcvtau_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtau, Rd, Rm, width)</td></tr>
<tr class="separator:a2e94410ee276f7dc74310227a6ec644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae727388719b11576552d341bd950c61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae727388719b11576552d341bd950c61e">INSTR_CREATE_fcvtms_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtms, Rd, Rm, width)</td></tr>
<tr class="separator:ae727388719b11576552d341bd950c61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad419e2f1df4b5d88ff20928f0044b479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad419e2f1df4b5d88ff20928f0044b479">INSTR_CREATE_fcvtmu_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtmu, Rd, Rm, width)</td></tr>
<tr class="separator:ad419e2f1df4b5d88ff20928f0044b479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74fe8f85e10f79411b096c69e0dbea1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a74fe8f85e10f79411b096c69e0dbea1f">INSTR_CREATE_fcvtns_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtns, Rd, Rm, width)</td></tr>
<tr class="separator:a74fe8f85e10f79411b096c69e0dbea1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af51804aed991178cad09922edc4cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8af51804aed991178cad09922edc4cbb">INSTR_CREATE_fcvtnu_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtnu, Rd, Rm, width)</td></tr>
<tr class="separator:a8af51804aed991178cad09922edc4cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55676c22da97bae46d8180c0dc25a85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a55676c22da97bae46d8180c0dc25a85a">INSTR_CREATE_fcvtps_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtps, Rd, Rm, width)</td></tr>
<tr class="separator:a55676c22da97bae46d8180c0dc25a85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db79c68bc5e96c4fa51caf9280abadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1db79c68bc5e96c4fa51caf9280abadf">INSTR_CREATE_fcvtpu_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtpu, Rd, Rm, width)</td></tr>
<tr class="separator:a1db79c68bc5e96c4fa51caf9280abadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142c918ead1255c87987abe73db40e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a142c918ead1255c87987abe73db40e4f">INSTR_CREATE_fcvtzs_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzs, Rd, Rm, width)</td></tr>
<tr class="separator:a142c918ead1255c87987abe73db40e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68769040c6d0fded0274fb696927b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac68769040c6d0fded0274fb696927b91">INSTR_CREATE_fcvtzu_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzu, Rd, Rm, width)</td></tr>
<tr class="separator:ac68769040c6d0fded0274fb696927b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f13977692db1c43470dd0a19776631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a70f13977692db1c43470dd0a19776631">INSTR_CREATE_fcvtzu_vector_fixed</a>(dc,  Rd,  Rm,  width,  fbits)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcvtzu, Rd, Rm, width, fbits)</td></tr>
<tr class="separator:a70f13977692db1c43470dd0a19776631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da4402c802338c83dd61c6f8cac3895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7da4402c802338c83dd61c6f8cac3895">INSTR_CREATE_sli_vector</a>(dc,  Rd,  Rn,  width,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sli, Rd, Rn, width, shift)</td></tr>
<tr class="separator:a7da4402c802338c83dd61c6f8cac3895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ff89ae82bc841c6fd7628a2a6c3d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac9ff89ae82bc841c6fd7628a2a6c3d28">INSTR_CREATE_uqshrn_vector</a>(dc,  Rd,  Rn,  width,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshrn, Rd, Rn, width, shift)</td></tr>
<tr class="separator:ac9ff89ae82bc841c6fd7628a2a6c3d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f86525989a6e0ba588b40018c53fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a22f86525989a6e0ba588b40018c53fff">INSTR_CREATE_ucvtf_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ucvtf, Rd, Rm, width)</td></tr>
<tr class="separator:a22f86525989a6e0ba588b40018c53fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774ec6ded3816ccc68e8af468392fbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a774ec6ded3816ccc68e8af468392fbfc">INSTR_CREATE_ucvtf_vector_fixed</a>(dc,  Rd,  Rm,  width,  fbits)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ucvtf, Rd, Rm, width, fbits)</td></tr>
<tr class="separator:a774ec6ded3816ccc68e8af468392fbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc508efe0efaabab26c7ee3ef4e6ec5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acc508efe0efaabab26c7ee3ef4e6ec5a">INSTR_CREATE_scvtf_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_scvtf, Rd, Rm, width)</td></tr>
<tr class="separator:acc508efe0efaabab26c7ee3ef4e6ec5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d05ce08141b439e93fd054cc2e1b12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9d05ce08141b439e93fd054cc2e1b12f">INSTR_CREATE_scvtf_vector_fixed</a>(dc,  Rd,  Rm,  width,  fbits)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_scvtf, Rd, Rm, width, fbits)</td></tr>
<tr class="separator:a9d05ce08141b439e93fd054cc2e1b12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c65c0822ccc8b8bf791700afaabdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac6c65c0822ccc8b8bf791700afaabdc5">INSTR_CREATE_sha512h</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sha512h, Rd, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:ac6c65c0822ccc8b8bf791700afaabdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6825d86e6e3eb090271e28c9f0369a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9a6825d86e6e3eb090271e28c9f0369a">INSTR_CREATE_sha512h2</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sha512h2, Rd, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a9a6825d86e6e3eb090271e28c9f0369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac741574720a2c7cd0c173e4373bf99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acac741574720a2c7cd0c173e4373bf99">INSTR_CREATE_sha512su0</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sha512su0, Rd, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:acac741574720a2c7cd0c173e4373bf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31df8ff4475e9655651a02058c30ddd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a31df8ff4475e9655651a02058c30ddd2">INSTR_CREATE_sha512su1</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sha512su1, Rd, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a31df8ff4475e9655651a02058c30ddd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e98dcd7e94634ff8a07b5ea2ffd2524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0e98dcd7e94634ff8a07b5ea2ffd2524">INSTR_CREATE_rax1</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rax1, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE</a>())</td></tr>
<tr class="separator:a0e98dcd7e94634ff8a07b5ea2ffd2524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d83506835ca09d5d0ee171dca743f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a64d83506835ca09d5d0ee171dca743f7">INSTR_CREATE_xar</a>(dc,  Rd,  Rn,  Rm,  imm6)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_xar, Rd, Rn, Rm, imm6, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE</a>())</td></tr>
<tr class="separator:a64d83506835ca09d5d0ee171dca743f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b524b0d2cd44796ee7aff471a13314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a33b524b0d2cd44796ee7aff471a13314">INSTR_CREATE_ldr_imm</a>(dc,  Rt,  Xn,  Rn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1c9e670f9ab49d768b74b280db5cae1a">OP_ldr</a>, Rt, Xn, Rn, Xn, imm)</td></tr>
<tr class="separator:a33b524b0d2cd44796ee7aff471a13314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0872986540822ce59775c827ba687e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0872986540822ce59775c827ba687e89">INSTR_CREATE_str_imm</a>(dc,  Rt,  Xt,  Xn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635aa6a46b02d917c3dc07fb77fc1864c37f">OP_str</a>, Rt, Xn, Xt, Xn, imm)</td></tr>
<tr class="separator:a0872986540822ce59775c827ba687e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983004a275780fdad98e1bf5e8bd3824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a983004a275780fdad98e1bf5e8bd3824">INSTR_CREATE_fmov_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fmov, Rd, Rm)</td></tr>
<tr class="separator:a983004a275780fdad98e1bf5e8bd3824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d53ec4da62f0398caedec60f0a23259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6d53ec4da62f0398caedec60f0a23259">INSTR_CREATE_fabs_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635aabde7dc0eaa966f2e3883ce0e5b9ddab">OP_fabs</a>, Rd, Rm)</td></tr>
<tr class="separator:a6d53ec4da62f0398caedec60f0a23259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d6e6e6b78ab3db9c63d5886bd168d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a01d6e6e6b78ab3db9c63d5886bd168d6">INSTR_CREATE_fneg_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fneg, Rd, Rm)</td></tr>
<tr class="separator:a01d6e6e6b78ab3db9c63d5886bd168d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31f8a750776f662d8bd3d9464c2136f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac31f8a750776f662d8bd3d9464c2136f">INSTR_CREATE_fsqrt_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a8fba87e8b9acefb21b7098f450616fa5">OP_fsqrt</a>, Rd, Rm)</td></tr>
<tr class="separator:ac31f8a750776f662d8bd3d9464c2136f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b97ed8bbd8aa01d3ab4cc643134d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac0b97ed8bbd8aa01d3ab4cc643134d41">INSTR_CREATE_fsqrt_vector</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a8fba87e8b9acefb21b7098f450616fa5">OP_fsqrt</a>, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:ac0b97ed8bbd8aa01d3ab4cc643134d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9200ac35921f8ae1a5ddac1075b4c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab9200ac35921f8ae1a5ddac1075b4c22">INSTR_CREATE_fcvt_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvt, Rd, Rm)</td></tr>
<tr class="separator:ab9200ac35921f8ae1a5ddac1075b4c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbbd135b9e567a9309420787a1dcba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afdbbd135b9e567a9309420787a1dcba4">INSTR_CREATE_fcvtas_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtas, Rd, Rm)</td></tr>
<tr class="separator:afdbbd135b9e567a9309420787a1dcba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a5fcb41d8104ce49230a38ea188b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae4a5fcb41d8104ce49230a38ea188b16">INSTR_CREATE_fcvtau_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtau, Rd, Rm)</td></tr>
<tr class="separator:ae4a5fcb41d8104ce49230a38ea188b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a75858995270bbe030b89b0d8f06c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a64a75858995270bbe030b89b0d8f06c8">INSTR_CREATE_fcvtms_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtms, Rd, Rm)</td></tr>
<tr class="separator:a64a75858995270bbe030b89b0d8f06c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d02ab866f4ea3fbb6af6fd3802ff2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9d02ab866f4ea3fbb6af6fd3802ff2b6">INSTR_CREATE_fcvtmu_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtmu, Rd, Rm)</td></tr>
<tr class="separator:a9d02ab866f4ea3fbb6af6fd3802ff2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4515e0e4a0e8397dc0fcd3503914c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3b4515e0e4a0e8397dc0fcd3503914c8">INSTR_CREATE_fcvtns_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtns, Rd, Rm)</td></tr>
<tr class="separator:a3b4515e0e4a0e8397dc0fcd3503914c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9581b0fcee9e222c63b62ec7780dc61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa9581b0fcee9e222c63b62ec7780dc61">INSTR_CREATE_fcvtnu_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtnu, Rd, Rm)</td></tr>
<tr class="separator:aa9581b0fcee9e222c63b62ec7780dc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f6ff7c79cc164b23b26466ee4aa723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae8f6ff7c79cc164b23b26466ee4aa723">INSTR_CREATE_fcvtps_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtps, Rd, Rm)</td></tr>
<tr class="separator:ae8f6ff7c79cc164b23b26466ee4aa723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af207262bd966f669aa903777dc4b1479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af207262bd966f669aa903777dc4b1479">INSTR_CREATE_fcvtpu_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtpu, Rd, Rm)</td></tr>
<tr class="separator:af207262bd966f669aa903777dc4b1479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6989de7bd5fa00099fc6d2a9d6ed0657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6989de7bd5fa00099fc6d2a9d6ed0657">INSTR_CREATE_fcvtzs_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtzs, Rd, Rm)</td></tr>
<tr class="separator:a6989de7bd5fa00099fc6d2a9d6ed0657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6847ba6fb3141fc1fa13ad7f914fe992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6847ba6fb3141fc1fa13ad7f914fe992">INSTR_CREATE_fcvtzs_scalar_fixed</a>(dc,  Rd,  Rm,  fbits)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzs, Rd, Rm, fbits)</td></tr>
<tr class="separator:a6847ba6fb3141fc1fa13ad7f914fe992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c42063e338740232e8968f8da272add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6c42063e338740232e8968f8da272add">INSTR_CREATE_fcvtzu_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtzu, Rd, Rm)</td></tr>
<tr class="separator:a6c42063e338740232e8968f8da272add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3d909c2c6ca6fbad6acf25cd5a96fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9d3d909c2c6ca6fbad6acf25cd5a96fe">INSTR_CREATE_fcvtzu_scalar_fixed</a>(dc,  Rd,  Rm,  fbits)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzu, Rd, Rm, fbits)</td></tr>
<tr class="separator:a9d3d909c2c6ca6fbad6acf25cd5a96fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbecbbf38e6ee22c0eb76211938cac0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abbecbbf38e6ee22c0eb76211938cac0e">INSTR_CREATE_ucvtf_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ucvtf, Rd, Rm)</td></tr>
<tr class="separator:abbecbbf38e6ee22c0eb76211938cac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6eed6bdd7c0fd182d851fb5c72bd47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af6eed6bdd7c0fd182d851fb5c72bd47a">INSTR_CREATE_ucvtf_scalar_fixed</a>(dc,  Rd,  Rm,  fbits)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ucvtf, Rd, Rm, fbits)</td></tr>
<tr class="separator:af6eed6bdd7c0fd182d851fb5c72bd47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6ce2bede30ab1d573d8d6bb0e39595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adf6ce2bede30ab1d573d8d6bb0e39595">INSTR_CREATE_scvtf_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_scvtf, Rd, Rm)</td></tr>
<tr class="separator:adf6ce2bede30ab1d573d8d6bb0e39595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f1b1f2aff9974237d6611d17c2f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a98f1b1f2aff9974237d6611d17c2f718">INSTR_CREATE_scvtf_scalar_fixed</a>(dc,  Rd,  Rm,  fbits)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_scvtf, Rd, Rm, fbits)</td></tr>
<tr class="separator:a98f1b1f2aff9974237d6611d17c2f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8987a7a6ceb76d4b4dabd906806ec7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8987a7a6ceb76d4b4dabd906806ec7fe">INSTR_CREATE_frintn_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintn, Rd, Rm)</td></tr>
<tr class="separator:a8987a7a6ceb76d4b4dabd906806ec7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d7e827b6acc92391482e85a179b71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab1d7e827b6acc92391482e85a179b71b">INSTR_CREATE_frintn_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintn, Rd, Rm, width)</td></tr>
<tr class="separator:ab1d7e827b6acc92391482e85a179b71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdc288c0d2a05622d3bc651b3e1c3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aecdc288c0d2a05622d3bc651b3e1c3da">INSTR_CREATE_frintp_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintp, Rd, Rm)</td></tr>
<tr class="separator:aecdc288c0d2a05622d3bc651b3e1c3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503b2fdbdbd4900af8550b8a45e7c7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a503b2fdbdbd4900af8550b8a45e7c7c7">INSTR_CREATE_frintp_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintp, Rd, Rm, width)</td></tr>
<tr class="separator:a503b2fdbdbd4900af8550b8a45e7c7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225e4b5f5a647f05d5675e1b4ee0233f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a225e4b5f5a647f05d5675e1b4ee0233f">INSTR_CREATE_frintm_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintm, Rd, Rm)</td></tr>
<tr class="separator:a225e4b5f5a647f05d5675e1b4ee0233f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8171027fc80130ca3e23428443b29028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8171027fc80130ca3e23428443b29028">INSTR_CREATE_frintm_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintm, Rd, Rm, width)</td></tr>
<tr class="separator:a8171027fc80130ca3e23428443b29028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc95e0e1ce522f25ead25b29babdfb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adc95e0e1ce522f25ead25b29babdfb9c">INSTR_CREATE_frintz_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintz, Rd, Rm)</td></tr>
<tr class="separator:adc95e0e1ce522f25ead25b29babdfb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353c600f0a01cf3bd44d473178fcec36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a353c600f0a01cf3bd44d473178fcec36">INSTR_CREATE_frintz_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintz, Rd, Rm, width)</td></tr>
<tr class="separator:a353c600f0a01cf3bd44d473178fcec36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84bbd8aef8b8ed5cf4d864d2932e5a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a84bbd8aef8b8ed5cf4d864d2932e5a84">INSTR_CREATE_frinta_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frinta, Rd, Rm)</td></tr>
<tr class="separator:a84bbd8aef8b8ed5cf4d864d2932e5a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13dbd43d931c91ee748a867ec0211af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a13dbd43d931c91ee748a867ec0211af3">INSTR_CREATE_frinta_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinta, Rd, Rm, width)</td></tr>
<tr class="separator:a13dbd43d931c91ee748a867ec0211af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8b5c6576b467481cf7c9c66d4e8789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abe8b5c6576b467481cf7c9c66d4e8789">INSTR_CREATE_frintx_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintx, Rd, Rm)</td></tr>
<tr class="separator:abe8b5c6576b467481cf7c9c66d4e8789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef44ad7274913fb18f4ce3d871502e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3ef44ad7274913fb18f4ce3d871502e0">INSTR_CREATE_frintx_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintx, Rd, Rm, width)</td></tr>
<tr class="separator:a3ef44ad7274913fb18f4ce3d871502e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02752f42a529a5602a4b55f8ec8db73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa02752f42a529a5602a4b55f8ec8db73">INSTR_CREATE_frinti_scalar</a>(dc,  Rd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frinti, Rd, Rm)</td></tr>
<tr class="separator:aa02752f42a529a5602a4b55f8ec8db73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a1867b3ce27daf80ea555d543c15d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa3a1867b3ce27daf80ea555d543c15d7">INSTR_CREATE_frinti_vector</a>(dc,  Rd,  Rm,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinti, Rd, Rm, width)</td></tr>
<tr class="separator:aa3a1867b3ce27daf80ea555d543c15d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9836c372ac3ee780fe4483376e791dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9836c372ac3ee780fe4483376e791dea">INSTR_CREATE_ldpsw</a>(dc,  Xt1,  Xt2,  Xn,  Xr,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a47af65dc21d4bd6534dc0659835d3ef0">instr_create_3dst_3src</a>(dc, OP_ldpsw, Xt1, Xt2, Xn, Xr, Xn, imm)</td></tr>
<tr class="separator:a9836c372ac3ee780fe4483376e791dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401d24353c7f8c99fbc34c108b077bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a401d24353c7f8c99fbc34c108b077bda">INSTR_CREATE_ldpsw_2</a>(dc,  Xt1,  Xt2,  Xn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a2a59f597dc596760981fdc1ea2ea296c">instr_create_2dst_1src</a>(dc, OP_ldpsw, Xt1, Xt2, Xn)</td></tr>
<tr class="separator:a401d24353c7f8c99fbc34c108b077bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6312cebc9c63e55df7c31b7183fd9b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6312cebc9c63e55df7c31b7183fd9b44">INSTR_CREATE_fmul_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:a6312cebc9c63e55df7c31b7183fd9b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3556f3e267cc8468d1b0bc4d323be08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3556f3e267cc8468d1b0bc4d323be08c">INSTR_CREATE_fdiv_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a7e71d11c5c6122ae5e4b36a1624a33a6">OP_fdiv</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:a3556f3e267cc8468d1b0bc4d323be08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5176fb190588b27c36fa51ec683feb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5176fb190588b27c36fa51ec683feb8b">INSTR_CREATE_fadd_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:a5176fb190588b27c36fa51ec683feb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae674d61c7f8eb4e104b764fd104a913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aae674d61c7f8eb4e104b764fd104a913">INSTR_CREATE_fsub_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Rd, Rm, Rn)</td></tr>
<tr class="separator:aae674d61c7f8eb4e104b764fd104a913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c20353b94caa8f983602dd6ca06b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a15c20353b94caa8f983602dd6ca06b18">INSTR_CREATE_fmax_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmax, Rd, Rm, Rn)</td></tr>
<tr class="separator:a15c20353b94caa8f983602dd6ca06b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ea2a10b1b79e5b7838332764802c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a87ea2a10b1b79e5b7838332764802c94">INSTR_CREATE_fmin_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmin, Rd, Rm, Rn)</td></tr>
<tr class="separator:a87ea2a10b1b79e5b7838332764802c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f395654e6adc8ba7cded39f26bde37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac7f395654e6adc8ba7cded39f26bde37">INSTR_CREATE_fmaxnm_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxnm, Rd, Rm, Rn)</td></tr>
<tr class="separator:ac7f395654e6adc8ba7cded39f26bde37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a682b3cc1c12a488fe991998db462a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae1a682b3cc1c12a488fe991998db462a">INSTR_CREATE_fminnm_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnm, Rd, Rm, Rn)</td></tr>
<tr class="separator:ae1a682b3cc1c12a488fe991998db462a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc220d40152e0225d4a0c9fdb4bc5a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adc220d40152e0225d4a0c9fdb4bc5a05">INSTR_CREATE_fnmul_scalar</a>(dc,  Rd,  Rm,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fnmul, Rd, Rm, Rn)</td></tr>
<tr class="separator:adc220d40152e0225d4a0c9fdb4bc5a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd35ac280e8db547e027264be9b4e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4bd35ac280e8db547e027264be9b4e9e">INSTR_CREATE_fmadd_scalar</a>(dc,  Rd,  Rm,  Rn,  Ra)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmadd, Rd, Rm, Rn, Ra)</td></tr>
<tr class="separator:a4bd35ac280e8db547e027264be9b4e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462fbc94f0ae8a3e6a1fa5e4d6ab022f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a462fbc94f0ae8a3e6a1fa5e4d6ab022f">INSTR_CREATE_fmsub_scalar</a>(dc,  Rd,  Rm,  Rn,  Ra)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmsub, Rd, Rm, Rn, Ra)</td></tr>
<tr class="separator:a462fbc94f0ae8a3e6a1fa5e4d6ab022f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09174bd613cee2ef115837c5c549e635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a09174bd613cee2ef115837c5c549e635">INSTR_CREATE_fnmadd_scalar</a>(dc,  Rd,  Rm,  Rn,  Ra)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fnmadd, Rd, Rm, Rn, Ra)</td></tr>
<tr class="separator:a09174bd613cee2ef115837c5c549e635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe5d591c7ea30bd3c47b2d98b964553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afbe5d591c7ea30bd3c47b2d98b964553">INSTR_CREATE_fnmsub_scalar</a>(dc,  Rd,  Rm,  Rn,  Ra)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fnmsub, Rd, Rm, Rn, Ra)</td></tr>
<tr class="separator:afbe5d591c7ea30bd3c47b2d98b964553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f566536bcee68a7603923282836ddcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6f566536bcee68a7603923282836ddcc">INSTR_CREATE_ld2_multi_2</a>(dc,  Vt1,  Vt2,  Xn,  disp,  offset,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a6c7ca3f0fd739b17eb90645e758cb3da">instr_create_3dst_4src</a>(dc, OP_ld2, Vt1, Vt2, Xn, disp, Xn, offset, elsz)</td></tr>
<tr class="separator:a6f566536bcee68a7603923282836ddcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc15e6ca4c1440827cd63b82e2a4ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2fc15e6ca4c1440827cd63b82e2a4ad8">INSTR_CREATE_ld2</a>(dc,  Vt1,  Vt2,  Xn,  index,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_ld2, Vt1, Vt2, Xn, index, elsz)</td></tr>
<tr class="separator:a2fc15e6ca4c1440827cd63b82e2a4ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7e813a828e1aeb8727784db59caa36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9c7e813a828e1aeb8727784db59caa36">INSTR_CREATE_ld2_2</a>(dc,  Vt1,  Vt2,  Xn,  Xnd,  index,  offset,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a976d788d99400de750150068ed547829">instr_create_3dst_5src</a>(dc, OP_ld2, Vt1, Vt2, Xn, Xnd, index, Xn, offset, elsz)</td></tr>
<tr class="separator:a9c7e813a828e1aeb8727784db59caa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962e3df116976cbb0b61299ca3f47155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a962e3df116976cbb0b61299ca3f47155">INSTR_CREATE_ld2r</a>(dc,  Vt1,  Vt2,  Xn,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2r, Vt1, Vt2, Xn, elsz)</td></tr>
<tr class="separator:a962e3df116976cbb0b61299ca3f47155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3638242688513dfe9832c16a3d902aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3638242688513dfe9832c16a3d902aa2">INSTR_CREATE_ld2r_2</a>(dc,  Vt1,  Vt2,  Xn,  Xnd,  Xm,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a6c7ca3f0fd739b17eb90645e758cb3da">instr_create_3dst_4src</a>(dc, OP_ld2r, Vt1, Vt2, Xn, Xnd, Xn, Xm, elsz)</td></tr>
<tr class="separator:a3638242688513dfe9832c16a3d902aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b31740f2009b00b9153f40e15d0a843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1b31740f2009b00b9153f40e15d0a843">INSTR_CREATE_ld3_multi</a>(dc,  Vt1,  Vt2,  Vt3,  Xn,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, elsz)</td></tr>
<tr class="separator:a1b31740f2009b00b9153f40e15d0a843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3effd3907fa44dd6e3d82eb4c885cf40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3effd3907fa44dd6e3d82eb4c885cf40">INSTR_CREATE_ld3_multi_2</a>(dc,  Vt1,  Vt2,  Vt3,  Xn,  Xnd,  Xm,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a803c6fc78c39eafc40555f498f5ed04d">instr_create_4dst_4src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, Xnd, Xn, Xm, elsz)</td></tr>
<tr class="separator:a3effd3907fa44dd6e3d82eb4c885cf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad310d8c79c4e7cc7d3e38a5a0b28f707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad310d8c79c4e7cc7d3e38a5a0b28f707">INSTR_CREATE_ld3</a>(dc,  Vt1,  Vt2,  Vt3,  Xn,  index,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a47af65dc21d4bd6534dc0659835d3ef0">instr_create_3dst_3src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, index, elsz)</td></tr>
<tr class="separator:ad310d8c79c4e7cc7d3e38a5a0b28f707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4990e04f39c7d65ff3b5c10fd98ee6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac4990e04f39c7d65ff3b5c10fd98ee6f">INSTR_CREATE_ld3_2</a>(dc,  Vt1,  Vt2,  Vt3,  Xn,  Xnd,  index,  offset,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a92fe366f58bfc16e5d024ba18208b431">instr_create_4dst_5src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, Xnd, index, Xn, offset, elsz)</td></tr>
<tr class="separator:ac4990e04f39c7d65ff3b5c10fd98ee6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3351ea7af4aad775dfc08980bd9d0e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3351ea7af4aad775dfc08980bd9d0e95">INSTR_CREATE_ld3r</a>(dc,  Vt1,  Vt2,  Vt3,  Xn,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3r, Vt1, Vt2, Vt3, Xn, elsz)</td></tr>
<tr class="separator:a3351ea7af4aad775dfc08980bd9d0e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3fca5f9c6e973b1deff75013ea6cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0b3fca5f9c6e973b1deff75013ea6cb3">INSTR_CREATE_ld3r_2</a>(dc,  Vt1,  Vt2,  Vt3,  Xn,  Xnd,  offset,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a803c6fc78c39eafc40555f498f5ed04d">instr_create_4dst_4src</a>(dc, OP_ld3r, Vt1, Vt2, Vt3, Xn, Xnd, Xn, offset, elsz)</td></tr>
<tr class="separator:a0b3fca5f9c6e973b1deff75013ea6cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81de1abcbe39c6992758898a97030845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a81de1abcbe39c6992758898a97030845">INSTR_CREATE_ld4_multi</a>(dc,  Vt1,  Vt2,  Vt3,  Vt4,  Xn,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4, Vt1, Vt2, Vt3, Vt4, Xn, elsz)</td></tr>
<tr class="separator:a81de1abcbe39c6992758898a97030845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab21703bb9fdf83e439aea77e31e4fd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab21703bb9fdf83e439aea77e31e4fd3b">INSTR_CREATE_ld4_multi_2</a>(dc,  Vt1,  Vt2,  Vt3,  Vt4,  Xn,  Xnd,  offset,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a70781d2a018072db770f63d7588d25b7">instr_create_5dst_4src</a>(dc, OP_ld4, Vt1, Vt2, Vt3, Vt4, Xn, Xnd, Xn, offset, elsz)</td></tr>
<tr class="separator:ab21703bb9fdf83e439aea77e31e4fd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacafd59755854b123377eda9f470e1c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aacafd59755854b123377eda9f470e1c4">INSTR_CREATE_ld4</a>(dc,  Vt1,  Vt2,  Vt3,  Vt4,  Xn,  index,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad948dcaad8d5a7f1ae70750bb1834e86">instr_create_4dst_3src</a>(dc, OP_ld4, Vt1, Vt2, Vt3, Vt4, Xn, index, elsz)</td></tr>
<tr class="separator:aacafd59755854b123377eda9f470e1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e5897206c663009c4d104fd9656da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a07e5897206c663009c4d104fd9656da8">INSTR_CREATE_ld4_2</a>(dc,  Vt1,  Vt2,  Vt3,  Vt4,  Xn,  Xnd,  index,  offset,  elsz)</td></tr>
<tr class="separator:a07e5897206c663009c4d104fd9656da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d44bbd384132e3f158f485bd0964b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac5d44bbd384132e3f158f485bd0964b8">INSTR_CREATE_ld4r</a>(dc,  Vt1,  Vt2,  Vt3,  Vt4,  Xn,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4r, Vt1, Vt2, Vt3, Vt4, Xn, elsz)</td></tr>
<tr class="separator:ac5d44bbd384132e3f158f485bd0964b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6c49442db022a0e6c3aa6ea65841c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adc6c49442db022a0e6c3aa6ea65841c5">INSTR_CREATE_ld4r_2</a>(dc,  Vt1,  Vt2,  Vt3,  Vt4,  Xn,  Xnd,  offset,  elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a70781d2a018072db770f63d7588d25b7">instr_create_5dst_4src</a>(dc, OP_ld4r, Vt1, Vt2, Vt3, Vt4, Xn, Xnd, Xn, offset, elsz)</td></tr>
<tr class="separator:adc6c49442db022a0e6c3aa6ea65841c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d73cb1c8c7db48787d942cdc03311e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1d73cb1c8c7db48787d942cdc03311e2">INSTR_CREATE_ld1_multi_1</a>(dc,  q,  r,  s)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1, q, r, s)</td></tr>
<tr class="separator:a1d73cb1c8c7db48787d942cdc03311e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63dd772b440767906efc610fb1421809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a63dd772b440767906efc610fb1421809">INSTR_CREATE_st1_multi_1</a>(dc,  r,  q,  s)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1, r, q, s)</td></tr>
<tr class="separator:a63dd772b440767906efc610fb1421809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01b8cc97b4548e4f4f8ab4e8ce5cb57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab01b8cc97b4548e4f4f8ab4e8ce5cb57">INSTR_CREATE_saddl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ab01b8cc97b4548e4f4f8ab4e8ce5cb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fba805f03fcd1f445ec0f5c74ce28be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0fba805f03fcd1f445ec0f5c74ce28be">INSTR_CREATE_saddl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a0fba805f03fcd1f445ec0f5c74ce28be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e3b5792bb314ede89e5e0c04e37d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a44e3b5792bb314ede89e5e0c04e37d1d">INSTR_CREATE_saddw_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddw, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a44e3b5792bb314ede89e5e0c04e37d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b77f8e4016a1f6b4c171b12e1db385a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1b77f8e4016a1f6b4c171b12e1db385a">INSTR_CREATE_saddw2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddw2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a1b77f8e4016a1f6b4c171b12e1db385a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7aa78ae7dffbbfa8a5166a16330b5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab7aa78ae7dffbbfa8a5166a16330b5f8">INSTR_CREATE_ssubl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ab7aa78ae7dffbbfa8a5166a16330b5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dff8724a28dcc322bfec1592fed1ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9dff8724a28dcc322bfec1592fed1ee2">INSTR_CREATE_ssubl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a9dff8724a28dcc322bfec1592fed1ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bce6d475c2b5de378c7375f6501d954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7bce6d475c2b5de378c7375f6501d954">INSTR_CREATE_ssubw_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubw, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a7bce6d475c2b5de378c7375f6501d954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d07af4c29c35544b3150822c30c758f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3d07af4c29c35544b3150822c30c758f">INSTR_CREATE_ssubw2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubw2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a3d07af4c29c35544b3150822c30c758f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc43110089ba027a90a94948a093af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9cc43110089ba027a90a94948a093af7">INSTR_CREATE_addhn_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addhn, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a9cc43110089ba027a90a94948a093af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d832072c9d576d861fe75796cf3de23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8d832072c9d576d861fe75796cf3de23">INSTR_CREATE_addhn2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addhn2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a8d832072c9d576d861fe75796cf3de23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d087771f548e2f10bc7b228e1305410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7d087771f548e2f10bc7b228e1305410">INSTR_CREATE_sabal_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabal, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a7d087771f548e2f10bc7b228e1305410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e74fe5bfba339fec9b755b43880274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a04e74fe5bfba339fec9b755b43880274">INSTR_CREATE_sabal2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabal2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a04e74fe5bfba339fec9b755b43880274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62fb645f27676f8efb9b58939251643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac62fb645f27676f8efb9b58939251643">INSTR_CREATE_subhn_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subhn, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ac62fb645f27676f8efb9b58939251643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562e2100e58f566e6a41c29e708a8182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a562e2100e58f566e6a41c29e708a8182">INSTR_CREATE_subhn2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subhn2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a562e2100e58f566e6a41c29e708a8182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7b1f18a95a00a9aff83deed4b7616d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aac7b1f18a95a00a9aff83deed4b7616d">INSTR_CREATE_sabdl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabdl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aac7b1f18a95a00a9aff83deed4b7616d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed0e51e3a278d8a9b2ffe440f9b72d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abed0e51e3a278d8a9b2ffe440f9b72d1">INSTR_CREATE_sabdl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabdl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:abed0e51e3a278d8a9b2ffe440f9b72d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade953b2a950412032ce491b59edb3b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ade953b2a950412032ce491b59edb3b4d">INSTR_CREATE_smlal_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea0988778ace5262922611e9d074d5ad85">OP_smlal</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ade953b2a950412032ce491b59edb3b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6b86727454636dfa55d783c42af12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aea6b86727454636dfa55d783c42af12f">INSTR_CREATE_smlal2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlal2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:aea6b86727454636dfa55d783c42af12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722b8325be2a78c58009c86ddfd12a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a722b8325be2a78c58009c86ddfd12a6e">INSTR_CREATE_sqdmlal_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlal, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a722b8325be2a78c58009c86ddfd12a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e047b8fdf8c4afa2e125c9a5fce0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad4e047b8fdf8c4afa2e125c9a5fce0ff">INSTR_CREATE_sqdmlal2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlal2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ad4e047b8fdf8c4afa2e125c9a5fce0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbe51a813d8d7c4068ff498235b3daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adfbe51a813d8d7c4068ff498235b3daf">INSTR_CREATE_smlsl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlsl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:adfbe51a813d8d7c4068ff498235b3daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8adae5652755ce24b0288e4339ee565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab8adae5652755ce24b0288e4339ee565">INSTR_CREATE_smlsl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlsl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ab8adae5652755ce24b0288e4339ee565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eac85b6c7fffbe1e4f14de83404503d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1eac85b6c7fffbe1e4f14de83404503d">INSTR_CREATE_sqdmlsl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlsl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a1eac85b6c7fffbe1e4f14de83404503d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241a231267b9365375caaf8101ab13dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a241a231267b9365375caaf8101ab13dc">INSTR_CREATE_sqdmlsl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlsl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a241a231267b9365375caaf8101ab13dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f37c873b39c1f023a5cffe2a9b00159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6f37c873b39c1f023a5cffe2a9b00159">INSTR_CREATE_smull_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea4099d7020c84c21fed97871309220c2e">OP_smull</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a6f37c873b39c1f023a5cffe2a9b00159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b89f46068aa7a5e2c12c5629403beee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7b89f46068aa7a5e2c12c5629403beee">INSTR_CREATE_smull2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smull2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a7b89f46068aa7a5e2c12c5629403beee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15108c778f9b5dba01a568f768d97e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a15108c778f9b5dba01a568f768d97e6b">INSTR_CREATE_sqdmull_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmull, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a15108c778f9b5dba01a568f768d97e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae978d6ab29947789b84a0edfc18162b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae978d6ab29947789b84a0edfc18162b7">INSTR_CREATE_sqdmull2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmull2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ae978d6ab29947789b84a0edfc18162b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5373d9298cf49a6acb35c9939f4c322b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5373d9298cf49a6acb35c9939f4c322b">INSTR_CREATE_pmull_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_pmull, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a5373d9298cf49a6acb35c9939f4c322b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18388c8087434df6034478b605a5530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac18388c8087434df6034478b605a5530">INSTR_CREATE_pmull2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_pmull2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ac18388c8087434df6034478b605a5530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a28b0aa1db3174064e8f44750c82dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6a28b0aa1db3174064e8f44750c82dcc">INSTR_CREATE_uaddl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a6a28b0aa1db3174064e8f44750c82dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74fe1941f10bee301e7e538ddb588602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a74fe1941f10bee301e7e538ddb588602">INSTR_CREATE_uaddl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a74fe1941f10bee301e7e538ddb588602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc18f07dd235c2a72d430809b021ba98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acc18f07dd235c2a72d430809b021ba98">INSTR_CREATE_uaddw_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddw, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:acc18f07dd235c2a72d430809b021ba98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59c0eca74a4538102d7418e8cef9981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae59c0eca74a4538102d7418e8cef9981">INSTR_CREATE_uaddw2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddw2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ae59c0eca74a4538102d7418e8cef9981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc40f3aca9f2fdbe9624dfff238afda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adc40f3aca9f2fdbe9624dfff238afda1">INSTR_CREATE_usubl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:adc40f3aca9f2fdbe9624dfff238afda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397c72454593a88d75667c1e19174855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a397c72454593a88d75667c1e19174855">INSTR_CREATE_usubl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a397c72454593a88d75667c1e19174855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8af9d8829e92d545c4416cd86a1802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1e8af9d8829e92d545c4416cd86a1802">INSTR_CREATE_usubw_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubw, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a1e8af9d8829e92d545c4416cd86a1802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765336f2af73dffffda0f2deb87cd7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a765336f2af73dffffda0f2deb87cd7c5">INSTR_CREATE_usubw2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubw2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a765336f2af73dffffda0f2deb87cd7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad681a875b551577de62452a47724dac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad681a875b551577de62452a47724dac7">INSTR_CREATE_raddhn_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_raddhn, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ad681a875b551577de62452a47724dac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28d85ee19c1a5f6b6d5d2a28e8c3f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae28d85ee19c1a5f6b6d5d2a28e8c3f25">INSTR_CREATE_raddhn2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_raddhn2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ae28d85ee19c1a5f6b6d5d2a28e8c3f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719f0041510be0a01b2c527880bb0231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a719f0041510be0a01b2c527880bb0231">INSTR_CREATE_uabal_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabal, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a719f0041510be0a01b2c527880bb0231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488db39302f8327134d5dda265df579f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a488db39302f8327134d5dda265df579f">INSTR_CREATE_uabal2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabal2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a488db39302f8327134d5dda265df579f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0026aeb4a45477da6d7f2b8af63e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adb0026aeb4a45477da6d7f2b8af63e9a">INSTR_CREATE_rsubhn_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rsubhn, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:adb0026aeb4a45477da6d7f2b8af63e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd920eadddb5881e865208d6abd89f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2cd920eadddb5881e865208d6abd89f6">INSTR_CREATE_rsubhn2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rsubhn2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a2cd920eadddb5881e865208d6abd89f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93d533826c8f86c5d611acb287e5bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab93d533826c8f86c5d611acb287e5bbf">INSTR_CREATE_uabdl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabdl, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:ab93d533826c8f86c5d611acb287e5bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbd31c7bbf0af2ca4a2c4eca054b35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2dbd31c7bbf0af2ca4a2c4eca054b35b">INSTR_CREATE_uabdl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabdl2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a2dbd31c7bbf0af2ca4a2c4eca054b35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3814c5f8a744542cdfbdd59440a89ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3814c5f8a744542cdfbdd59440a89ff6">INSTR_CREATE_umlal_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea13fd20e8386a92999a6ae88a7f018532">OP_umlal</a>, Rd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a3814c5f8a744542cdfbdd59440a89ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8461589463e06d31a31c709aa2253145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8461589463e06d31a31c709aa2253145">INSTR_CREATE_umlal2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlal2, Rd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a8461589463e06d31a31c709aa2253145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464122310aac375dd56481c14dfd8fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a464122310aac375dd56481c14dfd8fba">INSTR_CREATE_umlsl_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlsl, Rd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a464122310aac375dd56481c14dfd8fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e351e3b781d9bd67a69915c0061518d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5e351e3b781d9bd67a69915c0061518d">INSTR_CREATE_umlsl2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlsl2, Rd, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a5e351e3b781d9bd67a69915c0061518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485627318c52c4e45dd9456df6ff9931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a485627318c52c4e45dd9456df6ff9931">INSTR_CREATE_umull_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaf3a58f323f14881f941342b3087c826d">OP_umull</a>, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:a485627318c52c4e45dd9456df6ff9931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb686b71b0c5a1b2c5120587794cbbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afeb686b71b0c5a1b2c5120587794cbbe">INSTR_CREATE_umull2_vector</a>(dc,  Rd,  Rm,  Rn,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umull2, Rd, Rm, Rn, width)</td></tr>
<tr class="separator:afeb686b71b0c5a1b2c5120587794cbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2de86bc1ac89b49ad589bba0d1908c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6a2de86bc1ac89b49ad589bba0d1908c">INSTR_CREATE_fmov_vector_imm</a>(dc,  Rd,  f,  width)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmov, Rd, f, width)</td></tr>
<tr class="separator:a6a2de86bc1ac89b49ad589bba0d1908c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e89e0b76296aea926301caff214b54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2e89e0b76296aea926301caff214b54b">INSTR_CREATE_fmov_scalar_imm</a>(dc,  Rd,  f)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fmov, Rd, f)</td></tr>
<tr class="separator:a2e89e0b76296aea926301caff214b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351b41d58b0d7a0ad2ef9ce485302dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a351b41d58b0d7a0ad2ef9ce485302dd8">INSTR_CREATE_ldlar</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldlar, Rt, Rn)</td></tr>
<tr class="separator:a351b41d58b0d7a0ad2ef9ce485302dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab462c7a6d52e799c2e0672d99eba4e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab462c7a6d52e799c2e0672d99eba4e9c">INSTR_CREATE_ldlarb</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldlarb, Rt, Rn)</td></tr>
<tr class="separator:ab462c7a6d52e799c2e0672d99eba4e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e13251cacf0f2df6788b125e2f6b353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3e13251cacf0f2df6788b125e2f6b353">INSTR_CREATE_ldlarh</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldlarh, Rt, Rn)</td></tr>
<tr class="separator:a3e13251cacf0f2df6788b125e2f6b353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf16cf83601b7cac2bcb48a956aa40dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abf16cf83601b7cac2bcb48a956aa40dc">INSTR_CREATE_stllr</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stllr, Rt, Rn)</td></tr>
<tr class="separator:abf16cf83601b7cac2bcb48a956aa40dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15b998ffe7d882dd865d2d0f67f23f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae15b998ffe7d882dd865d2d0f67f23f5">INSTR_CREATE_stllrb</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stllrb, Rt, Rn)</td></tr>
<tr class="separator:ae15b998ffe7d882dd865d2d0f67f23f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b27d3f9c460eed8002d94b2f6dc73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a04b27d3f9c460eed8002d94b2f6dc73f">INSTR_CREATE_stllrh</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stllrh, Rt, Rn)</td></tr>
<tr class="separator:a04b27d3f9c460eed8002d94b2f6dc73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf913a3be4324b90073e02d48cc37e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abf913a3be4324b90073e02d48cc37e0d">INSTR_CREATE_ldapr</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), OP_ldapr, (Rt), (mem))</td></tr>
<tr class="separator:abf913a3be4324b90073e02d48cc37e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab54b768e24918179f2720627e30ae973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab54b768e24918179f2720627e30ae973">INSTR_CREATE_ldaprb</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), OP_ldaprb, (Rt), (mem))</td></tr>
<tr class="separator:ab54b768e24918179f2720627e30ae973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905082ad834fcf7ea24c722904eb7f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a905082ad834fcf7ea24c722904eb7f0f">INSTR_CREATE_ldaprh</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), OP_ldaprh, (Rt), (mem))</td></tr>
<tr class="separator:a905082ad834fcf7ea24c722904eb7f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0ef16f9e3f4c890e5ca32a063fa349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9e0ef16f9e3f4c890e5ca32a063fa349">INSTR_CREATE_sm3partw1_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sm3partw1, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a9e0ef16f9e3f4c890e5ca32a063fa349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38982762613355c7477c6613e9d92681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a38982762613355c7477c6613e9d92681">INSTR_CREATE_sm3partw2_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sm3partw2, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:a38982762613355c7477c6613e9d92681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6120cd5c021ae16a36f9827e35fbd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6d6120cd5c021ae16a36f9827e35fbd1">INSTR_CREATE_sm3ss1_vector</a>(dc,  Rd,  Rn,  Rm,  Ra,  Ra_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3ss1, Rd, Rn, Rm, Ra, Ra_elsz)</td></tr>
<tr class="separator:a6d6120cd5c021ae16a36f9827e35fbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8b4202a30cf5439f02fb00632f0a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aae8b4202a30cf5439f02fb00632f0a64">INSTR_CREATE_sm3tt1a_vector_indexed</a>(dc,  Rd,  Rn,  Rm,  imm2,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt1a, Rd, Rn, Rm, imm2, Rm_elsz)</td></tr>
<tr class="separator:aae8b4202a30cf5439f02fb00632f0a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32e42adad7e0b4946a16eeb89628ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa32e42adad7e0b4946a16eeb89628ed6">INSTR_CREATE_sm3tt1b_vector_indexed</a>(dc,  Rd,  Rn,  Rm,  imm2,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt1b, Rd, Rn, Rm, imm2, Rm_elsz)</td></tr>
<tr class="separator:aa32e42adad7e0b4946a16eeb89628ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aca29dfc7700401bbdf9039f876da64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4aca29dfc7700401bbdf9039f876da64">INSTR_CREATE_sm3tt2a_vector_indexed</a>(dc,  Rd,  Rn,  Rm,  imm2,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt2a, Rd, Rn, Rm, imm2, Rm_elsz)</td></tr>
<tr class="separator:a4aca29dfc7700401bbdf9039f876da64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb519d88a648193384b9a6038b69c95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adb519d88a648193384b9a6038b69c95f">INSTR_CREATE_sm3tt2b_vector_indexed</a>(dc,  Rd,  Rn,  Rm,  imm2,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt2b, Rd, Rn, Rm, imm2, Rm_elsz)</td></tr>
<tr class="separator:adb519d88a648193384b9a6038b69c95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf416c051649a24ba3fee9d7be17fd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acf416c051649a24ba3fee9d7be17fd90">INSTR_CREATE_sm4e_vector</a>(dc,  Rd,  Rn,  Rn_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sm4e, Rd, Rn, Rn_elsz)</td></tr>
<tr class="separator:acf416c051649a24ba3fee9d7be17fd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80429a0675d2a59fab533368c3032f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad80429a0675d2a59fab533368c3032f6">INSTR_CREATE_sm4ekey_vector</a>(dc,  Rd,  Rn,  Rm,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sm4ekey, Rd, Rn, Rm, Rm_elsz)</td></tr>
<tr class="separator:ad80429a0675d2a59fab533368c3032f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d40784ab31aefdd486a1dc6e9c9821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5d40784ab31aefdd486a1dc6e9c9821d">INSTR_CREATE_bcax</a>(dc,  Rd,  Rn,  Rm,  Ra)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bcax, Rd, Rn, Rm, Ra, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a5d40784ab31aefdd486a1dc6e9c9821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2559f746a2715c76321cdf7c1a323e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2559f746a2715c76321cdf7c1a323e25">INSTR_CREATE_eor3</a>(dc,  Rd,  Rn,  Rm,  Ra)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_eor3, Rd, Rn, Rm, Ra, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a2559f746a2715c76321cdf7c1a323e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1667ee46b0f1dc66bafb003851d3596b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1667ee46b0f1dc66bafb003851d3596b">INSTR_CREATE_esb</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_esb)</td></tr>
<tr class="separator:a1667ee46b0f1dc66bafb003851d3596b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8ba72b462af9953475812bd8c575b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a42a8ba72b462af9953475812bd8c575b">INSTR_CREATE_psb_csync</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_psb)</td></tr>
<tr class="separator:a42a8ba72b462af9953475812bd8c575b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb8da4e590ad012f591a8d3f91ddbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afeb8da4e590ad012f591a8d3f91ddbfd">INSTR_CREATE_fccmp</a>(dc,  Rn,  Rm,  nzcv,  condition_code)&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_fccmp, Rn, Rm, nzcv), (condition_code))</td></tr>
<tr class="separator:afeb8da4e590ad012f591a8d3f91ddbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27a3fbf4f24a093af80e37c3f42ff74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab27a3fbf4f24a093af80e37c3f42ff74">INSTR_CREATE_fccmpe</a>(dc,  Rn,  Rm,  nzcv,  condition_code)&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_fccmpe, Rn, Rm, nzcv), (condition_code))</td></tr>
<tr class="separator:ab27a3fbf4f24a093af80e37c3f42ff74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63479cfe58361461ea4b359e5aca51d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a63479cfe58361461ea4b359e5aca51d7">INSTR_CREATE_fcsel</a>(dc,  Rd,  Rn,  Rm,  condition_code)&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcsel, Rd, Rn, Rm), (condition_code))</td></tr>
<tr class="separator:a63479cfe58361461ea4b359e5aca51d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf164541da88d0722f76c1023264f7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acf164541da88d0722f76c1023264f7b9">INSTR_CREATE_fcmp_zero</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmp, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:acf164541da88d0722f76c1023264f7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae381647bf0d61287a6dcb3b585e86649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae381647bf0d61287a6dcb3b585e86649">INSTR_CREATE_fcmp</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmp, Rn, Rm)</td></tr>
<tr class="separator:ae381647bf0d61287a6dcb3b585e86649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d11d6fb901d5b1cae9989231ba4d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af5d11d6fb901d5b1cae9989231ba4d34">INSTR_CREATE_fcmpe_zero</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmpe, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:af5d11d6fb901d5b1cae9989231ba4d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211102319023eecb45fd67e75a280020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a211102319023eecb45fd67e75a280020">INSTR_CREATE_fcmpe</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmpe, Rn, Rm)</td></tr>
<tr class="separator:a211102319023eecb45fd67e75a280020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363643eb33dfd2551b09b5fb2f4e6d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a363643eb33dfd2551b09b5fb2f4e6d42">INSTR_CREATE_sdot_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sdot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a363643eb33dfd2551b09b5fb2f4e6d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d54ea87d8f42d6787b66e62ad96a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa2d54ea87d8f42d6787b66e62ad96a6f">INSTR_CREATE_sdot_vector_indexed</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sdot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:aa2d54ea87d8f42d6787b66e62ad96a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46859f566dab04b5c4af6c0e27fa08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa46859f566dab04b5c4af6c0e27fa08c">INSTR_CREATE_udot_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_udot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:aa46859f566dab04b5c4af6c0e27fa08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce79c85b606354c09291ab6223cf644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9ce79c85b606354c09291ab6223cf644">INSTR_CREATE_udot_vector_indexed</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_udot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a9ce79c85b606354c09291ab6223cf644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564b47e517e1fd8dfe5b20027a511c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a564b47e517e1fd8dfe5b20027a511c58">INSTR_CREATE_bfcvt</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_bfcvt, Rd, Rn)</td></tr>
<tr class="separator:a564b47e517e1fd8dfe5b20027a511c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e27e5c7ba581d8c8c737465d040a9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4e27e5c7ba581d8c8c737465d040a9b0">INSTR_CREATE_bfcvtn2_vector</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bfcvtn2, Rd, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE</a>())</td></tr>
<tr class="separator:a4e27e5c7ba581d8c8c737465d040a9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba410031066dfe2cc9e2d6514054ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0ba410031066dfe2cc9e2d6514054ba1">INSTR_CREATE_bfcvtn_vector</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bfcvtn, Rd, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE</a>())</td></tr>
<tr class="separator:a0ba410031066dfe2cc9e2d6514054ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960297fc133458cf9bd3d741eaae1028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a960297fc133458cf9bd3d741eaae1028">INSTR_CREATE_bfdot_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfdot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a960297fc133458cf9bd3d741eaae1028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9532995f0a8cfa50b266d293dec38d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab9532995f0a8cfa50b266d293dec38d9">INSTR_CREATE_bfdot_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_bfdot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:ab9532995f0a8cfa50b266d293dec38d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6af37d6eb31b841733c5ffe7aca099b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa6af37d6eb31b841733c5ffe7aca099b">INSTR_CREATE_bfmlalb_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalb, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:aa6af37d6eb31b841733c5ffe7aca099b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e7a65ab3da5a50656e6f25cb285676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac2e7a65ab3da5a50656e6f25cb285676">INSTR_CREATE_bfmlalb_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_bfmlalb, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:ac2e7a65ab3da5a50656e6f25cb285676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add79b4bd575b6b77d3618e348b42b2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#add79b4bd575b6b77d3618e348b42b2a8">INSTR_CREATE_bfmlalt_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalt, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:add79b4bd575b6b77d3618e348b42b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4629a396d91ae496ba3ce9d7462b5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae4629a396d91ae496ba3ce9d7462b5c6">INSTR_CREATE_bfmlalt_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_bfmlalt, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:ae4629a396d91ae496ba3ce9d7462b5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5712c6024d9265a75a074ab3a6c98eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5712c6024d9265a75a074ab3a6c98eb7">INSTR_CREATE_bfmmla_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmmla, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td></tr>
<tr class="separator:a5712c6024d9265a75a074ab3a6c98eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0e426e21d8704cc093d526f0f2cc20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aec0e426e21d8704cc093d526f0f2cc20">INSTR_CREATE_smmla_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaff4b6740c17dd5e092fe3138e0d433ff">OP_smmla</a>, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:aec0e426e21d8704cc093d526f0f2cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c47e71f8a62949638cf00238746985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a70c47e71f8a62949638cf00238746985">INSTR_CREATE_sudot_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sudot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a70c47e71f8a62949638cf00238746985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31beb397e40a457499428f8223630132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a31beb397e40a457499428f8223630132">INSTR_CREATE_ummla_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_ummla, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a31beb397e40a457499428f8223630132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab56e3878240d507116b10bafb2dac33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aab56e3878240d507116b10bafb2dac33">INSTR_CREATE_usmmla_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_usmmla, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:aab56e3878240d507116b10bafb2dac33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2646f64dde5d295f025adfce4e2e18e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2646f64dde5d295f025adfce4e2e18e3">INSTR_CREATE_usdot_vector</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_usdot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a2646f64dde5d295f025adfce4e2e18e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afd6a2650e9c9d4d753fc2bf53e0eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4afd6a2650e9c9d4d753fc2bf53e0eaf">INSTR_CREATE_usdot_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_usdot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td></tr>
<tr class="separator:a4afd6a2650e9c9d4d753fc2bf53e0eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf935c9daf7aac182b1ccf6c50e4571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2cf935c9daf7aac182b1ccf6c50e4571">INSTR_CREATE_fcadd_vector</a>(dc,  Rd,  Rn,  Rm,  rot,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcadd, Rd, Rd, Rn, Rm, rot, Rm_elsz)</td></tr>
<tr class="separator:a2cf935c9daf7aac182b1ccf6c50e4571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a90b2323b776e84a545bdebe54e1ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a65a90b2323b776e84a545bdebe54e1ee">INSTR_CREATE_fcmla_vector</a>(dc,  Rd,  Rn,  Rm,  rot,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcmla, Rd, Rd, Rn, Rm, rot, Rm_elsz)</td></tr>
<tr class="separator:a65a90b2323b776e84a545bdebe54e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0f5e7b5002115493b8ded812b2e4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5c0f5e7b5002115493b8ded812b2e4b8">INSTR_CREATE_fcmla_vector_idx</a>(dc,  Rd,  Rn,  Rm,  index,  rot,  Rm_elsz)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a0f959753ac522488db7436168624ed5b">instr_create_1dst_6src</a>(dc, OP_fcmla, Rd, Rd, Rn, Rm, index, rot, Rm_elsz)</td></tr>
<tr class="separator:a5c0f5e7b5002115493b8ded812b2e4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb9dd63d2b89c90bbde7f7d95abda76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7bb9dd63d2b89c90bbde7f7d95abda76">INSTR_CREATE_orr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a7bb9dd63d2b89c90bbde7f7d95abda76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954c30a5ec27d898752b81fcf01b2ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a954c30a5ec27d898752b81fcf01b2ee3">INSTR_CREATE_eor_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a954c30a5ec27d898752b81fcf01b2ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad12bfc508a00d4fef5f52182abbaf737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad12bfc508a00d4fef5f52182abbaf737">INSTR_CREATE_and_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:ad12bfc508a00d4fef5f52182abbaf737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf85a0646ebcf551c2016eb63ca2128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aadf85a0646ebcf551c2016eb63ca2128">INSTR_CREATE_bic_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:aadf85a0646ebcf551c2016eb63ca2128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a82bdae6a7b6f070e3cd00fcaad5747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5a82bdae6a7b6f070e3cd00fcaad5747">INSTR_CREATE_movprfx_vector</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_movprfx, Zd, Zn)</td></tr>
<tr class="separator:a5a82bdae6a7b6f070e3cd00fcaad5747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d095f0e70a9c0a5281a780398441d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab7d095f0e70a9c0a5281a780398441d9">INSTR_CREATE_movprfx_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_movprfx, Zd, Pg, Zn)</td></tr>
<tr class="separator:ab7d095f0e70a9c0a5281a780398441d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05aa658e448ce0f676c95c07ff09e218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a05aa658e448ce0f676c95c07ff09e218">INSTR_CREATE_sqadd_sve_shift</a>(dc,  Zdn,  imm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqadd, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:a05aa658e448ce0f676c95c07ff09e218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48d428f533bebaa75a6e2791b03bc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab48d428f533bebaa75a6e2791b03bc65">INSTR_CREATE_sqadd_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqadd, Zd, Zn, Zm)</td></tr>
<tr class="separator:ab48d428f533bebaa75a6e2791b03bc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9dedc4fa47cdeb2490e7ac98f654a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0c9dedc4fa47cdeb2490e7ac98f654a4">INSTR_CREATE_sqsub_sve_shift</a>(dc,  Zdn,  imm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqsub, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:a0c9dedc4fa47cdeb2490e7ac98f654a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2d6cad51db3d4980f94b9b6aa97aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6e2d6cad51db3d4980f94b9b6aa97aab">INSTR_CREATE_sqsub_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqsub, Zd, Zn, Zm)</td></tr>
<tr class="separator:a6e2d6cad51db3d4980f94b9b6aa97aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f4c04a0788ffe1e496572d5c37faa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a03f4c04a0788ffe1e496572d5c37faa1">INSTR_CREATE_sub_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a03f4c04a0788ffe1e496572d5c37faa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79a22a7a61ef4ed2ffe59b29d1cdcd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa79a22a7a61ef4ed2ffe59b29d1cdcd0">INSTR_CREATE_sub_sve_shift</a>(dc,  Zdn,  imm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:aa79a22a7a61ef4ed2ffe59b29d1cdcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84afae3df58e90c0aaa046733ab7219f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a84afae3df58e90c0aaa046733ab7219f">INSTR_CREATE_sub_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:a84afae3df58e90c0aaa046733ab7219f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50328be536f3a54d37e70d6b9f942223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a50328be536f3a54d37e70d6b9f942223">INSTR_CREATE_subr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a50328be536f3a54d37e70d6b9f942223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cbfb29062f88bd78e3a9e4f42a9b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a61cbfb29062f88bd78e3a9e4f42a9b57">INSTR_CREATE_subr_sve_shift</a>(dc,  Zdn,  imm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_subr, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:a61cbfb29062f88bd78e3a9e4f42a9b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b3155edd0cc34b827602cd5bc8b5e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3b3155edd0cc34b827602cd5bc8b5e78">INSTR_CREATE_uqadd_sve_shift</a>(dc,  Zdn,  imm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqadd, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:a3b3155edd0cc34b827602cd5bc8b5e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b46a171cbfac087befb91bf23eb24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac5b46a171cbfac087befb91bf23eb24d">INSTR_CREATE_uqadd_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqadd, Zd, Zn, Zm)</td></tr>
<tr class="separator:ac5b46a171cbfac087befb91bf23eb24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4120185f2c23ed5acee9828a922a9cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4120185f2c23ed5acee9828a922a9cb3">INSTR_CREATE_uqsub_sve_shift</a>(dc,  Zdn,  imm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqsub, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:a4120185f2c23ed5acee9828a922a9cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cdf8afff13b3789784f9d5b8e5c453d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7cdf8afff13b3789784f9d5b8e5c453d">INSTR_CREATE_uqsub_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqsub, Zd, Zn, Zm)</td></tr>
<tr class="separator:a7cdf8afff13b3789784f9d5b8e5c453d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a87935bd011a9dbef03a4138d27ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae9a87935bd011a9dbef03a4138d27ba0">INSTR_CREATE_add_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:ae9a87935bd011a9dbef03a4138d27ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac75388788337d2ae6c20bb896a78da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aac75388788337d2ae6c20bb896a78da9">INSTR_CREATE_add_sve_shift</a>(dc,  Zdn,  imm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:aac75388788337d2ae6c20bb896a78da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d0f0b7fad176b301539c3e9254771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a14d0f0b7fad176b301539c3e9254771b">INSTR_CREATE_add_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:a14d0f0b7fad176b301539c3e9254771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a6be50b7bccd2b15b4b1f907f57be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab2a6be50b7bccd2b15b4b1f907f57be5">INSTR_CREATE_cpy_sve_shift_pred</a>(dc,  Zd,  Pg,  simm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#ac66ed756685baa72f1882773dce5e297">OP_cpy</a>, Zd, Pg, simm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:ab2a6be50b7bccd2b15b4b1f907f57be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda84a15f7bc4fa223b3d0db2aaaed19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acda84a15f7bc4fa223b3d0db2aaaed19">INSTR_CREATE_cpy_sve_pred</a>(dc,  Zd,  Pg,  Rn_or_Vn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#ac66ed756685baa72f1882773dce5e297">OP_cpy</a>, Zd, Pg, Rn_or_Vn)</td></tr>
<tr class="separator:acda84a15f7bc4fa223b3d0db2aaaed19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb809d6cee4154329743236941895e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acb809d6cee4154329743236941895e42">INSTR_CREATE_ptest_sve_pred</a>(dc,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6d0764b65b61ae76ca4827404660494f">OP_ptest</a>, Pg, Pn)</td></tr>
<tr class="separator:acb809d6cee4154329743236941895e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372619de69bae4c78b95e013b198ec48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a372619de69bae4c78b95e013b198ec48">INSTR_CREATE_mad_sve_pred</a>(dc,  Zdn,  Pg,  Zm,  Za)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_mad, Zdn, Zdn, Pg, Zm, Za)</td></tr>
<tr class="separator:a372619de69bae4c78b95e013b198ec48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6623c5e9e40cc485764adab0486c4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac6623c5e9e40cc485764adab0486c4ba">INSTR_CREATE_mla_sve_pred</a>(dc,  Zda,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea31e7e26dc21e2a937396bd44aa3ddbe8">OP_mla</a>, Zda, Zda, Pg, Zn, Zm)</td></tr>
<tr class="separator:ac6623c5e9e40cc485764adab0486c4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6b99c3c78f103f098e102a07d0f585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aeb6b99c3c78f103f098e102a07d0f585">INSTR_CREATE_mls_sve_pred</a>(dc,  Zda,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ead0e9d73723ad463d10945c66ca5abd23">OP_mls</a>, Zda, Zda, Pg, Zn, Zm)</td></tr>
<tr class="separator:aeb6b99c3c78f103f098e102a07d0f585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e5e36062330e8232bdf9d8738d4862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a13e5e36062330e8232bdf9d8738d4862">INSTR_CREATE_msb_sve_pred</a>(dc,  Zdn,  Pg,  Zm,  Za)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_msb, Zdn, Zdn, Pg, Zm, Za)</td></tr>
<tr class="separator:a13e5e36062330e8232bdf9d8738d4862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbe31a111bf71b84d0899c3f38f49b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7dbe31a111bf71b84d0899c3f38f49b0">INSTR_CREATE_mul_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ae0a7af6112e465dece6e607bba0a8a42">OP_mul</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a7dbe31a111bf71b84d0899c3f38f49b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf50c5be4cfc0f81a40e09612d1a94a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aabf50c5be4cfc0f81a40e09612d1a94a">INSTR_CREATE_mul_sve</a>(dc,  Zdn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ae0a7af6112e465dece6e607bba0a8a42">OP_mul</a>, Zdn, Zdn, simm)</td></tr>
<tr class="separator:aabf50c5be4cfc0f81a40e09612d1a94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af382d23c3a417a5fb93e63bfd7517ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af382d23c3a417a5fb93e63bfd7517ab5">INSTR_CREATE_smulh_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smulh, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:af382d23c3a417a5fb93e63bfd7517ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10e1c6868acb5aa00be9a8d2ca6ac9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa10e1c6868acb5aa00be9a8d2ca6ac9e">INSTR_CREATE_umulh_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umulh, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:aa10e1c6868acb5aa00be9a8d2ca6ac9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8271b12c718087d3178c06a6684c99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae8271b12c718087d3178c06a6684c99b">INSTR_CREATE_fexpa_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fexpa, Zd, Zn)</td></tr>
<tr class="separator:ae8271b12c718087d3178c06a6684c99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81961783ed1222cd04ef94a347d795e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a81961783ed1222cd04ef94a347d795e3">INSTR_CREATE_ftmad_sve</a>(dc,  Zdn,  Zm,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ftmad, Zdn, Zdn, Zm, imm)</td></tr>
<tr class="separator:a81961783ed1222cd04ef94a347d795e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b5d0257d6eb032466d6581a127e1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae8b5d0257d6eb032466d6581a127e1bf">INSTR_CREATE_ftsmul_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ftsmul, Zd, Zn, Zm)</td></tr>
<tr class="separator:ae8b5d0257d6eb032466d6581a127e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ae4d3927eca954c3131560b354480c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a04ae4d3927eca954c3131560b354480c">INSTR_CREATE_ftssel_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ftssel, Zd, Zn, Zm)</td></tr>
<tr class="separator:a04ae4d3927eca954c3131560b354480c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a94441d46f4a7492100821510e9919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a20a94441d46f4a7492100821510e9919">INSTR_CREATE_abs_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_abs, Zd, Pg, Zn)</td></tr>
<tr class="separator:a20a94441d46f4a7492100821510e9919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53bf445b5a92e00b82945b826bbc2bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab53bf445b5a92e00b82945b826bbc2bd">INSTR_CREATE_cnot_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cnot, Zd, Pg, Zn)</td></tr>
<tr class="separator:ab53bf445b5a92e00b82945b826bbc2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63fb138d06a01dce2fa227c16e5b89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad63fb138d06a01dce2fa227c16e5b89d">INSTR_CREATE_neg_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a45f5d63ce2782d97b64b3e6926d8e7a5">OP_neg</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:ad63fb138d06a01dce2fa227c16e5b89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd3eb7c9a665da1c41e60fa16da349c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7fd3eb7c9a665da1c41e60fa16da349c">INSTR_CREATE_sabd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a7fd3eb7c9a665da1c41e60fa16da349c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7800714e030513955a6dde8f880a4ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7800714e030513955a6dde8f880a4ef9">INSTR_CREATE_smax_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smax, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a7800714e030513955a6dde8f880a4ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a9077e36412053c361b6cdae8f39ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a37a9077e36412053c361b6cdae8f39ae">INSTR_CREATE_smax_sve</a>(dc,  Zdn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smax, Zdn, Zdn, simm)</td></tr>
<tr class="separator:a37a9077e36412053c361b6cdae8f39ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91298640fd3383ae588bf2d5f8191ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a91298640fd3383ae588bf2d5f8191ca9">INSTR_CREATE_smin_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smin, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a91298640fd3383ae588bf2d5f8191ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb03c6ec0f7672616b6fd31e683abaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afb03c6ec0f7672616b6fd31e683abaec">INSTR_CREATE_smin_sve</a>(dc,  Zdn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smin, Zdn, Zdn, simm)</td></tr>
<tr class="separator:afb03c6ec0f7672616b6fd31e683abaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1aaab2639d966d267de2f6d996dc60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abb1aaab2639d966d267de2f6d996dc60">INSTR_CREATE_uabd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:abb1aaab2639d966d267de2f6d996dc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad994f85ecb6a4be449c33cb912a35131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad994f85ecb6a4be449c33cb912a35131">INSTR_CREATE_facge_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facge, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:ad994f85ecb6a4be449c33cb912a35131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91c097955504b641c6d99234161fe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac91c097955504b641c6d99234161fe30">INSTR_CREATE_facgt_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facgt, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:ac91c097955504b641c6d99234161fe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151af291102b54ffd711b4bb7376d190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a151af291102b54ffd711b4bb7376d190">INSTR_CREATE_sdiv_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea598b8f90e973d21aa982ae7395b94d0a">OP_sdiv</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a151af291102b54ffd711b4bb7376d190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8025022c0c8ae68f9faf7518b7958e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8025022c0c8ae68f9faf7518b7958e82">INSTR_CREATE_sdivr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sdivr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a8025022c0c8ae68f9faf7518b7958e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaedf20c13b112e0b3b040286e937de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abaedf20c13b112e0b3b040286e937de9">INSTR_CREATE_udiv_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea62a14ebcfaba68bf681a40a001169064">OP_udiv</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:abaedf20c13b112e0b3b040286e937de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75bec3cb32a316ab91e7687826cb5f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a75bec3cb32a316ab91e7687826cb5f71">INSTR_CREATE_udivr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_udivr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a75bec3cb32a316ab91e7687826cb5f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f2a527d1406046734563db73c34e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a63f2a527d1406046734563db73c34e0c">INSTR_CREATE_umax_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umax, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a63f2a527d1406046734563db73c34e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1865cbf6dc1e1cf38678b5318ddf5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab1865cbf6dc1e1cf38678b5318ddf5c3">INSTR_CREATE_umax_sve</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umax, Zdn, Zdn, imm)</td></tr>
<tr class="separator:ab1865cbf6dc1e1cf38678b5318ddf5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64f0acc9779b4b65695221cc2d364af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a64f0acc9779b4b65695221cc2d364af4">INSTR_CREATE_umin_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umin, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a64f0acc9779b4b65695221cc2d364af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8331f95eeb625aca25c8eb35dd4a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afb8331f95eeb625aca25c8eb35dd4a7b">INSTR_CREATE_umin_sve</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umin, Zdn, Zdn, imm)</td></tr>
<tr class="separator:afb8331f95eeb625aca25c8eb35dd4a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3258272b783d0ca2a820223a77c5062e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3258272b783d0ca2a820223a77c5062e">INSTR_CREATE_sxtb_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac88e91ac23413ee461613979698cd123">OP_sxtb</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:a3258272b783d0ca2a820223a77c5062e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8ec2def46b5c522afe89f7cbf111a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4f8ec2def46b5c522afe89f7cbf111a3">INSTR_CREATE_sxth_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaeebafed7492c08338d76593fa8182d5e">OP_sxth</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:a4f8ec2def46b5c522afe89f7cbf111a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababd44dd7b4cce1d280b93150ae27910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ababd44dd7b4cce1d280b93150ae27910">INSTR_CREATE_sxtw_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sxtw, Zd, Pg, Zn)</td></tr>
<tr class="separator:ababd44dd7b4cce1d280b93150ae27910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb96a8e66de0bebb679a16863e00e498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abb96a8e66de0bebb679a16863e00e498">INSTR_CREATE_uxtb_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eae4d7e0edfd60c340513d7bda1019919f">OP_uxtb</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:abb96a8e66de0bebb679a16863e00e498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a923bcd4a7e881164b2ebdb5f83028709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a923bcd4a7e881164b2ebdb5f83028709">INSTR_CREATE_uxth_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea8bc54a93086ce78fc896d2b6e7bc894f">OP_uxth</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:a923bcd4a7e881164b2ebdb5f83028709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd1417128e244676499a142183653a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9dd1417128e244676499a142183653a6">INSTR_CREATE_uxtw_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uxtw, Zd, Pg, Zn)</td></tr>
<tr class="separator:a9dd1417128e244676499a142183653a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee27ec2a6ef39f653b39a795ddce0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acee27ec2a6ef39f653b39a795ddce0eb">INSTR_CREATE_fcmeq_sve_zero_pred</a>(dc,  Pd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:acee27ec2a6ef39f653b39a795ddce0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4085e5c6d26be3dfcea633b985587f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4085e5c6d26be3dfcea633b985587f5b">INSTR_CREATE_fcmeq_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a4085e5c6d26be3dfcea633b985587f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5349fb39e9533d6a86ef1bc8238a497b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5349fb39e9533d6a86ef1bc8238a497b">INSTR_CREATE_fcmge_sve_zero_pred</a>(dc,  Pd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmge, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:a5349fb39e9533d6a86ef1bc8238a497b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead7b5f8c98992eb63f4555753a8729b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aead7b5f8c98992eb63f4555753a8729b">INSTR_CREATE_fcmge_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmge, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:aead7b5f8c98992eb63f4555753a8729b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8def7a831c3215ff0c052b9d71a269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abb8def7a831c3215ff0c052b9d71a269">INSTR_CREATE_fcmgt_sve_zero_pred</a>(dc,  Pd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:abb8def7a831c3215ff0c052b9d71a269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad881930fe5762c8b59b6230b5d33fe4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad881930fe5762c8b59b6230b5d33fe4d">INSTR_CREATE_fcmgt_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:ad881930fe5762c8b59b6230b5d33fe4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a744129ad70ea98362514614fa50c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3a744129ad70ea98362514614fa50c6c">INSTR_CREATE_fcmle_sve_zero_pred</a>(dc,  Pd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmle, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:a3a744129ad70ea98362514614fa50c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba9a6b987a2485d6df052127b2960f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afba9a6b987a2485d6df052127b2960f3">INSTR_CREATE_fcmlt_sve_zero_pred</a>(dc,  Pd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmlt, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:afba9a6b987a2485d6df052127b2960f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b1096cf740d5a89f26add6d84f33cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac2b1096cf740d5a89f26add6d84f33cf">INSTR_CREATE_fcmne_sve_zero_pred</a>(dc,  Pd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmne, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td></tr>
<tr class="separator:ac2b1096cf740d5a89f26add6d84f33cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5445da88d780e2cd4affe99572768432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5445da88d780e2cd4affe99572768432">INSTR_CREATE_fcmne_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmne, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a5445da88d780e2cd4affe99572768432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e075b79e59a71e171f01546f57890e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5e075b79e59a71e171f01546f57890e8">INSTR_CREATE_fcmuo_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmuo, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a5e075b79e59a71e171f01546f57890e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d817e6e23acf26a7274de6651869ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6d817e6e23acf26a7274de6651869ae0">INSTR_CREATE_fcmle_sve_pred</a>(dc,  Pd,  Pg,  Zm,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmle, Pd, Pg, Zm, Zn)</td></tr>
<tr class="separator:a6d817e6e23acf26a7274de6651869ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f605f18eed1c20faf4ffe9f23b11be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5f605f18eed1c20faf4ffe9f23b11be0">INSTR_CREATE_fcmlt_sve_pred</a>(dc,  Pd,  Pg,  Zm,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmlt, Pd, Pg, Zm, Zn)</td></tr>
<tr class="separator:a5f605f18eed1c20faf4ffe9f23b11be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea30881b45b7fd55b5821e463856f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acea30881b45b7fd55b5821e463856f67">INSTR_CREATE_cmpeq_sve_pred_simm</a>(dc,  Pd,  Pg,  Zn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpeq, Pd, Pg, Zn, simm)</td></tr>
<tr class="separator:acea30881b45b7fd55b5821e463856f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e37b38d53b0de0bafa15ca3e3e3494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a66e37b38d53b0de0bafa15ca3e3e3494">INSTR_CREATE_cmpeq_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpeq, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a66e37b38d53b0de0bafa15ca3e3e3494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85685aa27c9d91f6da9656c7608a6625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a85685aa27c9d91f6da9656c7608a6625">INSTR_CREATE_cmpge_sve_pred_simm</a>(dc,  Pd,  Pg,  Zn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpge, Pd, Pg, Zn, simm)</td></tr>
<tr class="separator:a85685aa27c9d91f6da9656c7608a6625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ed3971a2aed5046ebcb1cab142ab08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a47ed3971a2aed5046ebcb1cab142ab08">INSTR_CREATE_cmpge_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpge, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a47ed3971a2aed5046ebcb1cab142ab08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed21884c76bb8bdf55a363aecf6dc705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aed21884c76bb8bdf55a363aecf6dc705">INSTR_CREATE_cmpgt_sve_pred_simm</a>(dc,  Pd,  Pg,  Zn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpgt, Pd, Pg, Zn, simm)</td></tr>
<tr class="separator:aed21884c76bb8bdf55a363aecf6dc705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cdc83a3af5946d4e36ce6795f57634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad2cdc83a3af5946d4e36ce6795f57634">INSTR_CREATE_cmpgt_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpgt, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:ad2cdc83a3af5946d4e36ce6795f57634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ea842ff3c9abb39ecb950fe71ce032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad6ea842ff3c9abb39ecb950fe71ce032">INSTR_CREATE_cmphi_sve_pred_imm</a>(dc,  Pd,  Pg,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphi, Pd, Pg, Zn, imm)</td></tr>
<tr class="separator:ad6ea842ff3c9abb39ecb950fe71ce032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0280c5385a2492e0259055aa927d6b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0280c5385a2492e0259055aa927d6b20">INSTR_CREATE_cmphi_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphi, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a0280c5385a2492e0259055aa927d6b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc50c6c7eb2cedfd6caf258a9bc2338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afdc50c6c7eb2cedfd6caf258a9bc2338">INSTR_CREATE_cmphs_sve_pred_imm</a>(dc,  Pd,  Pg,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphs, Pd, Pg, Zn, imm)</td></tr>
<tr class="separator:afdc50c6c7eb2cedfd6caf258a9bc2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa11b73a6eb077c2273eb3fb968e0161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afa11b73a6eb077c2273eb3fb968e0161">INSTR_CREATE_cmphs_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphs, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:afa11b73a6eb077c2273eb3fb968e0161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75936bd9300aedee55dcda13fab3d771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a75936bd9300aedee55dcda13fab3d771">INSTR_CREATE_cmple_sve_pred_simm</a>(dc,  Pd,  Pg,  Zn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmple, Pd, Pg, Zn, simm)</td></tr>
<tr class="separator:a75936bd9300aedee55dcda13fab3d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa951471c9c350d89c0fc177fd4aaf5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa951471c9c350d89c0fc177fd4aaf5ee">INSTR_CREATE_cmple_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmple, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:aa951471c9c350d89c0fc177fd4aaf5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6c3df610898447cef15161da36873d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1d6c3df610898447cef15161da36873d">INSTR_CREATE_cmplo_sve_pred_imm</a>(dc,  Pd,  Pg,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplo, Pd, Pg, Zn, imm)</td></tr>
<tr class="separator:a1d6c3df610898447cef15161da36873d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbbe4e45444c55c92adb164b9ad90f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aabbbe4e45444c55c92adb164b9ad90f0">INSTR_CREATE_cmplo_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplo, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:aabbbe4e45444c55c92adb164b9ad90f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc89266ab0901462d07ffa38c1682ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afc89266ab0901462d07ffa38c1682ff0">INSTR_CREATE_cmpls_sve_pred_imm</a>(dc,  Pd,  Pg,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpls, Pd, Pg, Zn, imm)</td></tr>
<tr class="separator:afc89266ab0901462d07ffa38c1682ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42be262e013ace4bd03dd33e7de74c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a42be262e013ace4bd03dd33e7de74c8b">INSTR_CREATE_cmpls_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpls, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a42be262e013ace4bd03dd33e7de74c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c93e4163d2149c33278d1de81896901"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1c93e4163d2149c33278d1de81896901">INSTR_CREATE_cmplt_sve_pred_simm</a>(dc,  Pd,  Pg,  Zn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplt, Pd, Pg, Zn, simm)</td></tr>
<tr class="separator:a1c93e4163d2149c33278d1de81896901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c39f1937beef547b2b4cea2e864ddea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2c39f1937beef547b2b4cea2e864ddea">INSTR_CREATE_cmplt_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplt, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a2c39f1937beef547b2b4cea2e864ddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf9132c76ca8548e419051120993b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afbf9132c76ca8548e419051120993b5b">INSTR_CREATE_cmpne_sve_pred_simm</a>(dc,  Pd,  Pg,  Zn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpne, Pd, Pg, Zn, simm)</td></tr>
<tr class="separator:afbf9132c76ca8548e419051120993b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0641b82a25259b405cca3606a2fcf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aff0641b82a25259b405cca3606a2fcf0">INSTR_CREATE_cmpne_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpne, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:aff0641b82a25259b405cca3606a2fcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8269a0f5b086caaf09cc491ac832bf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8269a0f5b086caaf09cc491ac832bf1c">INSTR_CREATE_setffr_sve</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_setffr)</td></tr>
<tr class="separator:a8269a0f5b086caaf09cc491ac832bf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f99e5ab8a874693c434643446e40ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0f99e5ab8a874693c434643446e40ce4">INSTR_CREATE_rdffr_sve</a>(dc,  Pd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a49e73cb4bc542e1b20aae716a3437fbe">instr_create_1dst_0src</a>(dc, OP_rdffr, Pd)</td></tr>
<tr class="separator:a0f99e5ab8a874693c434643446e40ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad885be8392bf7f57620d314b22762ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad885be8392bf7f57620d314b22762ea1">INSTR_CREATE_rdffr_sve_pred</a>(dc,  Pd,  Pg)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_rdffr, Pd, Pg)</td></tr>
<tr class="separator:ad885be8392bf7f57620d314b22762ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c29ff95197171ed7810f2dc4c530e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9c29ff95197171ed7810f2dc4c530e76">INSTR_CREATE_rdffrs_sve_pred</a>(dc,  Pd,  Pg)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_rdffrs, Pd, Pg)</td></tr>
<tr class="separator:a9c29ff95197171ed7810f2dc4c530e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b1d3e0e41faffabf8557b76052fdde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a30b1d3e0e41faffabf8557b76052fdde">INSTR_CREATE_wrffr_sve</a>(dc,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_wrffr, Pn)</td></tr>
<tr class="separator:a30b1d3e0e41faffabf8557b76052fdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc0a6941491a78da310ef8785643aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afbc0a6941491a78da310ef8785643aee">INSTR_CREATE_cntp_sve_pred</a>(dc,  Rd,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cntp, Rd, Pg, Pn)</td></tr>
<tr class="separator:afbc0a6941491a78da310ef8785643aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80020a45e1ed8d4521cea98f1f015323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a80020a45e1ed8d4521cea98f1f015323">INSTR_CREATE_decp_sve</a>(dc,  Rdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_decp, Rdn, Rdn, Pm)</td></tr>
<tr class="separator:a80020a45e1ed8d4521cea98f1f015323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216fea125c28b1beb0270645ae897132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a216fea125c28b1beb0270645ae897132">INSTR_CREATE_decp_sve_vector</a>(dc,  Zdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_decp, Zdn, Zdn, Pm)</td></tr>
<tr class="separator:a216fea125c28b1beb0270645ae897132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec20bd6cc7d32cdb26c6ad2e93e437d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afec20bd6cc7d32cdb26c6ad2e93e437d">INSTR_CREATE_incp_sve</a>(dc,  Rdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_incp, Rdn, Rdn, Pm)</td></tr>
<tr class="separator:afec20bd6cc7d32cdb26c6ad2e93e437d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b9ad6e6a257c5b61bb5e2786d6c786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a33b9ad6e6a257c5b61bb5e2786d6c786">INSTR_CREATE_incp_sve_vector</a>(dc,  Zdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_incp, Zdn, Zdn, Pm)</td></tr>
<tr class="separator:a33b9ad6e6a257c5b61bb5e2786d6c786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17489e62d0dc853759bcd04a4a392ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a17489e62d0dc853759bcd04a4a392ddc">INSTR_CREATE_sqdecp_sve</a>(dc,  Rdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdecp, Rdn, Rdn, Pm)</td></tr>
<tr class="separator:a17489e62d0dc853759bcd04a4a392ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501873b5f7c43ddfe38791f71c79475d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a501873b5f7c43ddfe38791f71c79475d">INSTR_CREATE_sqdecp_sve_wide</a>(dc,  Rdn,  Pm)</td></tr>
<tr class="separator:a501873b5f7c43ddfe38791f71c79475d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5a4543abff34fc0d6d238160e5ea58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4b5a4543abff34fc0d6d238160e5ea58">INSTR_CREATE_sqdecp_sve_vector</a>(dc,  Zdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdecp, Zdn, Zdn, Pm)</td></tr>
<tr class="separator:a4b5a4543abff34fc0d6d238160e5ea58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d1a4fa17c372a079056b5c0dcb06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a39d1a4fa17c372a079056b5c0dcb06e1">INSTR_CREATE_sqincp_sve</a>(dc,  Rdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqincp, Rdn, Rdn, Pm)</td></tr>
<tr class="separator:a39d1a4fa17c372a079056b5c0dcb06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1174941aa3b71dae3a8bd0402b6e727a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1174941aa3b71dae3a8bd0402b6e727a">INSTR_CREATE_sqincp_sve_wide</a>(dc,  Rdn,  Pm)</td></tr>
<tr class="separator:a1174941aa3b71dae3a8bd0402b6e727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12cc9451168e694adcd604976b27e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab12cc9451168e694adcd604976b27e47">INSTR_CREATE_sqincp_sve_vector</a>(dc,  Zdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqincp, Zdn, Zdn, Pm)</td></tr>
<tr class="separator:ab12cc9451168e694adcd604976b27e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0cded747941403a258c8a726bb905d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abd0cded747941403a258c8a726bb905d">INSTR_CREATE_uqdecp_sve</a>(dc,  Rdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqdecp, Rdn, Rdn, Pm)</td></tr>
<tr class="separator:abd0cded747941403a258c8a726bb905d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5249aed9bda17df3c70df0eecbc4ab01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5249aed9bda17df3c70df0eecbc4ab01">INSTR_CREATE_uqdecp_sve_vector</a>(dc,  Zdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqdecp, Zdn, Zdn, Pm)</td></tr>
<tr class="separator:a5249aed9bda17df3c70df0eecbc4ab01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e3778eca7b63a761ef9e7bb39f03c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a76e3778eca7b63a761ef9e7bb39f03c1">INSTR_CREATE_uqincp_sve</a>(dc,  Rdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqincp, Rdn, Rdn, Pm)</td></tr>
<tr class="separator:a76e3778eca7b63a761ef9e7bb39f03c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb8791c7b6c7b242832d22fe2ea6111e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acb8791c7b6c7b242832d22fe2ea6111e">INSTR_CREATE_uqincp_sve_vector</a>(dc,  Zdn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqincp, Zdn, Zdn, Pm)</td></tr>
<tr class="separator:acb8791c7b6c7b242832d22fe2ea6111e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa17d81b6f37ebdb2f4f6d0cecb9b06db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa17d81b6f37ebdb2f4f6d0cecb9b06db">INSTR_CREATE_and_sve_imm</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zdn, Zdn, imm)</td></tr>
<tr class="separator:aa17d81b6f37ebdb2f4f6d0cecb9b06db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e764eab738d85cad3b31a0649bfb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae3e764eab738d85cad3b31a0649bfb96">INSTR_CREATE_bic_sve_imm</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zdn, Zdn, <a class="el" href="dr__ir__opnd_8h.html#a09e43cc65b71e814a523b41a75449cbc">opnd_invert_immed_int</a>(imm))</td></tr>
<tr class="separator:ae3e764eab738d85cad3b31a0649bfb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a32d07ca2c81f560118dac6784e5e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0a32d07ca2c81f560118dac6784e5e0a">INSTR_CREATE_eor_sve_imm</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zdn, Zdn, imm)</td></tr>
<tr class="separator:a0a32d07ca2c81f560118dac6784e5e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d6405ab44225fa721b9cce3d610086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac9d6405ab44225fa721b9cce3d610086">INSTR_CREATE_orr_sve_imm</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zdn, Zdn, imm)</td></tr>
<tr class="separator:ac9d6405ab44225fa721b9cce3d610086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7f50a05460ac68cfeda5f2a546bcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acb7f50a05460ac68cfeda5f2a546bcb2">INSTR_CREATE_orn_sve_imm</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zdn, Zdn, <a class="el" href="dr__ir__opnd_8h.html#a09e43cc65b71e814a523b41a75449cbc">opnd_invert_immed_int</a>(imm))</td></tr>
<tr class="separator:acb7f50a05460ac68cfeda5f2a546bcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3ab202e07e8a059c1f56f9708b7877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abe3ab202e07e8a059c1f56f9708b7877">INSTR_CREATE_and_sve_pred_b</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:abe3ab202e07e8a059c1f56f9708b7877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b897f1d1b37d646e8fa1ec8af494bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7b897f1d1b37d646e8fa1ec8af494bf5">INSTR_CREATE_and_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:a7b897f1d1b37d646e8fa1ec8af494bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0deaa46b28a8091942d282ac2d109300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0deaa46b28a8091942d282ac2d109300">INSTR_CREATE_ands_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac96c42b4e0362fd9d7f86d59aaa44746">OP_ands</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a0deaa46b28a8091942d282ac2d109300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7da95bdedb1722d7c8bed85388ad01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaf7da95bdedb1722d7c8bed85388ad01">INSTR_CREATE_bic_sve_pred_b</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:aaf7da95bdedb1722d7c8bed85388ad01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45604d7cd589a455961046136e38495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae45604d7cd589a455961046136e38495">INSTR_CREATE_bic_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:ae45604d7cd589a455961046136e38495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68266048f24b3afd11c467260af1b33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a68266048f24b3afd11c467260af1b33d">INSTR_CREATE_bics_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaa8bce99670a0e46ef348319d1fd56f66">OP_bics</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a68266048f24b3afd11c467260af1b33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5fa20afd157e3a42b1d54f6f9eff17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3a5fa20afd157e3a42b1d54f6f9eff17">INSTR_CREATE_eor_sve_pred_b</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a3a5fa20afd157e3a42b1d54f6f9eff17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5ba4e679204e9850c9278b95667c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8b5ba4e679204e9850c9278b95667c4c">INSTR_CREATE_eor_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:a8b5ba4e679204e9850c9278b95667c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a333109e49ee10c12fa3a20ba6414d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af4a333109e49ee10c12fa3a20ba6414d">INSTR_CREATE_eors_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaf4f43a5e5642d16bd44d5792b197aafc">OP_eors</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:af4a333109e49ee10c12fa3a20ba6414d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6c13f74401a49e113fcd13e21342b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abd6c13f74401a49e113fcd13e21342b3">INSTR_CREATE_nand_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nand, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:abd6c13f74401a49e113fcd13e21342b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d769eb9c485fabdf32b2e336bfd5427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4d769eb9c485fabdf32b2e336bfd5427">INSTR_CREATE_nands_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nands, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a4d769eb9c485fabdf32b2e336bfd5427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab389589bdd2f3bcde0c7bbc5e05ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adab389589bdd2f3bcde0c7bbc5e05ff4">INSTR_CREATE_nor_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nor, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:adab389589bdd2f3bcde0c7bbc5e05ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477e9fd8953e7b173008dcacbfa98960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a477e9fd8953e7b173008dcacbfa98960">INSTR_CREATE_nors_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nors, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a477e9fd8953e7b173008dcacbfa98960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d10a1be5cc9fbdd356d1552c93b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa7d10a1be5cc9fbdd356d1552c93b6e6">INSTR_CREATE_not_sve_pred_vec</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ac45224bdc7ca77a0d8bb2015915ac5b7">OP_not</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:aa7d10a1be5cc9fbdd356d1552c93b6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43aa3fb824de8ebafbcd6577f52d5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad43aa3fb824de8ebafbcd6577f52d5ff">INSTR_CREATE_orn_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea196198b74a127fef69b2f92ff28bb4d4">OP_orn</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:ad43aa3fb824de8ebafbcd6577f52d5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b8bfcf7fea16350943009082efe271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a42b8bfcf7fea16350943009082efe271">INSTR_CREATE_orns_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ead212a35013bc139f3b07cecac75929f1">OP_orns</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a42b8bfcf7fea16350943009082efe271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409e91cc0f921cf54c75d7cf75bdaaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a409e91cc0f921cf54c75d7cf75bdaaa0">INSTR_CREATE_orr_sve_pred_b</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a409e91cc0f921cf54c75d7cf75bdaaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a1bfe334dc522db5f012cc9f5a0819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a47a1bfe334dc522db5f012cc9f5a0819">INSTR_CREATE_orr_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:a47a1bfe334dc522db5f012cc9f5a0819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6202f3e1fea9c1c87967e60abf57a0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6202f3e1fea9c1c87967e60abf57a0b9">INSTR_CREATE_orrs_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea704195c650b3e2a5a1ed62f825b63d53">OP_orrs</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a6202f3e1fea9c1c87967e60abf57a0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978d5d535015f9402a215c855efd5a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a978d5d535015f9402a215c855efd5a8e">INSTR_CREATE_clasta_sve_scalar</a>(dc,  Rdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clasta, Rdn, Pg, Rdn, Zm)</td></tr>
<tr class="separator:a978d5d535015f9402a215c855efd5a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a30873bc93d52a5d2e5d9ca5e7c19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a87a30873bc93d52a5d2e5d9ca5e7c19c">INSTR_CREATE_clasta_sve_simd_fp</a>(dc,  Vdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clasta, Vdn, Pg, Vdn, Zm)</td></tr>
<tr class="separator:a87a30873bc93d52a5d2e5d9ca5e7c19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5964c2b5ef145325245a30999c738916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5964c2b5ef145325245a30999c738916">INSTR_CREATE_clasta_sve_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clasta, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a5964c2b5ef145325245a30999c738916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e45a39b16e9d3282a6456729c7e698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a88e45a39b16e9d3282a6456729c7e698">INSTR_CREATE_clastb_sve_scalar</a>(dc,  Rdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clastb, Rdn, Pg, Rdn, Zm)</td></tr>
<tr class="separator:a88e45a39b16e9d3282a6456729c7e698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87268c644c1e99402cde7e24d598b919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a87268c644c1e99402cde7e24d598b919">INSTR_CREATE_clastb_sve_simd_fp</a>(dc,  Vdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clastb, Vdn, Pg, Vdn, Zm)</td></tr>
<tr class="separator:a87268c644c1e99402cde7e24d598b919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9207f9cff300c066c385524d766e3c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9207f9cff300c066c385524d766e3c55">INSTR_CREATE_clastb_sve_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clastb, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a9207f9cff300c066c385524d766e3c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb19ba7382517956fde5e1abed81e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aeb19ba7382517956fde5e1abed81e9fc">INSTR_CREATE_lasta_sve_scalar</a>(dc,  Rd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lasta, Rd, Pg, Zn)</td></tr>
<tr class="separator:aeb19ba7382517956fde5e1abed81e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa41cda391ed4e772f094415fff21e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaa41cda391ed4e772f094415fff21e34">INSTR_CREATE_lasta_sve_simd_fp</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lasta, Vd, Pg, Zn)</td></tr>
<tr class="separator:aaa41cda391ed4e772f094415fff21e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0330b4d301b9cb6e6345aab0e04a114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af0330b4d301b9cb6e6345aab0e04a114">INSTR_CREATE_lastb_sve_scalar</a>(dc,  Rd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lastb, Rd, Pg, Zn)</td></tr>
<tr class="separator:af0330b4d301b9cb6e6345aab0e04a114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d87cc7aa439c07bcaff3cdbb811765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a72d87cc7aa439c07bcaff3cdbb811765">INSTR_CREATE_lastb_sve_simd_fp</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lastb, Vd, Pg, Zn)</td></tr>
<tr class="separator:a72d87cc7aa439c07bcaff3cdbb811765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f2082e9466009644f90bc3f80a6fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a90f2082e9466009644f90bc3f80a6fe4">INSTR_CREATE_cnt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cnt, Zd, Pg, Zn)</td></tr>
<tr class="separator:a90f2082e9466009644f90bc3f80a6fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7067f8b65aa4f075ba5cbcd9e36f0e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7067f8b65aa4f075ba5cbcd9e36f0e5a">INSTR_CREATE_cntb</a>(dc,  Rd,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cntb, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a7067f8b65aa4f075ba5cbcd9e36f0e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0447e48f862f9d65e3facfd749e21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7b0447e48f862f9d65e3facfd749e21d">INSTR_CREATE_cntd</a>(dc,  Rd,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cntd, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a7b0447e48f862f9d65e3facfd749e21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba58e1a7c68363d150fa13355193f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3ba58e1a7c68363d150fa13355193f1d">INSTR_CREATE_cnth</a>(dc,  Rd,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cnth, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a3ba58e1a7c68363d150fa13355193f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d01f597455189a0c328e01bc30a85b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2d01f597455189a0c328e01bc30a85b0">INSTR_CREATE_cntw</a>(dc,  Rd,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cntw, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a2d01f597455189a0c328e01bc30a85b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5728174a291e62ebb5da2b7af11097da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5728174a291e62ebb5da2b7af11097da">INSTR_CREATE_decb</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a5728174a291e62ebb5da2b7af11097da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bac7f1c1054c5e163e68d45412735c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad7bac7f1c1054c5e163e68d45412735c">INSTR_CREATE_decd</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ad7bac7f1c1054c5e163e68d45412735c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499a1adaaab86b0b3c7d94f3ceb7b986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a499a1adaaab86b0b3c7d94f3ceb7b986">INSTR_CREATE_decd_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a499a1adaaab86b0b3c7d94f3ceb7b986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e82073318949b0bdd23d5005023157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad8e82073318949b0bdd23d5005023157">INSTR_CREATE_dech</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_dech, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ad8e82073318949b0bdd23d5005023157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24ea700a38e2090cd20bcd22a8a8ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad24ea700a38e2090cd20bcd22a8a8ed6">INSTR_CREATE_dech_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_dech, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ad24ea700a38e2090cd20bcd22a8a8ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b27d17ed3a905e8e3ae9bb82f2ba67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a86b27d17ed3a905e8e3ae9bb82f2ba67">INSTR_CREATE_decw</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a86b27d17ed3a905e8e3ae9bb82f2ba67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a241c27d3876df2bc20224a559fb9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac7a241c27d3876df2bc20224a559fb9e">INSTR_CREATE_decw_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ac7a241c27d3876df2bc20224a559fb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee39c2ac8809db5b0cc3f22ae809b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0ee39c2ac8809db5b0cc3f22ae809b82">INSTR_CREATE_incb</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a0ee39c2ac8809db5b0cc3f22ae809b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab797771a68ef3039c003b5b3d95abf9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab797771a68ef3039c003b5b3d95abf9a">INSTR_CREATE_incd</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ab797771a68ef3039c003b5b3d95abf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2317b27ba3603fd62fd3fe0ef5c55de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2317b27ba3603fd62fd3fe0ef5c55de7">INSTR_CREATE_incd_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a2317b27ba3603fd62fd3fe0ef5c55de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b61c8260866d11f57d5f590e835657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab2b61c8260866d11f57d5f590e835657">INSTR_CREATE_inch</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_inch, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ab2b61c8260866d11f57d5f590e835657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e5799efd6a355aa2b89f2574555cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac3e5799efd6a355aa2b89f2574555cf3">INSTR_CREATE_inch_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_inch, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ac3e5799efd6a355aa2b89f2574555cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687ae57e139a656137b55b4281892922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a687ae57e139a656137b55b4281892922">INSTR_CREATE_incw</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a687ae57e139a656137b55b4281892922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed67711baaeca49fe784c58852c09647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aed67711baaeca49fe784c58852c09647">INSTR_CREATE_incw_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:aed67711baaeca49fe784c58852c09647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5d1fc2ba1f24eefbc65838a5b74fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1d5d1fc2ba1f24eefbc65838a5b74fd1">INSTR_CREATE_sqdecb_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:a1d5d1fc2ba1f24eefbc65838a5b74fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061057ce45449dcbb63e39c1f8d5bbb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a061057ce45449dcbb63e39c1f8d5bbb3">INSTR_CREATE_sqdecb</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a061057ce45449dcbb63e39c1f8d5bbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af123b1e2486146dda5de6a5d096b3f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af123b1e2486146dda5de6a5d096b3f2f">INSTR_CREATE_sqdecd_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:af123b1e2486146dda5de6a5d096b3f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8019fa6676b00a6f6de965cd7a69174c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8019fa6676b00a6f6de965cd7a69174c">INSTR_CREATE_sqdecd</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a8019fa6676b00a6f6de965cd7a69174c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ddd664d229fd2008eaff2da942ebe23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7ddd664d229fd2008eaff2da942ebe23">INSTR_CREATE_sqdecd_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a7ddd664d229fd2008eaff2da942ebe23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61400ad6adada951a22c9e9da8805bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad61400ad6adada951a22c9e9da8805bc">INSTR_CREATE_sqdech_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:ad61400ad6adada951a22c9e9da8805bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15536ea09f0f693f8ecda6cc5c0aac37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a15536ea09f0f693f8ecda6cc5c0aac37">INSTR_CREATE_sqdech</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdech, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a15536ea09f0f693f8ecda6cc5c0aac37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ac747238f572df56cfc2a3eaabebbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a59ac747238f572df56cfc2a3eaabebbd">INSTR_CREATE_sqdech_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdech, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a59ac747238f572df56cfc2a3eaabebbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc973c1ca43d3524021745167840212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4fc973c1ca43d3524021745167840212">INSTR_CREATE_sqdecw_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:a4fc973c1ca43d3524021745167840212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add27bc39c87e1c6d637275c5604c0c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#add27bc39c87e1c6d637275c5604c0c8b">INSTR_CREATE_sqdecw</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:add27bc39c87e1c6d637275c5604c0c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcaf82afdaf29bf9edb3248957b9ed05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abcaf82afdaf29bf9edb3248957b9ed05">INSTR_CREATE_sqdecw_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:abcaf82afdaf29bf9edb3248957b9ed05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efa063c1cff42744377b9390941928d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6efa063c1cff42744377b9390941928d">INSTR_CREATE_sqincb_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:a6efa063c1cff42744377b9390941928d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b406eb3e353b5e77cf78bca5c4bae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a86b406eb3e353b5e77cf78bca5c4bae7">INSTR_CREATE_sqincb</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a86b406eb3e353b5e77cf78bca5c4bae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa453a7f47b7924b25910a3dcd0b143ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa453a7f47b7924b25910a3dcd0b143ae">INSTR_CREATE_sqincd_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:aa453a7f47b7924b25910a3dcd0b143ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76737d1cf8c570d8d9fc35fcdc0a389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae76737d1cf8c570d8d9fc35fcdc0a389">INSTR_CREATE_sqincd</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ae76737d1cf8c570d8d9fc35fcdc0a389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27fdf8e65a7129ad1bc3ceb912968109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a27fdf8e65a7129ad1bc3ceb912968109">INSTR_CREATE_sqincd_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a27fdf8e65a7129ad1bc3ceb912968109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98fcf74b17db1c633b74b2468db204c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae98fcf74b17db1c633b74b2468db204c">INSTR_CREATE_sqinch_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:ae98fcf74b17db1c633b74b2468db204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6167eb21a729e4f551d909bfd26c45c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6167eb21a729e4f551d909bfd26c45c9">INSTR_CREATE_sqinch</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqinch, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a6167eb21a729e4f551d909bfd26c45c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9939eb3fad5fea059295094cc421f378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9939eb3fad5fea059295094cc421f378">INSTR_CREATE_sqinch_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqinch, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a9939eb3fad5fea059295094cc421f378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e09a5847d2112574960fa62736875ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9e09a5847d2112574960fa62736875ba">INSTR_CREATE_sqincw_wide</a>(dc,  Rdn,  pattern,  imm)</td></tr>
<tr class="separator:a9e09a5847d2112574960fa62736875ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4e75d0029b2e8de7cc45d066ef27ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5e4e75d0029b2e8de7cc45d066ef27ba">INSTR_CREATE_sqincw</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a5e4e75d0029b2e8de7cc45d066ef27ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa711e9d89c889fb8ffcff7376cc12789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa711e9d89c889fb8ffcff7376cc12789">INSTR_CREATE_sqincw_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:aa711e9d89c889fb8ffcff7376cc12789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0f8ec855c16056994aac30c2de9483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6a0f8ec855c16056994aac30c2de9483">INSTR_CREATE_uqdecb</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a6a0f8ec855c16056994aac30c2de9483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2eb143f8cbc21b4d956657924ca3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2e2eb143f8cbc21b4d956657924ca3af">INSTR_CREATE_uqdecd</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a2e2eb143f8cbc21b4d956657924ca3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321c239027304160d5423583b05a7f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a321c239027304160d5423583b05a7f8a">INSTR_CREATE_uqdecd_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a321c239027304160d5423583b05a7f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4182616f1cb2178eaf7a2012eac5779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac4182616f1cb2178eaf7a2012eac5779">INSTR_CREATE_uqdech</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdech, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ac4182616f1cb2178eaf7a2012eac5779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b1da8d637b7f475e1acb6310e71127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a62b1da8d637b7f475e1acb6310e71127">INSTR_CREATE_uqdech_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdech, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a62b1da8d637b7f475e1acb6310e71127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935dbe887d68c9df92fac1574aeeb37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a935dbe887d68c9df92fac1574aeeb37b">INSTR_CREATE_uqdecw</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a935dbe887d68c9df92fac1574aeeb37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d18eb97e7ebc8a60fbe87992be9560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a57d18eb97e7ebc8a60fbe87992be9560">INSTR_CREATE_uqdecw_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a57d18eb97e7ebc8a60fbe87992be9560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6239d7dec77447ce644bf8d2ebbbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3c6239d7dec77447ce644bf8d2ebbbcf">INSTR_CREATE_uqincb</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a3c6239d7dec77447ce644bf8d2ebbbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6e8a0df4fa73417d0de14dcdd8686e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9d6e8a0df4fa73417d0de14dcdd8686e">INSTR_CREATE_uqincd</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a9d6e8a0df4fa73417d0de14dcdd8686e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1046c334f50c99a4842eb4093d7a0cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1046c334f50c99a4842eb4093d7a0cd6">INSTR_CREATE_uqincd_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a1046c334f50c99a4842eb4093d7a0cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2385d2da6de9643b3ee36b03a5e05d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2385d2da6de9643b3ee36b03a5e05d25">INSTR_CREATE_uqinch</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqinch, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a2385d2da6de9643b3ee36b03a5e05d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79654f850dc0146c5e07450373d76fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa79654f850dc0146c5e07450373d76fb">INSTR_CREATE_uqinch_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqinch, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:aa79654f850dc0146c5e07450373d76fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0aa78112f65acb6640e7871103d4b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab0aa78112f65acb6640e7871103d4b2e">INSTR_CREATE_uqincw</a>(dc,  Rdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:ab0aa78112f65acb6640e7871103d4b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9279174151e65f80a79efefd278ad282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9279174151e65f80a79efefd278ad282">INSTR_CREATE_uqincw_sve</a>(dc,  Zdn,  pattern,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td></tr>
<tr class="separator:a9279174151e65f80a79efefd278ad282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f66f70229c3b5ad700961ff43ce198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a67f66f70229c3b5ad700961ff43ce198">INSTR_CREATE_brka_sve_pred</a>(dc,  Pd,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brka, Pd, Pg, Pn)</td></tr>
<tr class="separator:a67f66f70229c3b5ad700961ff43ce198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae427b5683f6675dee21f5f4dc044b32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae427b5683f6675dee21f5f4dc044b32f">INSTR_CREATE_brkas_sve_pred</a>(dc,  Pd,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brkas, Pd, Pg, Pn)</td></tr>
<tr class="separator:ae427b5683f6675dee21f5f4dc044b32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83c39239b1db16c8fd531e11161734a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad83c39239b1db16c8fd531e11161734a">INSTR_CREATE_brkb_sve_pred</a>(dc,  Pd,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brkb, Pd, Pg, Pn)</td></tr>
<tr class="separator:ad83c39239b1db16c8fd531e11161734a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c2fbbddffa7971c75f4564c5e29882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a21c2fbbddffa7971c75f4564c5e29882">INSTR_CREATE_brkbs_sve_pred</a>(dc,  Pd,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brkbs, Pd, Pg, Pn)</td></tr>
<tr class="separator:a21c2fbbddffa7971c75f4564c5e29882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9972b96ec21d8d472ffcbebebbdcbd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9972b96ec21d8d472ffcbebebbdcbd92">INSTR_CREATE_brkn_sve_pred</a>(dc,  Pdm,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkn, Pdm, Pg, Pn, Pdm)</td></tr>
<tr class="separator:a9972b96ec21d8d472ffcbebebbdcbd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af653b591f2967a8b14e06f38f9ded755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af653b591f2967a8b14e06f38f9ded755">INSTR_CREATE_brkns_sve_pred</a>(dc,  Pdm,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkns, Pdm, Pg, Pn, Pdm)</td></tr>
<tr class="separator:af653b591f2967a8b14e06f38f9ded755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad160dac2de4c7635939b0b3ace750c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad160dac2de4c7635939b0b3ace750c45">INSTR_CREATE_brkpa_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpa, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:ad160dac2de4c7635939b0b3ace750c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b701538953457399fd6215f64839b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8b701538953457399fd6215f64839b15">INSTR_CREATE_brkpas_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpas, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a8b701538953457399fd6215f64839b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7fcbd9b9caaa3749f459ab9f6c4a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5e7fcbd9b9caaa3749f459ab9f6c4a18">INSTR_CREATE_brkpb_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpb, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a5e7fcbd9b9caaa3749f459ab9f6c4a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4490b1b71da43f650f13811a7f1ac670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4490b1b71da43f650f13811a7f1ac670">INSTR_CREATE_brkpbs_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpbs, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a4490b1b71da43f650f13811a7f1ac670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3781a2d18e927e9e9fd5df60828a2d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3781a2d18e927e9e9fd5df60828a2d3b">INSTR_CREATE_whilele_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilele, Pd, Rn, Rm)</td></tr>
<tr class="separator:a3781a2d18e927e9e9fd5df60828a2d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab117220d95fd9658df185d03795c380e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab117220d95fd9658df185d03795c380e">INSTR_CREATE_whilelo_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilelo, Pd, Rn, Rm)</td></tr>
<tr class="separator:ab117220d95fd9658df185d03795c380e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080d593b7aa5ad58eb3bb418df844b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a080d593b7aa5ad58eb3bb418df844b67">INSTR_CREATE_whilels_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilels, Pd, Rn, Rm)</td></tr>
<tr class="separator:a080d593b7aa5ad58eb3bb418df844b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cee2935fdbfc72ee6ee3ed6737f9d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0cee2935fdbfc72ee6ee3ed6737f9d11">INSTR_CREATE_whilelt_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilelt, Pd, Rn, Rm)</td></tr>
<tr class="separator:a0cee2935fdbfc72ee6ee3ed6737f9d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4e8aebb0749bcad000df2f637aff5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1d4e8aebb0749bcad000df2f637aff5c">INSTR_CREATE_tbl_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_tbl, Zd, Zn, Zm)</td></tr>
<tr class="separator:a1d4e8aebb0749bcad000df2f637aff5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5565441c474ee8a9bb3ec3a52f46e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5a5565441c474ee8a9bb3ec3a52f46e4">INSTR_CREATE_dup_sve_shift</a>(dc,  Zd,  simm,  shift)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_dup, Zd, simm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td></tr>
<tr class="separator:a5a5565441c474ee8a9bb3ec3a52f46e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc953ca8438d3996b07f853b77f772e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aefc953ca8438d3996b07f853b77f772e">INSTR_CREATE_dup_sve_idx</a>(dc,  Zd,  Zn,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_dup, Zd, Zn, index)</td></tr>
<tr class="separator:aefc953ca8438d3996b07f853b77f772e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b840340ae938307581afac542cbbe32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5b840340ae938307581afac542cbbe32">INSTR_CREATE_dup_sve_scalar</a>(dc,  Zd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_dup, Zd, Rn)</td></tr>
<tr class="separator:a5b840340ae938307581afac542cbbe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe8baf75296cc37aae9935fe98f7c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5fe8baf75296cc37aae9935fe98f7c49">INSTR_CREATE_insr_sve_scalar</a>(dc,  Zd,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_insr, Zd, Zd, Rm)</td></tr>
<tr class="separator:a5fe8baf75296cc37aae9935fe98f7c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299000f5c0f8c7c7f8b7e5aee132fbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a299000f5c0f8c7c7f8b7e5aee132fbcf">INSTR_CREATE_insr_sve_simd_fp</a>(dc,  Zdn,  Vm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_insr, Zdn, Zdn, Vm)</td></tr>
<tr class="separator:a299000f5c0f8c7c7f8b7e5aee132fbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a331b8444f6e56adab6acec9ece14ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9a331b8444f6e56adab6acec9ece14ca">INSTR_CREATE_ext_sve</a>(dc,  Zdn,  Zm,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ext, Zdn, Zdn, Zm, imm)</td></tr>
<tr class="separator:a9a331b8444f6e56adab6acec9ece14ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fad5c23382b30d0fc57f840382143fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5fad5c23382b30d0fc57f840382143fc">INSTR_CREATE_splice_sve</a>(dc,  Zdn,  Pv,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_splice, Zdn, Pv, Zdn, Zm)</td></tr>
<tr class="separator:a5fad5c23382b30d0fc57f840382143fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889799abec3ba850e61c8b757bd9dc9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a889799abec3ba850e61c8b757bd9dc9a">INSTR_CREATE_rev_sve_pred</a>(dc,  Pd,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea6d72d604dfae016ec959b86a5755de66">OP_rev</a>, Pd, Pn)</td></tr>
<tr class="separator:a889799abec3ba850e61c8b757bd9dc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd8d332f9e7e1aa40128a6ec14ae038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5bd8d332f9e7e1aa40128a6ec14ae038">INSTR_CREATE_rev_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea6d72d604dfae016ec959b86a5755de66">OP_rev</a>, Zd, Zn)</td></tr>
<tr class="separator:a5bd8d332f9e7e1aa40128a6ec14ae038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0640ff1f85e917d8bd30210f9817767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac0640ff1f85e917d8bd30210f9817767">INSTR_CREATE_revb_sve</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_revb, Zd, Pg, Zn)</td></tr>
<tr class="separator:ac0640ff1f85e917d8bd30210f9817767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0d55a0ffd60acfd758f4b8c6bdc39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afe0d55a0ffd60acfd758f4b8c6bdc39d">INSTR_CREATE_revh_sve</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_revh, Zd, Pg, Zn)</td></tr>
<tr class="separator:afe0d55a0ffd60acfd758f4b8c6bdc39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe6673919c4abd85df087362b2c5c7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afe6673919c4abd85df087362b2c5c7ef">INSTR_CREATE_revw_sve</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_revw, Zd, Pg, Zn)</td></tr>
<tr class="separator:afe6673919c4abd85df087362b2c5c7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316fe4d846287d5014ed18f19ec7bda4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a316fe4d846287d5014ed18f19ec7bda4">INSTR_CREATE_compact_sve</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_compact, Zd, Pg, Zn)</td></tr>
<tr class="separator:a316fe4d846287d5014ed18f19ec7bda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142ce2cecc306a4e08210e9fc6997b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a142ce2cecc306a4e08210e9fc6997b66">INSTR_CREATE_punpkhi_sve</a>(dc,  Pd,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_punpkhi, Pd, Pn)</td></tr>
<tr class="separator:a142ce2cecc306a4e08210e9fc6997b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2565f9abdabd1175541336d2922fe86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab2565f9abdabd1175541336d2922fe86">INSTR_CREATE_punpklo_sve</a>(dc,  Pd,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_punpklo, Pd, Pn)</td></tr>
<tr class="separator:ab2565f9abdabd1175541336d2922fe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7dd3e2d5ddc64877456fb2187bd328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#add7dd3e2d5ddc64877456fb2187bd328">INSTR_CREATE_sunpkhi_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sunpkhi, Zd, Zn)</td></tr>
<tr class="separator:add7dd3e2d5ddc64877456fb2187bd328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6132d221bf929be6d0711abc00b9e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6132d221bf929be6d0711abc00b9e689">INSTR_CREATE_sunpklo_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sunpklo, Zd, Zn)</td></tr>
<tr class="separator:a6132d221bf929be6d0711abc00b9e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5df95a17f1ea5e9b147945f114313a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab5df95a17f1ea5e9b147945f114313a1">INSTR_CREATE_uunpkhi_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_uunpkhi, Zd, Zn)</td></tr>
<tr class="separator:ab5df95a17f1ea5e9b147945f114313a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8414f3f9f189385f2c74ff7bb0b44ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8414f3f9f189385f2c74ff7bb0b44ad3">INSTR_CREATE_uunpklo_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_uunpklo, Zd, Zn)</td></tr>
<tr class="separator:a8414f3f9f189385f2c74ff7bb0b44ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2022a1bf9a2b7434f10dfdf77c377d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2022a1bf9a2b7434f10dfdf77c377d9e">INSTR_CREATE_uzp1_sve_pred</a>(dc,  Pd,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp1, Pd, Pn, Pm)</td></tr>
<tr class="separator:a2022a1bf9a2b7434f10dfdf77c377d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365362d3a780f24d6d7f750ae578116b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a365362d3a780f24d6d7f750ae578116b">INSTR_CREATE_uzp2_sve_pred</a>(dc,  Pd,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp2, Pd, Pn, Pm)</td></tr>
<tr class="separator:a365362d3a780f24d6d7f750ae578116b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e6a22ba3b9b609f33a96f1f7a592bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a88e6a22ba3b9b609f33a96f1f7a592bf">INSTR_CREATE_uzp2_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp2, Zd, Zn, Zm)</td></tr>
<tr class="separator:a88e6a22ba3b9b609f33a96f1f7a592bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa018137996a86e7f30bdb4481567006a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa018137996a86e7f30bdb4481567006a">INSTR_CREATE_zip1_sve_pred</a>(dc,  Pd,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip1, Pd, Pn, Pm)</td></tr>
<tr class="separator:aa018137996a86e7f30bdb4481567006a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4daab36a764f235d95f56fced11f9f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4daab36a764f235d95f56fced11f9f29">INSTR_CREATE_zip1_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip1, Zd, Zn, Zm)</td></tr>
<tr class="separator:a4daab36a764f235d95f56fced11f9f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b110ef552ae121937e862f48eb581e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8b110ef552ae121937e862f48eb581e4">INSTR_CREATE_zip2_sve_pred</a>(dc,  Pd,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip2, Pd, Pn, Pm)</td></tr>
<tr class="separator:a8b110ef552ae121937e862f48eb581e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d45db56ee411a2014ef125b305dae77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3d45db56ee411a2014ef125b305dae77">INSTR_CREATE_zip2_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip2, Zd, Zn, Zm)</td></tr>
<tr class="separator:a3d45db56ee411a2014ef125b305dae77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7289e4b71fd8ce4e31dc5c6f024fa7cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7289e4b71fd8ce4e31dc5c6f024fa7cd">INSTR_CREATE_trn1_sve_pred</a>(dc,  Pd,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn1, Pd, Pn, Pm)</td></tr>
<tr class="separator:a7289e4b71fd8ce4e31dc5c6f024fa7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23377361864ed8e22596c249acfd0d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a23377361864ed8e22596c249acfd0d9f">INSTR_CREATE_trn1_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn1, Zd, Zn, Zm)</td></tr>
<tr class="separator:a23377361864ed8e22596c249acfd0d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3bdc7b78303bcc47861ab2280f9c3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad3bdc7b78303bcc47861ab2280f9c3ba">INSTR_CREATE_trn2_sve_pred</a>(dc,  Pd,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn2, Pd, Pn, Pm)</td></tr>
<tr class="separator:ad3bdc7b78303bcc47861ab2280f9c3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61643723059b0dddcd08c8fc4ac2dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac61643723059b0dddcd08c8fc4ac2dac">INSTR_CREATE_trn2_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn2, Zd, Zn, Zm)</td></tr>
<tr class="separator:ac61643723059b0dddcd08c8fc4ac2dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c5dbf3d2e158c45841e020cd451608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae4c5dbf3d2e158c45841e020cd451608">INSTR_CREATE_dupm_sve</a>(dc,  Zd,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_dupm, Zd, imm)</td></tr>
<tr class="separator:ae4c5dbf3d2e158c45841e020cd451608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3631db1e7b3f8b25d1f4c806dbe1302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac3631db1e7b3f8b25d1f4c806dbe1302">INSTR_CREATE_eon_sve_imm</a>(dc,  Zdn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zdn, Zdn, <a class="el" href="dr__ir__opnd_8h.html#a09e43cc65b71e814a523b41a75449cbc">opnd_invert_immed_int</a>(imm))</td></tr>
<tr class="separator:ac3631db1e7b3f8b25d1f4c806dbe1302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0848b3f331ccdbbe7519e28a4c58c741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0848b3f331ccdbbe7519e28a4c58c741">INSTR_CREATE_pfalse_sve</a>(dc,  Pd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a49e73cb4bc542e1b20aae716a3437fbe">instr_create_1dst_0src</a>(dc, OP_pfalse, Pd)</td></tr>
<tr class="separator:a0848b3f331ccdbbe7519e28a4c58c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309d9a42eaf5e1c9cee8b823818970b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a309d9a42eaf5e1c9cee8b823818970b9">INSTR_CREATE_pfirst_sve</a>(dc,  Pdn,  Pg)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pfirst, Pdn, Pg, Pdn)</td></tr>
<tr class="separator:a309d9a42eaf5e1c9cee8b823818970b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17dfacc910e089c60bba6d360fb71454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a17dfacc910e089c60bba6d360fb71454">INSTR_CREATE_sel_sve_pred</a>(dc,  Pd,  Pg,  Pn,  Pm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea34a9ae7070e88d17ee1c0bc87ed7830a">OP_sel</a>, Pd, Pg, Pn, Pm)</td></tr>
<tr class="separator:a17dfacc910e089c60bba6d360fb71454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65db1365d83e95ff7040cf64ec66d8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a65db1365d83e95ff7040cf64ec66d8b9">INSTR_CREATE_sel_sve_vector</a>(dc,  Zd,  Pv,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea34a9ae7070e88d17ee1c0bc87ed7830a">OP_sel</a>, Zd, Pv, Zn, Zm)</td></tr>
<tr class="separator:a65db1365d83e95ff7040cf64ec66d8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99714675409db183ac50dd127812da81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a99714675409db183ac50dd127812da81">INSTR_CREATE_mov_sve_pred</a>(dc,  Pd,  Pn)</td></tr>
<tr class="separator:a99714675409db183ac50dd127812da81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bfff7ca01a63ed68c99d281d9a1612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af3bfff7ca01a63ed68c99d281d9a1612">INSTR_CREATE_movs_sve_pred</a>(dc,  Pd,  Pg,  Pn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac96c42b4e0362fd9d7f86d59aaa44746">OP_ands</a>, Pd, Pg, Pn, Pn)</td></tr>
<tr class="separator:af3bfff7ca01a63ed68c99d281d9a1612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7223dae47dbca7530e2bd980bef74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aef7223dae47dbca7530e2bd980bef74e">INSTR_CREATE_ptrue_sve</a>(dc,  Pd,  pattern)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ptrue, Pd, pattern)</td></tr>
<tr class="separator:aef7223dae47dbca7530e2bd980bef74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d411ad6fb1d20506ef7184ebe9bf5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a34d411ad6fb1d20506ef7184ebe9bf5e">INSTR_CREATE_ptrues_sve</a>(dc,  Pd,  pattern)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ptrues, Pd, pattern)</td></tr>
<tr class="separator:a34d411ad6fb1d20506ef7184ebe9bf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b9e5fe50bb8490754add7ef3d0f64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a40b9e5fe50bb8490754add7ef3d0f64b">INSTR_CREATE_asr_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zd, Zn, imm)</td></tr>
<tr class="separator:a40b9e5fe50bb8490754add7ef3d0f64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e314b27cc41b5ae088883ddb3031449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9e314b27cc41b5ae088883ddb3031449">INSTR_CREATE_asr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a9e314b27cc41b5ae088883ddb3031449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7804c2724d7660dcc3acb8b8fb7d107c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7804c2724d7660dcc3acb8b8fb7d107c">INSTR_CREATE_asr_sve_pred_wide</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a7804c2724d7660dcc3acb8b8fb7d107c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707a87fa1ee80addf0427e5040886bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a707a87fa1ee80addf0427e5040886bd6">INSTR_CREATE_asr_sve_wide</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:a707a87fa1ee80addf0427e5040886bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a553dafa45cff9c56625506bfb44a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6a553dafa45cff9c56625506bfb44a73">INSTR_CREATE_asrd_sve_pred</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_asrd, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a6a553dafa45cff9c56625506bfb44a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7794b049e3b22a8c41c31f29525d52cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7794b049e3b22a8c41c31f29525d52cd">INSTR_CREATE_asrr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_asrr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a7794b049e3b22a8c41c31f29525d52cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2a0c3342522547e424fd00fb355e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3f2a0c3342522547e424fd00fb355e0d">INSTR_CREATE_cls_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cls, Zd, Pg, Zn)</td></tr>
<tr class="separator:a3f2a0c3342522547e424fd00fb355e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabba39a3e9d1d32e8b1e85ef6a1cbb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aabba39a3e9d1d32e8b1e85ef6a1cbb6e">INSTR_CREATE_clz_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2992c35b988e041a2c3402555ae0555e">OP_clz</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:aabba39a3e9d1d32e8b1e85ef6a1cbb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f2082e9466009644f90bc3f80a6fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a90f2082e9466009644f90bc3f80a6fe4">INSTR_CREATE_cnt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cnt, Zd, Pg, Zn)</td></tr>
<tr class="separator:a90f2082e9466009644f90bc3f80a6fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5057671e3df51cec382a66e4ec77dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0b5057671e3df51cec382a66e4ec77dc">INSTR_CREATE_lsl_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zd, Zn, imm)</td></tr>
<tr class="separator:a0b5057671e3df51cec382a66e4ec77dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a41b7dd5258b13e347ed72421afb8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5a41b7dd5258b13e347ed72421afb8db">INSTR_CREATE_lsl_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a5a41b7dd5258b13e347ed72421afb8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf83cfa0a4d2c148c9266fce9bd85039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acf83cfa0a4d2c148c9266fce9bd85039">INSTR_CREATE_lsl_sve_pred_wide</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:acf83cfa0a4d2c148c9266fce9bd85039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbed864e6c791f2bed51a47c080d06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afbbed864e6c791f2bed51a47c080d06a">INSTR_CREATE_lsl_sve_wide</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:afbbed864e6c791f2bed51a47c080d06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9d5eaf4a73d2fcb4e9d126a66c7f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aed9d5eaf4a73d2fcb4e9d126a66c7f5c">INSTR_CREATE_lslr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_lslr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:aed9d5eaf4a73d2fcb4e9d126a66c7f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496fec7da660bab2c20eca3d1e1581b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a496fec7da660bab2c20eca3d1e1581b1">INSTR_CREATE_lsr_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zd, Zn, imm)</td></tr>
<tr class="separator:a496fec7da660bab2c20eca3d1e1581b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af789624ee5c0baba4c2b81bcd88c72a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af789624ee5c0baba4c2b81bcd88c72a8">INSTR_CREATE_lsr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:af789624ee5c0baba4c2b81bcd88c72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911de167cfecf2a2021838f598088310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a911de167cfecf2a2021838f598088310">INSTR_CREATE_lsr_sve_pred_wide</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a911de167cfecf2a2021838f598088310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae12b78c6d117046f6dbad98c2312a3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae12b78c6d117046f6dbad98c2312a3e3">INSTR_CREATE_lsr_sve_wide</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:ae12b78c6d117046f6dbad98c2312a3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb86a691d3ccbce6598333bad65b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aedb86a691d3ccbce6598333bad65b7e2">INSTR_CREATE_lsrr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_lsrr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:aedb86a691d3ccbce6598333bad65b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff09bd20a7e4cc92a21eb7b75f6cef62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aff09bd20a7e4cc92a21eb7b75f6cef62">INSTR_CREATE_rbit_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea3c73807bec4f584eb0a46e374be167a9">OP_rbit</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:aff09bd20a7e4cc92a21eb7b75f6cef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cea1137a9954242471106892c530f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a53cea1137a9954242471106892c530f6">INSTR_CREATE_andv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_andv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a53cea1137a9954242471106892c530f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7441ca5aeb4bd0630c1f69895ab6bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7441ca5aeb4bd0630c1f69895ab6bc98">INSTR_CREATE_eorv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_eorv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a7441ca5aeb4bd0630c1f69895ab6bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d92e3a14ee4ab3c1171a2c84c914185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8d92e3a14ee4ab3c1171a2c84c914185">INSTR_CREATE_fadda_sve_pred</a>(dc,  Vdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fadda, Vdn, Pg, Vdn, Zm)</td></tr>
<tr class="separator:a8d92e3a14ee4ab3c1171a2c84c914185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5c4cba7e7effb2e9601cdaf0d64bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6f5c4cba7e7effb2e9601cdaf0d64bf5">INSTR_CREATE_faddv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_faddv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a6f5c4cba7e7effb2e9601cdaf0d64bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6c485648f3e34cc5d4991baa3c542c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2e6c485648f3e34cc5d4991baa3c542c">INSTR_CREATE_fmaxnmv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxnmv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a2e6c485648f3e34cc5d4991baa3c542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd2b752c80b415c87548896cedc5762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aecd2b752c80b415c87548896cedc5762">INSTR_CREATE_fmaxv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxv, Vd, Pg, Zn)</td></tr>
<tr class="separator:aecd2b752c80b415c87548896cedc5762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac697f59bc098e44ad80eaa8b91724ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac697f59bc098e44ad80eaa8b91724ad9">INSTR_CREATE_fminnmv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnmv, Vd, Pg, Zn)</td></tr>
<tr class="separator:ac697f59bc098e44ad80eaa8b91724ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf88b7888b73c58ea3f6c4b6ff481b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aeaf88b7888b73c58ea3f6c4b6ff481b6">INSTR_CREATE_fminv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminv, Vd, Pg, Zn)</td></tr>
<tr class="separator:aeaf88b7888b73c58ea3f6c4b6ff481b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a0ecf7cce6d4c82aba11fdf694aee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a32a0ecf7cce6d4c82aba11fdf694aee8">INSTR_CREATE_orv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_orv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a32a0ecf7cce6d4c82aba11fdf694aee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0791ac28ad864d149ef8201a1bac164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac0791ac28ad864d149ef8201a1bac164">INSTR_CREATE_saddv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddv, Vd, Pg, Zn)</td></tr>
<tr class="separator:ac0791ac28ad864d149ef8201a1bac164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10a14db57f6d9db87a4c15b22258fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad10a14db57f6d9db87a4c15b22258fd1">INSTR_CREATE_smaxv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smaxv, Vd, Pg, Zn)</td></tr>
<tr class="separator:ad10a14db57f6d9db87a4c15b22258fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a704b6b1b3ca90ec3ac8aff91515d57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9a704b6b1b3ca90ec3ac8aff91515d57">INSTR_CREATE_sminv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sminv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a9a704b6b1b3ca90ec3ac8aff91515d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae686da8027d82edc3ca8043eee09dd72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae686da8027d82edc3ca8043eee09dd72">INSTR_CREATE_uaddv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddv, Vd, Pg, Zn)</td></tr>
<tr class="separator:ae686da8027d82edc3ca8043eee09dd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f66fc44c4a93864dc24090520333c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a50f66fc44c4a93864dc24090520333c3">INSTR_CREATE_umaxv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umaxv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a50f66fc44c4a93864dc24090520333c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72608ad09fd5dd99763fc263b44e16e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a72608ad09fd5dd99763fc263b44e16e0">INSTR_CREATE_uminv_sve_pred</a>(dc,  Vd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uminv, Vd, Pg, Zn)</td></tr>
<tr class="separator:a72608ad09fd5dd99763fc263b44e16e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed372f562da34b5d05920219a9f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2ed372f562da34b5d05920219a9f8c94">INSTR_CREATE_fdup_sve</a>(dc,  Zd,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fdup, Zd, imm)</td></tr>
<tr class="separator:a2ed372f562da34b5d05920219a9f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76761da15357473757a91e2ab50c956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac76761da15357473757a91e2ab50c956">INSTR_CREATE_ld1rb_sve</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rb, Zt, Rn, Pg)</td></tr>
<tr class="separator:ac76761da15357473757a91e2ab50c956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f5465747473e02c8d7d3bdb0f7e697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a14f5465747473e02c8d7d3bdb0f7e697">INSTR_CREATE_ld1rh_sve</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rh, Zt, Rn, Pg)</td></tr>
<tr class="separator:a14f5465747473e02c8d7d3bdb0f7e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c558d32c2535f58b73400c5add1260d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0c558d32c2535f58b73400c5add1260d">INSTR_CREATE_ld1rw_sve</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rw, Zt, Rn, Pg)</td></tr>
<tr class="separator:a0c558d32c2535f58b73400c5add1260d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ba7eea47cb79590b3e9e1a18f15375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa8ba7eea47cb79590b3e9e1a18f15375">INSTR_CREATE_ld1rd_sve</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rd, Zt, Rn, Pg)</td></tr>
<tr class="separator:aa8ba7eea47cb79590b3e9e1a18f15375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56e5716e21a0c98b006178cca318f1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a56e5716e21a0c98b006178cca318f1d1">INSTR_CREATE_ld1rsb_sve</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rsb, Zt, Rn, Pg)</td></tr>
<tr class="separator:a56e5716e21a0c98b006178cca318f1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc84c1181c35b37038862eba567d8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6cc84c1181c35b37038862eba567d8a9">INSTR_CREATE_ld1rsh_sve</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rsh, Zt, Rn, Pg)</td></tr>
<tr class="separator:a6cc84c1181c35b37038862eba567d8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17efb8eca1875e61f63eec65bd7e62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af17efb8eca1875e61f63eec65bd7e62f">INSTR_CREATE_ld1rsw_sve</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rsw, Zt, Rn, Pg)</td></tr>
<tr class="separator:af17efb8eca1875e61f63eec65bd7e62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ea04f4da03a3add4721bf257696f62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa6ea04f4da03a3add4721bf257696f62">INSTR_CREATE_index_sve</a>(dc,  Zd,  Rn_or_imm,  Rm_or_imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_index, Zd, Rn_or_imm, Rm_or_imm)</td></tr>
<tr class="separator:aa6ea04f4da03a3add4721bf257696f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab89f7da7556d9b307992604a32ffa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3ab89f7da7556d9b307992604a32ffa7">INSTR_CREATE_fcvt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvt, Zd, Pg, Zn)</td></tr>
<tr class="separator:a3ab89f7da7556d9b307992604a32ffa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21202395dd814c0e02d348936e0a138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad21202395dd814c0e02d348936e0a138">INSTR_CREATE_fcvtzs_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzs, Zd, Pg, Zn)</td></tr>
<tr class="separator:ad21202395dd814c0e02d348936e0a138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ec8b7d6607304ac8c3c4179ec0eabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a83ec8b7d6607304ac8c3c4179ec0eabc">INSTR_CREATE_fcvtzu_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzu, Zd, Pg, Zn)</td></tr>
<tr class="separator:a83ec8b7d6607304ac8c3c4179ec0eabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c08c0c51677e9122828847b28b2b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a62c08c0c51677e9122828847b28b2b70">INSTR_CREATE_frinta_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinta, Zd, Pg, Zn)</td></tr>
<tr class="separator:a62c08c0c51677e9122828847b28b2b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac75ef7863769a954d3358d54af226a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac75ef7863769a954d3358d54af226a7e">INSTR_CREATE_frinti_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinti, Zd, Pg, Zn)</td></tr>
<tr class="separator:ac75ef7863769a954d3358d54af226a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2a2d782a2df3112e6536d96613b338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afe2a2d782a2df3112e6536d96613b338">INSTR_CREATE_frintm_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintm, Zd, Pg, Zn)</td></tr>
<tr class="separator:afe2a2d782a2df3112e6536d96613b338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399a8ee57717af1c6a796ebfff28ff92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a399a8ee57717af1c6a796ebfff28ff92">INSTR_CREATE_frintn_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintn, Zd, Pg, Zn)</td></tr>
<tr class="separator:a399a8ee57717af1c6a796ebfff28ff92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66f0e081d8504b6b6e863e9c759a0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa66f0e081d8504b6b6e863e9c759a0fc">INSTR_CREATE_frintp_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintp, Zd, Pg, Zn)</td></tr>
<tr class="separator:aa66f0e081d8504b6b6e863e9c759a0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d24f6f0aa486f8021d2fd44c727669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab2d24f6f0aa486f8021d2fd44c727669">INSTR_CREATE_frintx_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintx, Zd, Pg, Zn)</td></tr>
<tr class="separator:ab2d24f6f0aa486f8021d2fd44c727669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af387ad6b1563ad344046311b6dbd8787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af387ad6b1563ad344046311b6dbd8787">INSTR_CREATE_frintz_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintz, Zd, Pg, Zn)</td></tr>
<tr class="separator:af387ad6b1563ad344046311b6dbd8787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad540c2c2339d65ddd0c6b23a9324dd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad540c2c2339d65ddd0c6b23a9324dd6b">INSTR_CREATE_scvtf_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_scvtf, Zd, Pg, Zn)</td></tr>
<tr class="separator:ad540c2c2339d65ddd0c6b23a9324dd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753ba326f832888fe1cd05780c484e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a753ba326f832888fe1cd05780c484e6d">INSTR_CREATE_ucvtf_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ucvtf, Zd, Pg, Zn)</td></tr>
<tr class="separator:a753ba326f832888fe1cd05780c484e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176db1ec752f7ee3ca7939dd60b689fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a176db1ec752f7ee3ca7939dd60b689fd">INSTR_CREATE_ctermeq</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_ctermeq, Rn, Rm)</td></tr>
<tr class="separator:a176db1ec752f7ee3ca7939dd60b689fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df36afdd2b5017e48e4d9ca47d38f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0df36afdd2b5017e48e4d9ca47d38f57">INSTR_CREATE_ctermne</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_ctermne, Rn, Rm)</td></tr>
<tr class="separator:a0df36afdd2b5017e48e4d9ca47d38f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d02168c5d01b950bcd1f04c0d023597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8d02168c5d01b950bcd1f04c0d023597">INSTR_CREATE_pnext_sve</a>(dc,  Pdn,  Pv)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pnext, Pdn, Pv, Pdn)</td></tr>
<tr class="separator:a8d02168c5d01b950bcd1f04c0d023597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4e06651720983984dc80c1fb5a7e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2b4e06651720983984dc80c1fb5a7e1c">INSTR_CREATE_fabd_sve</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fabd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a2b4e06651720983984dc80c1fb5a7e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20dfd26b77feed0eee6ced5bd564ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac20dfd26b77feed0eee6ced5bd564ac6">INSTR_CREATE_fabs_sve</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635aabde7dc0eaa966f2e3883ce0e5b9ddab">OP_fabs</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:ac20dfd26b77feed0eee6ced5bd564ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a42ee173aab718e28ab0f55d90bbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a24a42ee173aab718e28ab0f55d90bbb5">INSTR_CREATE_fdiv_sve</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a7e71d11c5c6122ae5e4b36a1624a33a6">OP_fdiv</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a24a42ee173aab718e28ab0f55d90bbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa587b4ea5bdd3a4737f3dc4b39081619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa587b4ea5bdd3a4737f3dc4b39081619">INSTR_CREATE_fdivr_sve</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ad68bb3992f824e0fbaa0c360d162b983">OP_fdivr</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:aa587b4ea5bdd3a4737f3dc4b39081619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b986cdc45bd938fc40f6ba9821da65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a04b986cdc45bd938fc40f6ba9821da65">INSTR_CREATE_fmad_sve</a>(dc,  Zdn,  Pg,  Zm,  Za)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmad, Zdn, Zdn, Pg, Zm, Za)</td></tr>
<tr class="separator:a04b986cdc45bd938fc40f6ba9821da65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fead9f0498b677351d152791a822054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4fead9f0498b677351d152791a822054">INSTR_CREATE_fmulx_sve</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmulx, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a4fead9f0498b677351d152791a822054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9dea9a3d98168a2917691d80563bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aec9dea9a3d98168a2917691d80563bf0">INSTR_CREATE_fneg_sve</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fneg, Zd, Pg, Zn)</td></tr>
<tr class="separator:aec9dea9a3d98168a2917691d80563bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61acddce29071913c02f7b34975895a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad61acddce29071913c02f7b34975895a">INSTR_CREATE_fnmad_sve</a>(dc,  Zdn,  Pg,  Zm,  Za)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmad, Zdn, Zdn, Pg, Zm, Za)</td></tr>
<tr class="separator:ad61acddce29071913c02f7b34975895a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81e0a139bc8d951884aa0a57df005a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa81e0a139bc8d951884aa0a57df005a2">INSTR_CREATE_fnmla_sve</a>(dc,  Zda,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmla, Zda, Zda, Pg, Zn, Zm)</td></tr>
<tr class="separator:aa81e0a139bc8d951884aa0a57df005a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5bf6d11b07c6337139c28acd9211a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4f5bf6d11b07c6337139c28acd9211a5">INSTR_CREATE_fnmls_sve</a>(dc,  Zda,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmls, Zda, Zda, Pg, Zn, Zm)</td></tr>
<tr class="separator:a4f5bf6d11b07c6337139c28acd9211a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54068d2e876c2b7cb28ecaeb8c15c109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a54068d2e876c2b7cb28ecaeb8c15c109">INSTR_CREATE_fnmsb_sve_pred</a>(dc,  Zdn,  Pg,  Zm,  Za)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmsb, Zdn, Zdn, Pg, Zm, Za)</td></tr>
<tr class="separator:a54068d2e876c2b7cb28ecaeb8c15c109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4c6a20622d1fc25d465dd0fc46a687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aca4c6a20622d1fc25d465dd0fc46a687">INSTR_CREATE_frecpe_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frecpe, Zd, Zn)</td></tr>
<tr class="separator:aca4c6a20622d1fc25d465dd0fc46a687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9d91123e2d45bcfdb6b298d6b96f57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3f9d91123e2d45bcfdb6b298d6b96f57">INSTR_CREATE_frecps_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecps, Zd, Zn, Zm)</td></tr>
<tr class="separator:a3f9d91123e2d45bcfdb6b298d6b96f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d7755bc9c969e75a33d8356970aa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a43d7755bc9c969e75a33d8356970aa44">INSTR_CREATE_frecpx_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecpx, Zd, Pg, Zn)</td></tr>
<tr class="separator:a43d7755bc9c969e75a33d8356970aa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43806df8cc1bfa256d0300e669387937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a43806df8cc1bfa256d0300e669387937">INSTR_CREATE_frsqrte_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frsqrte, Zd, Zn)</td></tr>
<tr class="separator:a43806df8cc1bfa256d0300e669387937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b025946fa9b636364ce122b393d6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a26b025946fa9b636364ce122b393d6a3">INSTR_CREATE_frsqrts_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frsqrts, Zd, Zn, Zm)</td></tr>
<tr class="separator:a26b025946fa9b636364ce122b393d6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8570ae23749840147cdf44f7afcef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2c8570ae23749840147cdf44f7afcef1">INSTR_CREATE_fscale_sve</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a80cb0e202282caffea385c29a7677e76">OP_fscale</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a2c8570ae23749840147cdf44f7afcef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6518cfcd17d41df618282600706645dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6518cfcd17d41df618282600706645dd">INSTR_CREATE_fsqrt_sve</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a8fba87e8b9acefb21b7098f450616fa5">OP_fsqrt</a>, Zd, Pg, Zn)</td></tr>
<tr class="separator:a6518cfcd17d41df618282600706645dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267bff5c2f7f5a8b5ad8953b800e3c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a267bff5c2f7f5a8b5ad8953b800e3c58">INSTR_CREATE_fadd_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a267bff5c2f7f5a8b5ad8953b800e3c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae530288afc5d16228b6e024505caf00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae530288afc5d16228b6e024505caf00c">INSTR_CREATE_fadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:ae530288afc5d16228b6e024505caf00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7b1d504c8507d8e5f22b1082111152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8d7b1d504c8507d8e5f22b1082111152">INSTR_CREATE_fadd_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:a8d7b1d504c8507d8e5f22b1082111152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1444cd1673e96b7eb5cd09831cf98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1c1444cd1673e96b7eb5cd09831cf98f">INSTR_CREATE_fsub_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a1c1444cd1673e96b7eb5cd09831cf98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b313ff70eb7eb0f48af20c9146a2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a13b313ff70eb7eb0f48af20c9146a2d0">INSTR_CREATE_fsub_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a13b313ff70eb7eb0f48af20c9146a2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5014dfb02a99de86ef9878a83f18649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa5014dfb02a99de86ef9878a83f18649">INSTR_CREATE_fsub_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:aa5014dfb02a99de86ef9878a83f18649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3e5c28c76c88aa42f8a3698a1a3139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aca3e5c28c76c88aa42f8a3698a1a3139">INSTR_CREATE_fsubr_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a696cf8b3d2f4926b45ad626e5e6ce87d">OP_fsubr</a>, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:aca3e5c28c76c88aa42f8a3698a1a3139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eede4bdef7830541012915d7b95f022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2eede4bdef7830541012915d7b95f022">INSTR_CREATE_fsubr_sve_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a696cf8b3d2f4926b45ad626e5e6ce87d">OP_fsubr</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a2eede4bdef7830541012915d7b95f022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc59dae9512fc6e2005f510d48fd5fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afc59dae9512fc6e2005f510d48fd5fa1">INSTR_CREATE_fmax_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmax, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:afc59dae9512fc6e2005f510d48fd5fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023ce88e2d5e229a4d47e5328995b148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a023ce88e2d5e229a4d47e5328995b148">INSTR_CREATE_fmax_sve_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmax, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a023ce88e2d5e229a4d47e5328995b148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcc7246cc08c1793cdca18c0e8d13e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adbcc7246cc08c1793cdca18c0e8d13e6">INSTR_CREATE_fmaxnm_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnm, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:adbcc7246cc08c1793cdca18c0e8d13e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54045fb79abe2ce40e458196f0898f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a54045fb79abe2ce40e458196f0898f66">INSTR_CREATE_fmaxnm_sve_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnm, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a54045fb79abe2ce40e458196f0898f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f54519f2f5b2c28ed3915ea69fe677b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5f54519f2f5b2c28ed3915ea69fe677b">INSTR_CREATE_fmin_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmin, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a5f54519f2f5b2c28ed3915ea69fe677b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d1a8a9d5e47b9827b2c88410b09e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac2d1a8a9d5e47b9827b2c88410b09e8b">INSTR_CREATE_fmin_sve_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmin, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:ac2d1a8a9d5e47b9827b2c88410b09e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53940478523799bfcd33f76014859a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a53940478523799bfcd33f76014859a70">INSTR_CREATE_fminnm_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnm, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a53940478523799bfcd33f76014859a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d120a80a351d8ff1c0c116a9a3bfe31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0d120a80a351d8ff1c0c116a9a3bfe31">INSTR_CREATE_fminnm_sve_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnm, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a0d120a80a351d8ff1c0c116a9a3bfe31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed3615ae484110a1447af3613e51371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afed3615ae484110a1447af3613e51371">INSTR_CREATE_fmla_sve_vector</a>(dc,  Zda,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmla, Zda, Zda, Pg, Zn, Zm)</td></tr>
<tr class="separator:afed3615ae484110a1447af3613e51371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bba365800c3d068f96822b7dac96f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5bba365800c3d068f96822b7dac96f99">INSTR_CREATE_fmla_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmla, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:a5bba365800c3d068f96822b7dac96f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890c5a4248837584b91f0e083bfdad30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a890c5a4248837584b91f0e083bfdad30">INSTR_CREATE_fmls_sve_vector</a>(dc,  Zda,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmls, Zda, Zda, Pg, Zn, Zm)</td></tr>
<tr class="separator:a890c5a4248837584b91f0e083bfdad30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc95bf053ee32e009a2ba70216f1ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acdc95bf053ee32e009a2ba70216f1ebc">INSTR_CREATE_fmls_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmls, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:acdc95bf053ee32e009a2ba70216f1ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf5e1e45043cbba52a0ec9c0895800f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aacf5e1e45043cbba52a0ec9c0895800f">INSTR_CREATE_fmsb_sve</a>(dc,  Zdn,  Pg,  Zm,  Za)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmsb, Zdn, Zdn, Pg, Zm, Za)</td></tr>
<tr class="separator:aacf5e1e45043cbba52a0ec9c0895800f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1609d25e1cc02d6d64976938367d182b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1609d25e1cc02d6d64976938367d182b">INSTR_CREATE_fmul_sve</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a1609d25e1cc02d6d64976938367d182b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f2f716eb6b407f90f8c697e4b7f3de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a58f2f716eb6b407f90f8c697e4b7f3de">INSTR_CREATE_fmul_sve_pred_vector</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a58f2f716eb6b407f90f8c697e4b7f3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda4c44e49350bd2ce4bd3de9b7eb695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aeda4c44e49350bd2ce4bd3de9b7eb695">INSTR_CREATE_fmul_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zd, Zn, Zm)</td></tr>
<tr class="separator:aeda4c44e49350bd2ce4bd3de9b7eb695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbeb49e3297bf7b02ba47c3048a9a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5dbeb49e3297bf7b02ba47c3048a9a32">INSTR_CREATE_fmul_sve_idx</a>(dc,  Zd,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zd, Zn, Zm, index)</td></tr>
<tr class="separator:a5dbeb49e3297bf7b02ba47c3048a9a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba6e6c0d1ddfb5e8953bd773efe56c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afba6e6c0d1ddfb5e8953bd773efe56c4">INSTR_CREATE_addpl</a>(dc,  Rd,  Rn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_addpl, Rd, Rn, simm)</td></tr>
<tr class="separator:afba6e6c0d1ddfb5e8953bd773efe56c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164d28aa5f686c9369aafe6d0c1de70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a164d28aa5f686c9369aafe6d0c1de70e">INSTR_CREATE_addvl</a>(dc,  Rd,  Rn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_addvl, Rd, Rn, simm)</td></tr>
<tr class="separator:a164d28aa5f686c9369aafe6d0c1de70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449357273c51e2f8abff2740ae38af72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a449357273c51e2f8abff2740ae38af72">INSTR_CREATE_rdvl</a>(dc,  Rd,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_rdvl, Rd, simm)</td></tr>
<tr class="separator:a449357273c51e2f8abff2740ae38af72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a660527aa8bc80b87315a1f808829b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0a660527aa8bc80b87315a1f808829b9">INSTR_CREATE_ldff1b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1b, Zt, Rn, Pg)</td></tr>
<tr class="separator:a0a660527aa8bc80b87315a1f808829b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc214f272472478eafb4d1cc27c59341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adc214f272472478eafb4d1cc27c59341">INSTR_CREATE_ldff1d_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1d, Zt, Rn, Pg)</td></tr>
<tr class="separator:adc214f272472478eafb4d1cc27c59341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1409f337a1a7e597a9065b2ddf8ab3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af1409f337a1a7e597a9065b2ddf8ab3c">INSTR_CREATE_ldff1h_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1h, Zt, Rn, Pg)</td></tr>
<tr class="separator:af1409f337a1a7e597a9065b2ddf8ab3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f38dcda33c157b62f764be30f541e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a02f38dcda33c157b62f764be30f541e4">INSTR_CREATE_ldff1sb_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1sb, Zt, Rn, Pg)</td></tr>
<tr class="separator:a02f38dcda33c157b62f764be30f541e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2026bc4ab3a1228a855554d9578f798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad2026bc4ab3a1228a855554d9578f798">INSTR_CREATE_ldff1sh_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1sh, Zt, Rn, Pg)</td></tr>
<tr class="separator:ad2026bc4ab3a1228a855554d9578f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50eefa5498e096a839ad3d848b2f67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa50eefa5498e096a839ad3d848b2f67c">INSTR_CREATE_ldff1sw_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1sw, Zt, Rn, Pg)</td></tr>
<tr class="separator:aa50eefa5498e096a839ad3d848b2f67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7b17e0ece97b791b08462df3f20f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5f7b17e0ece97b791b08462df3f20f84">INSTR_CREATE_ldff1w_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1w, Zt, Rn, Pg)</td></tr>
<tr class="separator:a5f7b17e0ece97b791b08462df3f20f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e701b9168cf8fdab72a2046fb58e42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0e701b9168cf8fdab72a2046fb58e42b">INSTR_CREATE_fcadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fcadd, Zdn, Pg, Zdn, Zm, rot)</td></tr>
<tr class="separator:a0e701b9168cf8fdab72a2046fb58e42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917a9778a0e5f9c889a8f27e58e13787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a917a9778a0e5f9c889a8f27e58e13787">INSTR_CREATE_fcmla_sve_vector</a>(dc,  Zda,  Pg,  Zn,  Zm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcmla, Zda, Zda, Pg, Zn, Zm, rot)</td></tr>
<tr class="separator:a917a9778a0e5f9c889a8f27e58e13787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e87a0bc52beafaa7fc8e453dd9de5eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6e87a0bc52beafaa7fc8e453dd9de5eb">INSTR_CREATE_fcmla_sve_idx</a>(dc,  Zda,  Zn,  Zm,  imm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcmla, Zda, Zda, Zn, Zm, imm, rot)</td></tr>
<tr class="separator:a6e87a0bc52beafaa7fc8e453dd9de5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79909d7091dfe2ecdecf8960002c3ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a79909d7091dfe2ecdecf8960002c3ce0">INSTR_CREATE_ld1b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1b, Zt, Rn, Pg)</td></tr>
<tr class="separator:a79909d7091dfe2ecdecf8960002c3ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16ca503a92b60f8ec752e6d9697d7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af16ca503a92b60f8ec752e6d9697d7d9">INSTR_CREATE_ld1rob_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rob, Zt, Rn, Pg)</td></tr>
<tr class="separator:af16ca503a92b60f8ec752e6d9697d7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6bcfdcd35f40545c4ea471c056dab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6a6bcfdcd35f40545c4ea471c056dab7">INSTR_CREATE_ld1rqb_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqb, Zt, Rn, Pg)</td></tr>
<tr class="separator:a6a6bcfdcd35f40545c4ea471c056dab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b0a52dc994dc7835062170748a6ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a91b0a52dc994dc7835062170748a6ebd">INSTR_CREATE_ld1rqh_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqh, Zt, Rn, Pg)</td></tr>
<tr class="separator:a91b0a52dc994dc7835062170748a6ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a8bf3568ea65dc25ece8058a2ddce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a81a8bf3568ea65dc25ece8058a2ddce5">INSTR_CREATE_ld1rqw_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqw, Zt, Rn, Pg)</td></tr>
<tr class="separator:a81a8bf3568ea65dc25ece8058a2ddce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c82c664db18ee7c10548012d66075a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a78c82c664db18ee7c10548012d66075a">INSTR_CREATE_ld1rqd_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqd, Zt, Rn, Pg)</td></tr>
<tr class="separator:a78c82c664db18ee7c10548012d66075a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1882e914bd763e4f3b3a20494e0288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1d1882e914bd763e4f3b3a20494e0288">INSTR_CREATE_ld1sb_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1sb, Zt, Rn, Pg)</td></tr>
<tr class="separator:a1d1882e914bd763e4f3b3a20494e0288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3697ca93b1644d394415d91e1f70ba24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3697ca93b1644d394415d91e1f70ba24">INSTR_CREATE_ldnt1b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1b, Zt, Rn, Pg)</td></tr>
<tr class="separator:a3697ca93b1644d394415d91e1f70ba24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17430843fab3e0932003908b7a318b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a17430843fab3e0932003908b7a318b05">INSTR_CREATE_st1b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1b, Rn, Zt, Pg)</td></tr>
<tr class="separator:a17430843fab3e0932003908b7a318b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbbd9155b0b5a5b0b319e5675f433a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abfbbd9155b0b5a5b0b319e5675f433a9">INSTR_CREATE_stnt1b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1b, Rn, Zt, Pg)</td></tr>
<tr class="separator:abfbbd9155b0b5a5b0b319e5675f433a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4039f518b5e8c766ec3b20a659ddb628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4039f518b5e8c766ec3b20a659ddb628">INSTR_CREATE_bfcvt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bfcvt, Zd, Pg, Zn)</td></tr>
<tr class="separator:a4039f518b5e8c766ec3b20a659ddb628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2a5fd4ab1150272af45e94961bca4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0c2a5fd4ab1150272af45e94961bca4e">INSTR_CREATE_bfdot_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfdot, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a0c2a5fd4ab1150272af45e94961bca4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed89cd7b01a7b5e578be7e1973e15f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aed89cd7b01a7b5e578be7e1973e15f76">INSTR_CREATE_bfdot_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfdot, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:aed89cd7b01a7b5e578be7e1973e15f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883af85b13eb8f5d23892fa40c52ed01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a883af85b13eb8f5d23892fa40c52ed01">INSTR_CREATE_bfmlalb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfmlalb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a883af85b13eb8f5d23892fa40c52ed01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cf788787d81d0a8366a7268645b4d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a02cf788787d81d0a8366a7268645b4d5">INSTR_CREATE_bfmlalb_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalb, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:a02cf788787d81d0a8366a7268645b4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c7dd088a58e2b415e199691e06c5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a98c7dd088a58e2b415e199691e06c5a5">INSTR_CREATE_bfmlalt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfmlalt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a98c7dd088a58e2b415e199691e06c5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19adea0bf33517f94b460d10644af2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a19adea0bf33517f94b460d10644af2b2">INSTR_CREATE_bfmlalt_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalt, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:a19adea0bf33517f94b460d10644af2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f3ac616badc12f25f01eb226010c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa8f3ac616badc12f25f01eb226010c01">INSTR_CREATE_bfmmla_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfmmla, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:aa8f3ac616badc12f25f01eb226010c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66d38926edb12c789d5c16b41f201c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab66d38926edb12c789d5c16b41f201c3">INSTR_CREATE_smmla_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaff4b6740c17dd5e092fe3138e0d433ff">OP_smmla</a>, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:ab66d38926edb12c789d5c16b41f201c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c09ecc6c0494f33cb73d6ef554e63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a35c09ecc6c0494f33cb73d6ef554e63d">INSTR_CREATE_sudot_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sudot, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:a35c09ecc6c0494f33cb73d6ef554e63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab688c15190c715268607e44b528fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adab688c15190c715268607e44b528fa0">INSTR_CREATE_ummla_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ummla, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:adab688c15190c715268607e44b528fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a338fe73e23b0d3d9c66b966d34250ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a338fe73e23b0d3d9c66b966d34250ffd">INSTR_CREATE_usdot_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usdot, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a338fe73e23b0d3d9c66b966d34250ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8649e690c37e3ab06d0c40a512ddc999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8649e690c37e3ab06d0c40a512ddc999">INSTR_CREATE_usdot_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_usdot, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:a8649e690c37e3ab06d0c40a512ddc999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8f9edc06627f9d3b976b4927710387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aab8f9edc06627f9d3b976b4927710387">INSTR_CREATE_usmmla_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usmmla, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:aab8f9edc06627f9d3b976b4927710387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad67a9ec2acef496b402286551960333a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad67a9ec2acef496b402286551960333a">INSTR_CREATE_prfb_sve_pred</a>(dc,  prfop,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfb, prfop, Pg, Rn)</td></tr>
<tr class="separator:ad67a9ec2acef496b402286551960333a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298c40553f8f446944ebf5a5a84e0ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a298c40553f8f446944ebf5a5a84e0ccd">INSTR_CREATE_prfd_sve_pred</a>(dc,  prfop,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfd, prfop, Pg, Rn)</td></tr>
<tr class="separator:a298c40553f8f446944ebf5a5a84e0ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a04dae0c939caa0351173e5a488124b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9a04dae0c939caa0351173e5a488124b">INSTR_CREATE_prfh_sve_pred</a>(dc,  prfop,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfh, prfop, Pg, Rn)</td></tr>
<tr class="separator:a9a04dae0c939caa0351173e5a488124b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c48ab91d9df59e942097c189a67f181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1c48ab91d9df59e942097c189a67f181">INSTR_CREATE_prfw_sve_pred</a>(dc,  prfop,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfw, prfop, Pg, Rn)</td></tr>
<tr class="separator:a1c48ab91d9df59e942097c189a67f181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a7a77e80edeb79ab35aa9ab89824fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa5a7a77e80edeb79ab35aa9ab89824fd">INSTR_CREATE_adr_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#ac20110c7558676762c260b2ec020ef70">OP_adr</a>, Zd, Zn)</td></tr>
<tr class="separator:aa5a7a77e80edeb79ab35aa9ab89824fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f158fe398b7c7a1a7db5a9987988e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4f158fe398b7c7a1a7db5a9987988e5c">INSTR_CREATE_ld2b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2b, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td></tr>
<tr class="separator:a4f158fe398b7c7a1a7db5a9987988e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413db0123cae4e515be61036152a081a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a413db0123cae4e515be61036152a081a">INSTR_CREATE_ld3b_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a413db0123cae4e515be61036152a081a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43d74d93178f60815cfa4f1564154c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac43d74d93178f60815cfa4f1564154c3">INSTR_CREATE_ld4b_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:ac43d74d93178f60815cfa4f1564154c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282947ccb31083d9d1279fd009020b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a282947ccb31083d9d1279fd009020b53">INSTR_CREATE_st2b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2b, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td></tr>
<tr class="separator:a282947ccb31083d9d1279fd009020b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a505ecf9bed02c0edf1868573f9fb2f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a505ecf9bed02c0edf1868573f9fb2f6b">INSTR_CREATE_st3b_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a505ecf9bed02c0edf1868573f9fb2f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1589b420ba389e293d13c6419f450c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8c1589b420ba389e293d13c6419f450c">INSTR_CREATE_st4b_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a8c1589b420ba389e293d13c6419f450c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82eee44f30406b89c8819821779322c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab82eee44f30406b89c8819821779322c">INSTR_CREATE_ld1h_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1h, Zt, Zn, Pg)</td></tr>
<tr class="separator:ab82eee44f30406b89c8819821779322c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e6f7e76df19d11d7b516b5faada286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a00e6f7e76df19d11d7b516b5faada286">INSTR_CREATE_ld1sh_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1sh, Zt, Zn, Pg)</td></tr>
<tr class="separator:a00e6f7e76df19d11d7b516b5faada286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72d46799a75ff13856dc4f8991e2773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad72d46799a75ff13856dc4f8991e2773">INSTR_CREATE_ld1w_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1w, Zt, Zn, Pg)</td></tr>
<tr class="separator:ad72d46799a75ff13856dc4f8991e2773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7991e37222de18a0e9277d0091a8dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa7991e37222de18a0e9277d0091a8dfa">INSTR_CREATE_ld1d_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1d, Zt, Zn, Pg)</td></tr>
<tr class="separator:aa7991e37222de18a0e9277d0091a8dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cf96443713e8fcbf646ff8238541ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a85cf96443713e8fcbf646ff8238541ad">INSTR_CREATE_ld1sw_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1sw, Zt, Zn, Pg)</td></tr>
<tr class="separator:a85cf96443713e8fcbf646ff8238541ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e499091cc9200dce29d6069ccae03c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6e499091cc9200dce29d6069ccae03c4">INSTR_CREATE_st1h_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1h, Zn, Zt, Pg)</td></tr>
<tr class="separator:a6e499091cc9200dce29d6069ccae03c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f56faef59f7ddcc7229bbb30df9f9ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1f56faef59f7ddcc7229bbb30df9f9ee">INSTR_CREATE_st1w_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1w, Zn, Zt, Pg)</td></tr>
<tr class="separator:a1f56faef59f7ddcc7229bbb30df9f9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6155f8c4dba69e60d72d4f2a2e4921ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6155f8c4dba69e60d72d4f2a2e4921ad">INSTR_CREATE_st1d_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1d, Zn, Zt, Pg)</td></tr>
<tr class="separator:a6155f8c4dba69e60d72d4f2a2e4921ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e141a9dc19397a66b1f43b6c01756e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7e141a9dc19397a66b1f43b6c01756e3">INSTR_CREATE_ld2d_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2d, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td></tr>
<tr class="separator:a7e141a9dc19397a66b1f43b6c01756e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361887376e32ceb9b7ee7e6bb0a43dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a361887376e32ceb9b7ee7e6bb0a43dd0">INSTR_CREATE_ld2h_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2h, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td></tr>
<tr class="separator:a361887376e32ceb9b7ee7e6bb0a43dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77011f335227cf32dc00982331e7ecec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a77011f335227cf32dc00982331e7ecec">INSTR_CREATE_ld2w_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2w, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td></tr>
<tr class="separator:a77011f335227cf32dc00982331e7ecec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb3af9317026967876067b568b4e7e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adcb3af9317026967876067b568b4e7e0">INSTR_CREATE_ld3d_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:adcb3af9317026967876067b568b4e7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce675c1be066228f67f31d10c571a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3ce675c1be066228f67f31d10c571a40">INSTR_CREATE_ld3h_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a3ce675c1be066228f67f31d10c571a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87985a921ea527efe0b10bc31fd99241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a87985a921ea527efe0b10bc31fd99241">INSTR_CREATE_ld3w_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a87985a921ea527efe0b10bc31fd99241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0cae65bc4aedb19ecac741f31c0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afb0cae65bc4aedb19ecac741f31c0dd3">INSTR_CREATE_ld4d_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:afb0cae65bc4aedb19ecac741f31c0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad173bbce94382525c6c4d2bdbb585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac9ad173bbce94382525c6c4d2bdbb585">INSTR_CREATE_ld4h_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:ac9ad173bbce94382525c6c4d2bdbb585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270238076513f616264c86bb58869736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a270238076513f616264c86bb58869736">INSTR_CREATE_ld4w_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a270238076513f616264c86bb58869736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af12bca3baaf300f5d950e70a3fb49c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af12bca3baaf300f5d950e70a3fb49c65">INSTR_CREATE_ldnt1d_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1d, Zt, Rn, Pg)</td></tr>
<tr class="separator:af12bca3baaf300f5d950e70a3fb49c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f24724448bd1d19ceac7316852379c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a47f24724448bd1d19ceac7316852379c">INSTR_CREATE_ldnt1h_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1h, Zt, Rn, Pg)</td></tr>
<tr class="separator:a47f24724448bd1d19ceac7316852379c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9abe9006581bead8490a74360dec2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac9abe9006581bead8490a74360dec2f9">INSTR_CREATE_ldnt1w_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1w, Zt, Rn, Pg)</td></tr>
<tr class="separator:ac9abe9006581bead8490a74360dec2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a46d8ab8253ce383a8140134144735f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1a46d8ab8253ce383a8140134144735f">INSTR_CREATE_st2d_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2d, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td></tr>
<tr class="separator:a1a46d8ab8253ce383a8140134144735f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d7ce04dce2ba1778b738ca31a2b572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a06d7ce04dce2ba1778b738ca31a2b572">INSTR_CREATE_st2h_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2h, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td></tr>
<tr class="separator:a06d7ce04dce2ba1778b738ca31a2b572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940555a207cdf2c4e8456d37db7932d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a940555a207cdf2c4e8456d37db7932d3">INSTR_CREATE_st2w_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2w, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td></tr>
<tr class="separator:a940555a207cdf2c4e8456d37db7932d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396366a3e8e28567300b7e8b6df0be6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a396366a3e8e28567300b7e8b6df0be6e">INSTR_CREATE_st3d_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a396366a3e8e28567300b7e8b6df0be6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0feae643e768f062ad211e2e2a6e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afe0feae643e768f062ad211e2e2a6e9f">INSTR_CREATE_st3h_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:afe0feae643e768f062ad211e2e2a6e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d44d556af22233e633d5725a7d831c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1d44d556af22233e633d5725a7d831c1">INSTR_CREATE_st3w_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a1d44d556af22233e633d5725a7d831c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf7416b886eeb5e4bb6138d28b9d82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abcf7416b886eeb5e4bb6138d28b9d82b">INSTR_CREATE_st4d_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:abcf7416b886eeb5e4bb6138d28b9d82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a2c40e3a52babe32ea35089f866b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a54a2c40e3a52babe32ea35089f866b6c">INSTR_CREATE_st4h_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a54a2c40e3a52babe32ea35089f866b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c682f2fd83b59d963f0fa0347641939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6c682f2fd83b59d963f0fa0347641939">INSTR_CREATE_st4w_sve_pred</a>(dc,  Zt,  Pg,  Rn)</td></tr>
<tr class="separator:a6c682f2fd83b59d963f0fa0347641939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e3a003a6885ad607bd7f7de3d5f1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a47e3a003a6885ad607bd7f7de3d5f1db">INSTR_CREATE_stnt1d_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1d, Rn, Zt, Pg)</td></tr>
<tr class="separator:a47e3a003a6885ad607bd7f7de3d5f1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8437ab0dd5a23ea14a3a45530a8bc929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8437ab0dd5a23ea14a3a45530a8bc929">INSTR_CREATE_stnt1h_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1h, Rn, Zt, Pg)</td></tr>
<tr class="separator:a8437ab0dd5a23ea14a3a45530a8bc929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c71ba5f1e836cf4a22a4e9be2a1fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad8c71ba5f1e836cf4a22a4e9be2a1fbb">INSTR_CREATE_stnt1w_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1w, Rn, Zt, Pg)</td></tr>
<tr class="separator:ad8c71ba5f1e836cf4a22a4e9be2a1fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b12f996926a56832385c7489f0dbc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6b12f996926a56832385c7489f0dbc37">INSTR_CREATE_ldnf1b_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1b, Zt, Rn, Pg)</td></tr>
<tr class="separator:a6b12f996926a56832385c7489f0dbc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4cd064d474170f77f3acf6649c68db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5b4cd064d474170f77f3acf6649c68db">INSTR_CREATE_ldnf1d_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1d, Zt, Rn, Pg)</td></tr>
<tr class="separator:a5b4cd064d474170f77f3acf6649c68db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957a3d3c926d2f4a7897a8c566f8aa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a957a3d3c926d2f4a7897a8c566f8aa68">INSTR_CREATE_ldnf1h_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1h, Zt, Rn, Pg)</td></tr>
<tr class="separator:a957a3d3c926d2f4a7897a8c566f8aa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7721d9711ff0b8c60c780cf81e049c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa7721d9711ff0b8c60c780cf81e049c5">INSTR_CREATE_ldnf1sb_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1sb, Zt, Rn, Pg)</td></tr>
<tr class="separator:aa7721d9711ff0b8c60c780cf81e049c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e96c5181e018ad6849e0a93ae8735d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a97e96c5181e018ad6849e0a93ae8735d">INSTR_CREATE_ldnf1sh_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1sh, Zt, Rn, Pg)</td></tr>
<tr class="separator:a97e96c5181e018ad6849e0a93ae8735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b63020d70dabff939885d2ef7c7c87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2b63020d70dabff939885d2ef7c7c87b">INSTR_CREATE_ldnf1sw_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1sw, Zt, Rn, Pg)</td></tr>
<tr class="separator:a2b63020d70dabff939885d2ef7c7c87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1953e3c29daada04b18341b671c88d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1953e3c29daada04b18341b671c88d14">INSTR_CREATE_ldnf1w_sve_pred</a>(dc,  Zt,  Pg,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1w, Zt, Rn, Pg)</td></tr>
<tr class="separator:a1953e3c29daada04b18341b671c88d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f680786f2af66fc3c75ed29b9e0026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a62f680786f2af66fc3c75ed29b9e0026">INSTR_CREATE_ldapur</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapur, Rt, mem)</td></tr>
<tr class="separator:a62f680786f2af66fc3c75ed29b9e0026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad9d132c731b0946296cf4c3446e793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afad9d132c731b0946296cf4c3446e793">INSTR_CREATE_ldapurb</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapurb, Rt, mem)</td></tr>
<tr class="separator:afad9d132c731b0946296cf4c3446e793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90d9ba916aed7db32b5651a5e6d2bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac90d9ba916aed7db32b5651a5e6d2bc1">INSTR_CREATE_ldapursb</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapursb, Rt, mem)</td></tr>
<tr class="separator:ac90d9ba916aed7db32b5651a5e6d2bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c32b15bbc66d504a388ece5e5107c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9c32b15bbc66d504a388ece5e5107c83">INSTR_CREATE_ldapurh</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapurh, Rt, mem)</td></tr>
<tr class="separator:a9c32b15bbc66d504a388ece5e5107c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a610f5f583320cb7e1ffdbfad2c649143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a610f5f583320cb7e1ffdbfad2c649143">INSTR_CREATE_ldapursh</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapursh, Rt, mem)</td></tr>
<tr class="separator:a610f5f583320cb7e1ffdbfad2c649143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518c43f61a9369be90f42bc0ef466941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a518c43f61a9369be90f42bc0ef466941">INSTR_CREATE_ldapursw</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapursw, Rt, mem)</td></tr>
<tr class="separator:a518c43f61a9369be90f42bc0ef466941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f191805e8a48d3350497f1902f02365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6f191805e8a48d3350497f1902f02365">INSTR_CREATE_stlur</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stlur, mem, Rt)</td></tr>
<tr class="separator:a6f191805e8a48d3350497f1902f02365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8079b6dae43c2674707f5e879bd4e690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8079b6dae43c2674707f5e879bd4e690">INSTR_CREATE_stlurb</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stlurb, mem, Rt)</td></tr>
<tr class="separator:a8079b6dae43c2674707f5e879bd4e690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bda6cfb01793682f91de4349bd96ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3bda6cfb01793682f91de4349bd96ca0">INSTR_CREATE_stlurh</a>(dc,  Rt,  mem)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stlurh, mem, Rt)</td></tr>
<tr class="separator:a3bda6cfb01793682f91de4349bd96ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f946d30adf358e85c06726bfaaf9579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8f946d30adf358e85c06726bfaaf9579">INSTR_CREATE_cfinv</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_cfinv)</td></tr>
<tr class="separator:a8f946d30adf358e85c06726bfaaf9579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7d264b68b4d11a711f3d3b985c8585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aff7d264b68b4d11a711f3d3b985c8585">INSTR_CREATE_rmif</a>(dc,  Rn,  shift,  mask)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_rmif, Rn, shift, mask)</td></tr>
<tr class="separator:aff7d264b68b4d11a711f3d3b985c8585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac924d55ba911a1bd48923148a2d4b5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac924d55ba911a1bd48923148a2d4b5bc">INSTR_CREATE_setf16</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_setf16, Rn)</td></tr>
<tr class="separator:ac924d55ba911a1bd48923148a2d4b5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bb628b2a7560a8bf05d1aa4410e369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac0bb628b2a7560a8bf05d1aa4410e369">INSTR_CREATE_setf8</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_setf8, Rn)</td></tr>
<tr class="separator:ac0bb628b2a7560a8bf05d1aa4410e369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352c88bc74a47e5beab9da39cac24409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a352c88bc74a47e5beab9da39cac24409">INSTR_CREATE_autda</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autda, Rd, Rd, Rn)</td></tr>
<tr class="separator:a352c88bc74a47e5beab9da39cac24409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa933d8b0e0f8f05411286ccc32ac5fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa933d8b0e0f8f05411286ccc32ac5fd4">INSTR_CREATE_autdb</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autdb, Rd, Rd, Rn)</td></tr>
<tr class="separator:aa933d8b0e0f8f05411286ccc32ac5fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619506b53d1575595177c59733922aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a619506b53d1575595177c59733922aae">INSTR_CREATE_autdza</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autdza, Rd, Rd)</td></tr>
<tr class="separator:a619506b53d1575595177c59733922aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef855c561743de1b67c097e2831d81a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aef855c561743de1b67c097e2831d81a7">INSTR_CREATE_autdzb</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autdzb, Rd, Rd)</td></tr>
<tr class="separator:aef855c561743de1b67c097e2831d81a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bcab434fde627894d062587654ead03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7bcab434fde627894d062587654ead03">INSTR_CREATE_autia</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autia, Rd, Rd, Rn)</td></tr>
<tr class="separator:a7bcab434fde627894d062587654ead03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b544846ed4568881d9fe0211528d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a95b544846ed4568881d9fe0211528d0d">INSTR_CREATE_autia1716</a>(dc)</td></tr>
<tr class="separator:a95b544846ed4568881d9fe0211528d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6125bc3a7f2a943fe293333a38e83752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6125bc3a7f2a943fe293333a38e83752">INSTR_CREATE_autiasp</a>(dc)</td></tr>
<tr class="separator:a6125bc3a7f2a943fe293333a38e83752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de0269f97a5ee3f676cc4feb9939a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0de0269f97a5ee3f676cc4feb9939a75">INSTR_CREATE_autiaz</a>(dc)</td></tr>
<tr class="separator:a0de0269f97a5ee3f676cc4feb9939a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af540cd28477c21e93933e6f37905e925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af540cd28477c21e93933e6f37905e925">INSTR_CREATE_autib</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autib, Rd, Rd, Rn)</td></tr>
<tr class="separator:af540cd28477c21e93933e6f37905e925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e7a4ad6713410056ff02d679b9abba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a94e7a4ad6713410056ff02d679b9abba">INSTR_CREATE_autib1716</a>(dc)</td></tr>
<tr class="separator:a94e7a4ad6713410056ff02d679b9abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a510986f2a047eff639826393aa7e335c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a510986f2a047eff639826393aa7e335c">INSTR_CREATE_autibsp</a>(dc)</td></tr>
<tr class="separator:a510986f2a047eff639826393aa7e335c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55908c5e690aa3211ba01af6f6abd9cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a55908c5e690aa3211ba01af6f6abd9cc">INSTR_CREATE_autibz</a>(dc)</td></tr>
<tr class="separator:a55908c5e690aa3211ba01af6f6abd9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8191c906dfca56c1b8824228f8f461ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8191c906dfca56c1b8824228f8f461ef">INSTR_CREATE_autiza</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autiza, Rd, Rd)</td></tr>
<tr class="separator:a8191c906dfca56c1b8824228f8f461ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5954f6e2fb3599b985b216c61be2292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa5954f6e2fb3599b985b216c61be2292">INSTR_CREATE_autizb</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autizb, Rd, Rd)</td></tr>
<tr class="separator:aa5954f6e2fb3599b985b216c61be2292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1da841ba48c708153fde68c28db886a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af1da841ba48c708153fde68c28db886a">INSTR_CREATE_blraa</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_blraa, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn, Rm)</td></tr>
<tr class="separator:af1da841ba48c708153fde68c28db886a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8d2ae6a5175eb8f3b406d81401622f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9b8d2ae6a5175eb8f3b406d81401622f">INSTR_CREATE_blraaz</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_blraaz, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn)</td></tr>
<tr class="separator:a9b8d2ae6a5175eb8f3b406d81401622f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad002b7f3f37115dd5a76ead57c387933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad002b7f3f37115dd5a76ead57c387933">INSTR_CREATE_blrab</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_blrab, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn, Rm)</td></tr>
<tr class="separator:ad002b7f3f37115dd5a76ead57c387933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f7d710fe59e0011b778bac69c3674d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac9f7d710fe59e0011b778bac69c3674d">INSTR_CREATE_blrabz</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_blrabz, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn)</td></tr>
<tr class="separator:ac9f7d710fe59e0011b778bac69c3674d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081f1ea100938655d865c49327c8fa72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a081f1ea100938655d865c49327c8fa72">INSTR_CREATE_braa</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_braa, Rn, Rm)</td></tr>
<tr class="separator:a081f1ea100938655d865c49327c8fa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5b64af1b1cb858828ec1cda4a4b0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1f5b64af1b1cb858828ec1cda4a4b0a4">INSTR_CREATE_braaz</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_braaz, Rn)</td></tr>
<tr class="separator:a1f5b64af1b1cb858828ec1cda4a4b0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254128a6a844e7ac1632554669f5bf82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a254128a6a844e7ac1632554669f5bf82">INSTR_CREATE_brab</a>(dc,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_brab, Rn, Rm)</td></tr>
<tr class="separator:a254128a6a844e7ac1632554669f5bf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353d17d79ff2b8006735abfbf3bc8782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a353d17d79ff2b8006735abfbf3bc8782">INSTR_CREATE_brabz</a>(dc,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_brabz, Rn)</td></tr>
<tr class="separator:a353d17d79ff2b8006735abfbf3bc8782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bf81f18ae688233b28d6ddd0ea43e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a92bf81f18ae688233b28d6ddd0ea43e8">INSTR_CREATE_pacda</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacda, Rd, Rd, Rn)</td></tr>
<tr class="separator:a92bf81f18ae688233b28d6ddd0ea43e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155f7c15918a49ac5aad07897f01d197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a155f7c15918a49ac5aad07897f01d197">INSTR_CREATE_pacdb</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacdb, Rd, Rd, Rn)</td></tr>
<tr class="separator:a155f7c15918a49ac5aad07897f01d197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a8cc04fc7998fc236fd03e1f2cd82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a03a8cc04fc7998fc236fd03e1f2cd82d">INSTR_CREATE_pacdza</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_pacdza, Rd, Rd)</td></tr>
<tr class="separator:a03a8cc04fc7998fc236fd03e1f2cd82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0192957790601098aa60f016db4c821e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0192957790601098aa60f016db4c821e">INSTR_CREATE_pacdzb</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_pacdzb, Rd, Rd)</td></tr>
<tr class="separator:a0192957790601098aa60f016db4c821e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa25e245ee2361759f0f5cf59f84c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acaa25e245ee2361759f0f5cf59f84c15">INSTR_CREATE_pacga</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacga, Rd, Rn, Rm)</td></tr>
<tr class="separator:acaa25e245ee2361759f0f5cf59f84c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f110e8b473b48f93e385ad63156b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a31f110e8b473b48f93e385ad63156b2d">INSTR_CREATE_pacia</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacia, Rd, Rd, Rn)</td></tr>
<tr class="separator:a31f110e8b473b48f93e385ad63156b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd01ffe98d9e92f7f3228bcdd20b46e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2bd01ffe98d9e92f7f3228bcdd20b46e">INSTR_CREATE_pacia1716</a>(dc)</td></tr>
<tr class="separator:a2bd01ffe98d9e92f7f3228bcdd20b46e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513ad62f700336302a74db1d1c293805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a513ad62f700336302a74db1d1c293805">INSTR_CREATE_paciasp</a>(dc)</td></tr>
<tr class="separator:a513ad62f700336302a74db1d1c293805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a63852223130a778e3cb7bd6033b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa6a63852223130a778e3cb7bd6033b3b">INSTR_CREATE_paciaz</a>(dc)</td></tr>
<tr class="separator:aa6a63852223130a778e3cb7bd6033b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a3bc73cf77231e6da7e79559ad84dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a41a3bc73cf77231e6da7e79559ad84dd">INSTR_CREATE_pacib</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacib, Rd, Rd, Rn)</td></tr>
<tr class="separator:a41a3bc73cf77231e6da7e79559ad84dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9f445be0158f27e902760b49d3e47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acb9f445be0158f27e902760b49d3e47d">INSTR_CREATE_pacib1716</a>(dc)</td></tr>
<tr class="separator:acb9f445be0158f27e902760b49d3e47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f7426c6965fdd984bb786a6dcb6f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac7f7426c6965fdd984bb786a6dcb6f4b">INSTR_CREATE_pacibsp</a>(dc)</td></tr>
<tr class="separator:ac7f7426c6965fdd984bb786a6dcb6f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad0b39822fcb3137ef42325600308b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acad0b39822fcb3137ef42325600308b3">INSTR_CREATE_pacibz</a>(dc)</td></tr>
<tr class="separator:acad0b39822fcb3137ef42325600308b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d42243f03ec5037f5780f0077513037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8d42243f03ec5037f5780f0077513037">INSTR_CREATE_paciza</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_paciza, Rd, Rd)</td></tr>
<tr class="separator:a8d42243f03ec5037f5780f0077513037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6e8b5a18267efe6a6dd5b2afd66cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0b6e8b5a18267efe6a6dd5b2afd66cc8">INSTR_CREATE_pacizb</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_pacizb, Rd, Rd)</td></tr>
<tr class="separator:a0b6e8b5a18267efe6a6dd5b2afd66cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a1e1ebb0404a57d2ff24f25bf16232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a06a1e1ebb0404a57d2ff24f25bf16232">INSTR_CREATE_ldraa</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldraa, Rt, Rn)</td></tr>
<tr class="separator:a06a1e1ebb0404a57d2ff24f25bf16232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396b707fd01ad83bfaecc62edcd8d8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a396b707fd01ad83bfaecc62edcd8d8d5">INSTR_CREATE_ldraa_imm</a>(dc,  Rt,  Xn,  Rn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_ldraa, Rt, Xn, Rn, Xn, simm)</td></tr>
<tr class="separator:a396b707fd01ad83bfaecc62edcd8d8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654cdd23463dce2bfc3898905107e53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a654cdd23463dce2bfc3898905107e53e">INSTR_CREATE_ldrab</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldrab, Rt, Rn)</td></tr>
<tr class="separator:a654cdd23463dce2bfc3898905107e53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588ac3f29e335b4fa1083879ad404dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a588ac3f29e335b4fa1083879ad404dde">INSTR_CREATE_ldrab_imm</a>(dc,  Rt,  Xn,  Rn,  simm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_ldrab, Rt, Xn, Rn, Xn, simm)</td></tr>
<tr class="separator:a588ac3f29e335b4fa1083879ad404dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab624d1dda2fe64879d64e6aa19a90267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab624d1dda2fe64879d64e6aa19a90267">INSTR_CREATE_xpacd</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_xpacd, Rd, Rd)</td></tr>
<tr class="separator:ab624d1dda2fe64879d64e6aa19a90267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba779414eb8acdf1d5f5497ade5b7adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aba779414eb8acdf1d5f5497ade5b7adc">INSTR_CREATE_xpaci</a>(dc,  Rd)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_xpaci, Rd, Rd)</td></tr>
<tr class="separator:aba779414eb8acdf1d5f5497ade5b7adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb0ab0c4af3e65793809de7a767e48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afeb0ab0c4af3e65793809de7a767e48e">INSTR_CREATE_xpaclri</a>(dc)</td></tr>
<tr class="separator:afeb0ab0c4af3e65793809de7a767e48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16eb6cc2804e528628a3bba398f05d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab16eb6cc2804e528628a3bba398f05d1">INSTR_CREATE_eretaa</a>(dc)</td></tr>
<tr class="separator:ab16eb6cc2804e528628a3bba398f05d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fbc04167cee081bbf89de0f687dc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae5fbc04167cee081bbf89de0f687dc6e">INSTR_CREATE_eretab</a>(dc)</td></tr>
<tr class="separator:ae5fbc04167cee081bbf89de0f687dc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f151071d2bda05983d9b7c2fe3edaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3f151071d2bda05983d9b7c2fe3edaea">INSTR_CREATE_retaa</a>(dc)</td></tr>
<tr class="separator:a3f151071d2bda05983d9b7c2fe3edaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701c67891387246ad72779507d32b8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a701c67891387246ad72779507d32b8b6">INSTR_CREATE_retab</a>(dc)</td></tr>
<tr class="separator:a701c67891387246ad72779507d32b8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfded896b75073fbbcc9c9aea84615bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abfded896b75073fbbcc9c9aea84615bb">INSTR_CREATE_fjcvtzs</a>(dc,  Rd,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fjcvtzs, Rd, Rn)</td></tr>
<tr class="separator:abfded896b75073fbbcc9c9aea84615bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d92e16b7d45d0cbfab667c714f4368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa5d92e16b7d45d0cbfab667c714f4368">INSTR_CREATE_dc_cvap</a>(dc,  Rn)</td></tr>
<tr class="separator:aa5d92e16b7d45d0cbfab667c714f4368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4388ea4e70337ba5e062d13b58e1064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af4388ea4e70337ba5e062d13b58e1064">INSTR_CREATE_dc_cvadp</a>(dc,  Rn)</td></tr>
<tr class="separator:af4388ea4e70337ba5e062d13b58e1064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9341ba3d565c5d5ded6fdfdbcc8a53f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9341ba3d565c5d5ded6fdfdbcc8a53f4">INSTR_CREATE_sdot_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sdot, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a9341ba3d565c5d5ded6fdfdbcc8a53f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9911c9fad76268d1a662457be565c01f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9911c9fad76268d1a662457be565c01f">INSTR_CREATE_sdot_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sdot, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:a9911c9fad76268d1a662457be565c01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01af2ca2065b64648706e5e0c2a6fb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a01af2ca2065b64648706e5e0c2a6fb79">INSTR_CREATE_udot_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_udot, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a01af2ca2065b64648706e5e0c2a6fb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080a74b4c76d867d369583f8e7d8a475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a080a74b4c76d867d369583f8e7d8a475">INSTR_CREATE_udot_sve_idx</a>(dc,  Zda,  Zn,  Zm,  index)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_udot, Zda, Zda, Zn, Zm, index)</td></tr>
<tr class="separator:a080a74b4c76d867d369583f8e7d8a475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00b4e798430542583a9667db6b37536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae00b4e798430542583a9667db6b37536">INSTR_CREATE_bfcvtnt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfcvtnt, Zd, Zd, Pg, Zn)</td></tr>
<tr class="separator:ae00b4e798430542583a9667db6b37536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfd9949f0e7d4cd0242fff025ad908c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0bfd9949f0e7d4cd0242fff025ad908c">INSTR_CREATE_aesd_sve</a>(dc,  Zdn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_aesd, Zdn, Zdn, Zm)</td></tr>
<tr class="separator:a0bfd9949f0e7d4cd0242fff025ad908c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a01b5bbf007df4834709df728b71f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5a01b5bbf007df4834709df728b71f2c">INSTR_CREATE_aese_sve</a>(dc,  Zdn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_aese, Zdn, Zdn, Zm)</td></tr>
<tr class="separator:a5a01b5bbf007df4834709df728b71f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b7f02faffaa184ed07b0d03ca84d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af6b7f02faffaa184ed07b0d03ca84d94">INSTR_CREATE_bcax_sve</a>(dc,  Zdn,  Zm,  Zk)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bcax, Zdn, Zdn, Zm, Zk)</td></tr>
<tr class="separator:af6b7f02faffaa184ed07b0d03ca84d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937398a89e560542c15ed6a5192e5f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a937398a89e560542c15ed6a5192e5f08">INSTR_CREATE_bsl1n_sve</a>(dc,  Zdn,  Zm,  Zk)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bsl1n, Zdn, Zdn, Zm, Zk)</td></tr>
<tr class="separator:a937398a89e560542c15ed6a5192e5f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167620423e1b1288f7dc9718ec57ac69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a167620423e1b1288f7dc9718ec57ac69">INSTR_CREATE_bsl2n_sve</a>(dc,  Zdn,  Zm,  Zk)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bsl2n, Zdn, Zdn, Zm, Zk)</td></tr>
<tr class="separator:a167620423e1b1288f7dc9718ec57ac69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb5599d37cd1a5cbd4f84c92fd144da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acb5599d37cd1a5cbd4f84c92fd144da3">INSTR_CREATE_bsl_sve</a>(dc,  Zdn,  Zm,  Zk)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bsl, Zdn, Zdn, Zm, Zk)</td></tr>
<tr class="separator:acb5599d37cd1a5cbd4f84c92fd144da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70eaca99b493c8ea363781a4e809e39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a70eaca99b493c8ea363781a4e809e39f">INSTR_CREATE_eor3_sve</a>(dc,  Zdn,  Zm,  Zk)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_eor3, Zdn, Zdn, Zm, Zk)</td></tr>
<tr class="separator:a70eaca99b493c8ea363781a4e809e39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a827d9fab71f26904a074747edc640ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a827d9fab71f26904a074747edc640ee5">INSTR_CREATE_fmlalb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlalb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a827d9fab71f26904a074747edc640ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6788c91da6f72ecd235114a812b143c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6788c91da6f72ecd235114a812b143c3">INSTR_CREATE_fmlalt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlalt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a6788c91da6f72ecd235114a812b143c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7bcc9514375c2bec598b6adaa49ba3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae7bcc9514375c2bec598b6adaa49ba3f">INSTR_CREATE_fmlslb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlslb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:ae7bcc9514375c2bec598b6adaa49ba3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c438cd71c0018b91cc4d1f8e1611917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0c438cd71c0018b91cc4d1f8e1611917">INSTR_CREATE_fmlslt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlslt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a0c438cd71c0018b91cc4d1f8e1611917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd4b0e99125b629b403d34637a62745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aadd4b0e99125b629b403d34637a62745">INSTR_CREATE_histseg_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_histseg, Zd, Zn, Zm)</td></tr>
<tr class="separator:aadd4b0e99125b629b403d34637a62745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c8d1512ff91954b571c54a3cb243b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad9c8d1512ff91954b571c54a3cb243b6">INSTR_CREATE_nbsl_sve</a>(dc,  Zdn,  Zm,  Zk)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nbsl, Zdn, Zdn, Zm, Zk)</td></tr>
<tr class="separator:ad9c8d1512ff91954b571c54a3cb243b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada584676284c14af0e847449074710f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ada584676284c14af0e847449074710f1">INSTR_CREATE_pmul_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pmul, Zd, Zn, Zm)</td></tr>
<tr class="separator:ada584676284c14af0e847449074710f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bc1934ef57baefaffba7893a2e7781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a34bc1934ef57baefaffba7893a2e7781">INSTR_CREATE_rax1_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_rax1, Zd, Zn, Zm)</td></tr>
<tr class="separator:a34bc1934ef57baefaffba7893a2e7781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a08fab96784bebd37fe2a01d5afc59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7a08fab96784bebd37fe2a01d5afc59d">INSTR_CREATE_sm4e_sve</a>(dc,  Zdn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sm4e, Zdn, Zdn, Zm)</td></tr>
<tr class="separator:a7a08fab96784bebd37fe2a01d5afc59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695a841eb58d175fbb524b29bbdac2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a695a841eb58d175fbb524b29bbdac2f5">INSTR_CREATE_sm4ekey_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sm4ekey, Zd, Zn, Zm)</td></tr>
<tr class="separator:a695a841eb58d175fbb524b29bbdac2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b9ed123599c596338b6ceb31dfe829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac1b9ed123599c596338b6ceb31dfe829">INSTR_CREATE_adclb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_adclb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:ac1b9ed123599c596338b6ceb31dfe829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab091ee11490f2759d388c27e856db20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aab091ee11490f2759d388c27e856db20">INSTR_CREATE_adclt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_adclt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:aab091ee11490f2759d388c27e856db20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa140c71d0ca66b56fb3f107828275a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa140c71d0ca66b56fb3f107828275a6e">INSTR_CREATE_bdep_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bdep, Zd, Zn, Zm)</td></tr>
<tr class="separator:aa140c71d0ca66b56fb3f107828275a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c085c0f5cd1356fdabf5ddbc88c9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a11c085c0f5cd1356fdabf5ddbc88c9c3">INSTR_CREATE_bext_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bext, Zd, Zn, Zm)</td></tr>
<tr class="separator:a11c085c0f5cd1356fdabf5ddbc88c9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa50ccea093a5586d0fba712482c33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afaa50ccea093a5586d0fba712482c33f">INSTR_CREATE_bgrp_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bgrp, Zd, Zn, Zm)</td></tr>
<tr class="separator:afaa50ccea093a5586d0fba712482c33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcf6b7937278519f96bd37113660316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8fcf6b7937278519f96bd37113660316">INSTR_CREATE_eorbt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_eorbt, Zd, Zd, Zn, Zm)</td></tr>
<tr class="separator:a8fcf6b7937278519f96bd37113660316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f6429c57cfcdf4988433abb06da9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a03f6429c57cfcdf4988433abb06da9b4">INSTR_CREATE_eortb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_eortb, Zd, Zd, Zn, Zm)</td></tr>
<tr class="separator:a03f6429c57cfcdf4988433abb06da9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2730e398a8c3262f3025d8a4759106fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2730e398a8c3262f3025d8a4759106fe">INSTR_CREATE_saba_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saba, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a2730e398a8c3262f3025d8a4759106fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0646204271777d25681baea856e5f453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0646204271777d25681baea856e5f453">INSTR_CREATE_sbclb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sbclb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a0646204271777d25681baea856e5f453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf6aa1d25ab758151bc2713a0d252e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6cf6aa1d25ab758151bc2713a0d252e1">INSTR_CREATE_sbclt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sbclt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a6cf6aa1d25ab758151bc2713a0d252e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8815e23a02e45cd110c4c6cd6c178444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8815e23a02e45cd110c4c6cd6c178444">INSTR_CREATE_sqdmulh_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdmulh, Zd, Zn, Zm)</td></tr>
<tr class="separator:a8815e23a02e45cd110c4c6cd6c178444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a524bd6f724a97d57240fc39edde448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6a524bd6f724a97d57240fc39edde448">INSTR_CREATE_sqrdmlah_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmlah, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a6a524bd6f724a97d57240fc39edde448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4657f6acd9141e9583391990cf57f67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4657f6acd9141e9583391990cf57f67c">INSTR_CREATE_sqrdmlsh_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmlsh, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a4657f6acd9141e9583391990cf57f67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0192c12ace734c6f1377adfd91109991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0192c12ace734c6f1377adfd91109991">INSTR_CREATE_sqrdmulh_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqrdmulh, Zd, Zn, Zm)</td></tr>
<tr class="separator:a0192c12ace734c6f1377adfd91109991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22512629538003ff3977a1ee2958e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a22512629538003ff3977a1ee2958e3b0">INSTR_CREATE_tbx_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_tbx, Zd, Zd, Zn, Zm)</td></tr>
<tr class="separator:a22512629538003ff3977a1ee2958e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4654647af065994c8e691890db6df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1f4654647af065994c8e691890db6df9">INSTR_CREATE_uaba_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaba, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a1f4654647af065994c8e691890db6df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e7d92b3015c9261ee4dbda303053b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a51e7d92b3015c9261ee4dbda303053b5">INSTR_CREATE_addhnb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_addhnb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a51e7d92b3015c9261ee4dbda303053b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ad9c23bd95d893c6ce08181a6459ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a52ad9c23bd95d893c6ce08181a6459ad">INSTR_CREATE_addhnt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addhnt, Zd, Zd, Zn, Zm)</td></tr>
<tr class="separator:a52ad9c23bd95d893c6ce08181a6459ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba009e81570af84f6ddd3acdaed0b3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aba009e81570af84f6ddd3acdaed0b3bd">INSTR_CREATE_pmullb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pmullb, Zd, Zn, Zm)</td></tr>
<tr class="separator:aba009e81570af84f6ddd3acdaed0b3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5aa931b65ac5fd42db8efa1d49d64d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af5aa931b65ac5fd42db8efa1d49d64d2">INSTR_CREATE_pmullt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pmullt, Zd, Zn, Zm)</td></tr>
<tr class="separator:af5aa931b65ac5fd42db8efa1d49d64d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b76993df0615bb3f16b01d564cc6104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8b76993df0615bb3f16b01d564cc6104">INSTR_CREATE_raddhnb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_raddhnb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a8b76993df0615bb3f16b01d564cc6104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b19ff8551e73e568879c17a656f502e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3b19ff8551e73e568879c17a656f502e">INSTR_CREATE_raddhnt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_raddhnt, Zd, Zd, Zn, Zm)</td></tr>
<tr class="separator:a3b19ff8551e73e568879c17a656f502e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd9dae3c8687beac0d086888b14b28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5fd9dae3c8687beac0d086888b14b28f">INSTR_CREATE_rsubhnb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_rsubhnb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a5fd9dae3c8687beac0d086888b14b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126d01b827f44290805b617bc6e4cc09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a126d01b827f44290805b617bc6e4cc09">INSTR_CREATE_rsubhnt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rsubhnt, Zd, Zd, Zn, Zm)</td></tr>
<tr class="separator:a126d01b827f44290805b617bc6e4cc09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc2b85145dff9b208bcf96d9842e096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9dc2b85145dff9b208bcf96d9842e096">INSTR_CREATE_sabalb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabalb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a9dc2b85145dff9b208bcf96d9842e096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67e53c0a025c0926ac12038e86e5585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af67e53c0a025c0926ac12038e86e5585">INSTR_CREATE_sabalt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabalt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:af67e53c0a025c0926ac12038e86e5585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061e5b3368ea85d4dc0c3140ff75fb2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a061e5b3368ea85d4dc0c3140ff75fb2e">INSTR_CREATE_sabdlb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sabdlb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a061e5b3368ea85d4dc0c3140ff75fb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767f2c45ed0f4b47d851ace571035201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a767f2c45ed0f4b47d851ace571035201">INSTR_CREATE_sabdlt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sabdlt, Zd, Zn, Zm)</td></tr>
<tr class="separator:a767f2c45ed0f4b47d851ace571035201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fb9ccc38fe24f50e3f4bd933bbd8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac1fb9ccc38fe24f50e3f4bd933bbd8a6">INSTR_CREATE_saddlb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddlb, Zd, Zn, Zm)</td></tr>
<tr class="separator:ac1fb9ccc38fe24f50e3f4bd933bbd8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab719fd7da856aef3fcf324b6daf51760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab719fd7da856aef3fcf324b6daf51760">INSTR_CREATE_saddlbt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddlbt, Zd, Zn, Zm)</td></tr>
<tr class="separator:ab719fd7da856aef3fcf324b6daf51760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90bf10c48153d8320b9efb427ce495d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af90bf10c48153d8320b9efb427ce495d">INSTR_CREATE_saddlt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddlt, Zd, Zn, Zm)</td></tr>
<tr class="separator:af90bf10c48153d8320b9efb427ce495d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5773e190a1f2a770cee8f446b73176c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5773e190a1f2a770cee8f446b73176c1">INSTR_CREATE_saddwb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddwb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a5773e190a1f2a770cee8f446b73176c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c24ff76a65e5bf144db975ca46f5414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2c24ff76a65e5bf144db975ca46f5414">INSTR_CREATE_saddwt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddwt, Zd, Zn, Zm)</td></tr>
<tr class="separator:a2c24ff76a65e5bf144db975ca46f5414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40658e272d6c35645b2b8da5f2fb7b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a40658e272d6c35645b2b8da5f2fb7b8a">INSTR_CREATE_smlalb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlalb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a40658e272d6c35645b2b8da5f2fb7b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29615aaf495ae9a5318f8ce4d00fce6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a29615aaf495ae9a5318f8ce4d00fce6b">INSTR_CREATE_smlalt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlalt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a29615aaf495ae9a5318f8ce4d00fce6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3438cec975c5ed3e51ded3f4a73361b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3438cec975c5ed3e51ded3f4a73361b3">INSTR_CREATE_smlslb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlslb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a3438cec975c5ed3e51ded3f4a73361b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14a9639355cf2ef0bfce909bda2ac4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af14a9639355cf2ef0bfce909bda2ac4c">INSTR_CREATE_smlslt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlslt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:af14a9639355cf2ef0bfce909bda2ac4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5cc83a3c575d91d9e0395805c65833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5b5cc83a3c575d91d9e0395805c65833">INSTR_CREATE_smullb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smullb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a5b5cc83a3c575d91d9e0395805c65833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05511949fbcea6534f38a38612b1bf8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a05511949fbcea6534f38a38612b1bf8a">INSTR_CREATE_smullt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smullt, Zd, Zn, Zm)</td></tr>
<tr class="separator:a05511949fbcea6534f38a38612b1bf8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74ddda0983054c0e9ad5eb07083d2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae74ddda0983054c0e9ad5eb07083d2d3">INSTR_CREATE_sqdmlalb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlalb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:ae74ddda0983054c0e9ad5eb07083d2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac403c46c05eb6b455484c9ae7d9f0147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac403c46c05eb6b455484c9ae7d9f0147">INSTR_CREATE_sqdmlalbt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlalbt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:ac403c46c05eb6b455484c9ae7d9f0147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a83151d5d577f19eb60d7c6d0ceccc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2a83151d5d577f19eb60d7c6d0ceccc4">INSTR_CREATE_sqdmlalt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlalt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a2a83151d5d577f19eb60d7c6d0ceccc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464b7f854136d714bd7b99d5a00743be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a464b7f854136d714bd7b99d5a00743be">INSTR_CREATE_sqdmlslb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlslb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a464b7f854136d714bd7b99d5a00743be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a894963673118cf9c05472d7a5c77b9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a894963673118cf9c05472d7a5c77b9c6">INSTR_CREATE_sqdmlslbt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlslbt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a894963673118cf9c05472d7a5c77b9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9796a2bdd0d5af34f96a8be760c1f969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9796a2bdd0d5af34f96a8be760c1f969">INSTR_CREATE_sqdmlslt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlslt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a9796a2bdd0d5af34f96a8be760c1f969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35651c7ee46bfcac02d20bb258c62018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a35651c7ee46bfcac02d20bb258c62018">INSTR_CREATE_sqdmullb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdmullb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a35651c7ee46bfcac02d20bb258c62018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad6eae4e5e2ded478fcfb69ee21c78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4ad6eae4e5e2ded478fcfb69ee21c78b">INSTR_CREATE_sqdmullt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdmullt, Zd, Zn, Zm)</td></tr>
<tr class="separator:a4ad6eae4e5e2ded478fcfb69ee21c78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd792a2e1ee27f0b9616d5e23634387a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afd792a2e1ee27f0b9616d5e23634387a">INSTR_CREATE_ssublb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssublb, Zd, Zn, Zm)</td></tr>
<tr class="separator:afd792a2e1ee27f0b9616d5e23634387a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39ca0fd3807ccf81bc9334bb7c85ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af39ca0fd3807ccf81bc9334bb7c85ce1">INSTR_CREATE_ssublbt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssublbt, Zd, Zn, Zm)</td></tr>
<tr class="separator:af39ca0fd3807ccf81bc9334bb7c85ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c70d9352d7ea9c0efd8f07d268245e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3c70d9352d7ea9c0efd8f07d268245e8">INSTR_CREATE_ssublt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssublt, Zd, Zn, Zm)</td></tr>
<tr class="separator:a3c70d9352d7ea9c0efd8f07d268245e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55291f1a6ed62c17645d02919b97577c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a55291f1a6ed62c17645d02919b97577c">INSTR_CREATE_ssubltb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssubltb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a55291f1a6ed62c17645d02919b97577c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5805d642de03beb47f470cea5a899a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5805d642de03beb47f470cea5a899a42">INSTR_CREATE_ssubwb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssubwb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a5805d642de03beb47f470cea5a899a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817d2cb42ccb5211c183dc477c0bc7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a817d2cb42ccb5211c183dc477c0bc7cc">INSTR_CREATE_ssubwt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssubwt, Zd, Zn, Zm)</td></tr>
<tr class="separator:a817d2cb42ccb5211c183dc477c0bc7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342add79f7f63b3a9cb70de7f7005452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a342add79f7f63b3a9cb70de7f7005452">INSTR_CREATE_subhnb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_subhnb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a342add79f7f63b3a9cb70de7f7005452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d9758920b424197f855ad552e1a1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad5d9758920b424197f855ad552e1a1a1">INSTR_CREATE_subhnt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subhnt, Zd, Zd, Zn, Zm)</td></tr>
<tr class="separator:ad5d9758920b424197f855ad552e1a1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0bff976be42b18bf1d19c80f25c17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5d0bff976be42b18bf1d19c80f25c17b">INSTR_CREATE_uabalb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabalb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a5d0bff976be42b18bf1d19c80f25c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7ee09ad6f3d2731d920c23f5c99eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7f7ee09ad6f3d2731d920c23f5c99eb0">INSTR_CREATE_uabalt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabalt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a7f7ee09ad6f3d2731d920c23f5c99eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d656c5cc6c97159e52b2cd700305c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a74d656c5cc6c97159e52b2cd700305c5">INSTR_CREATE_uabdlb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uabdlb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a74d656c5cc6c97159e52b2cd700305c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8044c7ca0ab94526e671478cdc7df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afe8044c7ca0ab94526e671478cdc7df7">INSTR_CREATE_uabdlt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uabdlt, Zd, Zn, Zm)</td></tr>
<tr class="separator:afe8044c7ca0ab94526e671478cdc7df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715446be72242292ef3f2bcbe054bbc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a715446be72242292ef3f2bcbe054bbc7">INSTR_CREATE_uaddlb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddlb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a715446be72242292ef3f2bcbe054bbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0e163239ba82eeae70d0d3588f7192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afa0e163239ba82eeae70d0d3588f7192">INSTR_CREATE_uaddlt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddlt, Zd, Zn, Zm)</td></tr>
<tr class="separator:afa0e163239ba82eeae70d0d3588f7192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671ab814c58177da4a98ba28b9a49f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a671ab814c58177da4a98ba28b9a49f07">INSTR_CREATE_uaddwb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddwb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a671ab814c58177da4a98ba28b9a49f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad364a437c01c4b4d787fe1dd49a3c017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad364a437c01c4b4d787fe1dd49a3c017">INSTR_CREATE_uaddwt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddwt, Zd, Zn, Zm)</td></tr>
<tr class="separator:ad364a437c01c4b4d787fe1dd49a3c017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071757449ade1ce195c71822fcbfd107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a071757449ade1ce195c71822fcbfd107">INSTR_CREATE_umlalb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlalb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a071757449ade1ce195c71822fcbfd107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7644debd12381daee875dab42194be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2c7644debd12381daee875dab42194be">INSTR_CREATE_umlalt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlalt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a2c7644debd12381daee875dab42194be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175eed082332084c3d089e5f320df8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a175eed082332084c3d089e5f320df8e2">INSTR_CREATE_umlslb_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlslb, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a175eed082332084c3d089e5f320df8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82df91536929a17f0fdbcac5fa7995cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a82df91536929a17f0fdbcac5fa7995cc">INSTR_CREATE_umlslt_sve</a>(dc,  Zda,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlslt, Zda, Zda, Zn, Zm)</td></tr>
<tr class="separator:a82df91536929a17f0fdbcac5fa7995cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087ae816f629e72ee952d08c8d9f347b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a087ae816f629e72ee952d08c8d9f347b">INSTR_CREATE_umullb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umullb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a087ae816f629e72ee952d08c8d9f347b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d1536061861968cdab0598d267bdda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a96d1536061861968cdab0598d267bdda">INSTR_CREATE_umullt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umullt, Zd, Zn, Zm)</td></tr>
<tr class="separator:a96d1536061861968cdab0598d267bdda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480c56e2a6e488ea1868041792cf38bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a480c56e2a6e488ea1868041792cf38bf">INSTR_CREATE_usublb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usublb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a480c56e2a6e488ea1868041792cf38bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77f4b447446ab0197f6f6cf366612dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af77f4b447446ab0197f6f6cf366612dd">INSTR_CREATE_usublt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usublt, Zd, Zn, Zm)</td></tr>
<tr class="separator:af77f4b447446ab0197f6f6cf366612dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47afeea9a3891ca84553414d26d823be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a47afeea9a3891ca84553414d26d823be">INSTR_CREATE_usubwb_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usubwb, Zd, Zn, Zm)</td></tr>
<tr class="separator:a47afeea9a3891ca84553414d26d823be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8837152a141828220c1df0e588cfcdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad8837152a141828220c1df0e588cfcdd">INSTR_CREATE_usubwt_sve</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usubwt, Zd, Zn, Zm)</td></tr>
<tr class="separator:ad8837152a141828220c1df0e588cfcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9215f4283f414d3844bd33e4e17c8b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9215f4283f414d3844bd33e4e17c8b8b">INSTR_CREATE_aesimc_sve</a>(dc,  Zdn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ab353e9b46ee5f70668df1394ce249601">OP_aesimc</a>, Zdn, Zdn)</td></tr>
<tr class="separator:a9215f4283f414d3844bd33e4e17c8b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee683c37c5af34c84419dd246ae4d0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aee683c37c5af34c84419dd246ae4d0cd">INSTR_CREATE_aesmc_sve</a>(dc,  Zdn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_aesmc, Zdn, Zdn)</td></tr>
<tr class="separator:aee683c37c5af34c84419dd246ae4d0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f593539caebec102ee8ce9cf1bf167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a08f593539caebec102ee8ce9cf1bf167">INSTR_CREATE_sqxtnb_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sqxtnb, Zd, Zn)</td></tr>
<tr class="separator:a08f593539caebec102ee8ce9cf1bf167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609be0d50e5e15ac6565c6577cb93f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a609be0d50e5e15ac6565c6577cb93f3f">INSTR_CREATE_sqxtnt_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqxtnt, Zd, Zd, Zn)</td></tr>
<tr class="separator:a609be0d50e5e15ac6565c6577cb93f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a6fcc8cd3b74032d820aac9d4dc493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac3a6fcc8cd3b74032d820aac9d4dc493">INSTR_CREATE_sqxtunb_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sqxtunb, Zd, Zn)</td></tr>
<tr class="separator:ac3a6fcc8cd3b74032d820aac9d4dc493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5eccb5176277fadb4a892ff520a28f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac5eccb5176277fadb4a892ff520a28f5">INSTR_CREATE_sqxtunt_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqxtunt, Zd, Zd, Zn)</td></tr>
<tr class="separator:ac5eccb5176277fadb4a892ff520a28f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe8d30388311c9665b0e1d7a57edaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abbe8d30388311c9665b0e1d7a57edaf6">INSTR_CREATE_uqxtnb_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_uqxtnb, Zd, Zn)</td></tr>
<tr class="separator:abbe8d30388311c9665b0e1d7a57edaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a7ffd7f28c7e090234840f76b29688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a08a7ffd7f28c7e090234840f76b29688">INSTR_CREATE_uqxtnt_sve</a>(dc,  Zd,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqxtnt, Zd, Zd, Zn)</td></tr>
<tr class="separator:a08a7ffd7f28c7e090234840f76b29688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603234c656922d1d9fab92262013b6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a603234c656922d1d9fab92262013b6a5">INSTR_CREATE_fmlalt_sve_idx</a>(dc,  Zda,  Zn,  Zm,  i3)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlalt, Zda, Zda, Zn, Zm, i3)</td></tr>
<tr class="separator:a603234c656922d1d9fab92262013b6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcef07fa63111e32698e7f40cbb30306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#adcef07fa63111e32698e7f40cbb30306">INSTR_CREATE_fmlslb_sve_idx</a>(dc,  Zda,  Zn,  Zm,  i3)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlslb, Zda, Zda, Zn, Zm, i3)</td></tr>
<tr class="separator:adcef07fa63111e32698e7f40cbb30306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0993976288eff23dced0d5df5af081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ada0993976288eff23dced0d5df5af081">INSTR_CREATE_fmlslt_sve_idx</a>(dc,  Zda,  Zn,  Zm,  i3)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlslt, Zda, Zda, Zn, Zm, i3)</td></tr>
<tr class="separator:ada0993976288eff23dced0d5df5af081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1e7b5f53a8d94e73765b9820e5c357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0b1e7b5f53a8d94e73765b9820e5c357">INSTR_CREATE_smlalb_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlalb, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a0b1e7b5f53a8d94e73765b9820e5c357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bf55a6a62fdd1088ca8dfa6d07c993e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3bf55a6a62fdd1088ca8dfa6d07c993e">INSTR_CREATE_smlalt_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlalt, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a3bf55a6a62fdd1088ca8dfa6d07c993e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391ee02d51ea019e528332816967b9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a391ee02d51ea019e528332816967b9e3">INSTR_CREATE_smlslb_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlslb, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a391ee02d51ea019e528332816967b9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f2cd2525fe3a8732f70d0077f31408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab5f2cd2525fe3a8732f70d0077f31408">INSTR_CREATE_smlslt_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlslt, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:ab5f2cd2525fe3a8732f70d0077f31408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada33d7186890012894f5022f230f4232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ada33d7186890012894f5022f230f4232">INSTR_CREATE_smullb_sve_idx_vector</a>(dc,  Zd,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smullb, Zd, Zn, Zm, i2)</td></tr>
<tr class="separator:ada33d7186890012894f5022f230f4232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a00b856c18d2687ea3a916bf9393a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a18a00b856c18d2687ea3a916bf9393a3">INSTR_CREATE_smullt_sve_idx_vector</a>(dc,  Zd,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smullt, Zd, Zn, Zm, i2)</td></tr>
<tr class="separator:a18a00b856c18d2687ea3a916bf9393a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58221769a49f9f30eedabf43ba49c04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a58221769a49f9f30eedabf43ba49c04b">INSTR_CREATE_sqdmlalb_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlalb, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a58221769a49f9f30eedabf43ba49c04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dfe36022de35bd53f5f3a16c71e0de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0dfe36022de35bd53f5f3a16c71e0de8">INSTR_CREATE_sqdmlalt_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlalt, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a0dfe36022de35bd53f5f3a16c71e0de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9b28a513a585cc4434f100fe82455c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1b9b28a513a585cc4434f100fe82455c">INSTR_CREATE_sqdmlslb_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlslb, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a1b9b28a513a585cc4434f100fe82455c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7132a3f893197e8d047b8bf4882ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aff7132a3f893197e8d047b8bf4882ceb">INSTR_CREATE_sqdmlslt_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlslt, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:aff7132a3f893197e8d047b8bf4882ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6fb322f81658f09b787a52f1ab817a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5e6fb322f81658f09b787a52f1ab817a">INSTR_CREATE_sqdmulh_sve_idx</a>(dc,  Zd,  Zn,  Zm,  i1)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmulh, Zd, Zn, Zm, i1)</td></tr>
<tr class="separator:a5e6fb322f81658f09b787a52f1ab817a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457e00a45bf8ddcb72a9be03eadd715f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a457e00a45bf8ddcb72a9be03eadd715f">INSTR_CREATE_sqdmullb_sve_idx_vector</a>(dc,  Zd,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmullb, Zd, Zn, Zm, i2)</td></tr>
<tr class="separator:a457e00a45bf8ddcb72a9be03eadd715f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd63d8a102b0710ac74394552b9a793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9dd63d8a102b0710ac74394552b9a793">INSTR_CREATE_sqdmullt_sve_idx_vector</a>(dc,  Zd,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmullt, Zd, Zn, Zm, i2)</td></tr>
<tr class="separator:a9dd63d8a102b0710ac74394552b9a793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac271b83a83bda0aa60db4ad13b580d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac271b83a83bda0aa60db4ad13b580d65">INSTR_CREATE_sqrdmlah_sve_idx</a>(dc,  Zda,  Zn,  Zm,  i1)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdmlah, Zda, Zda, Zn, Zm, i1)</td></tr>
<tr class="separator:ac271b83a83bda0aa60db4ad13b580d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8c4281e3f3289c2a4c182d75893ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8b8c4281e3f3289c2a4c182d75893ced">INSTR_CREATE_sqrdmlsh_sve_idx</a>(dc,  Zda,  Zn,  Zm,  i1)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdmlsh, Zda, Zda, Zn, Zm, i1)</td></tr>
<tr class="separator:a8b8c4281e3f3289c2a4c182d75893ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9ad611249b5019debf88e5e09a6dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acb9ad611249b5019debf88e5e09a6dc3">INSTR_CREATE_sqrdmulh_sve_idx</a>(dc,  Zd,  Zn,  Zm,  i1)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmulh, Zd, Zn, Zm, i1)</td></tr>
<tr class="separator:acb9ad611249b5019debf88e5e09a6dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02cba4aa01d9e47b93bb2a5eded027a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a02cba4aa01d9e47b93bb2a5eded027a9">INSTR_CREATE_umlalb_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlalb, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a02cba4aa01d9e47b93bb2a5eded027a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a312427c59620ea73787ca28c501be608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a312427c59620ea73787ca28c501be608">INSTR_CREATE_umlalt_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlalt, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a312427c59620ea73787ca28c501be608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a188ada2a38e63420e6e66081b032757a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a188ada2a38e63420e6e66081b032757a">INSTR_CREATE_umlslb_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlslb, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a188ada2a38e63420e6e66081b032757a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09576380f1127ebb7378630d246c1909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a09576380f1127ebb7378630d246c1909">INSTR_CREATE_umlslt_sve_idx_vector</a>(dc,  Zda,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlslt, Zda, Zda, Zn, Zm, i2)</td></tr>
<tr class="separator:a09576380f1127ebb7378630d246c1909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727f1c4d33c543e127a35b67b3c8fb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a727f1c4d33c543e127a35b67b3c8fb17">INSTR_CREATE_umullb_sve_idx_vector</a>(dc,  Zd,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umullb, Zd, Zn, Zm, i2)</td></tr>
<tr class="separator:a727f1c4d33c543e127a35b67b3c8fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b91fb76675cc3575bda1dc73c2dc8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a94b91fb76675cc3575bda1dc73c2dc8a">INSTR_CREATE_umullt_sve_idx_vector</a>(dc,  Zd,  Zn,  Zm,  i2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umullt, Zd, Zn, Zm, i2)</td></tr>
<tr class="separator:a94b91fb76675cc3575bda1dc73c2dc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206a5d940da042d32af4ef6c1c7a98e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a206a5d940da042d32af4ef6c1c7a98e6">INSTR_CREATE_addp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a206a5d940da042d32af4ef6c1c7a98e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0becb48b31a6df837e1a66fbda7fa7d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0becb48b31a6df837e1a66fbda7fa7d5">INSTR_CREATE_faddp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635af658f8773a62c9f35bcd2c4f3ad7a48c">OP_faddp</a>, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a0becb48b31a6df837e1a66fbda7fa7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f70a4ac5bf5de0e739ae7a0e9227d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a73f70a4ac5bf5de0e739ae7a0e9227d8">INSTR_CREATE_fmaxnmp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnmp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a73f70a4ac5bf5de0e739ae7a0e9227d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3701443e3c8f9935a6148656123d6282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3701443e3c8f9935a6148656123d6282">INSTR_CREATE_fmaxp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a3701443e3c8f9935a6148656123d6282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbbc1740c55a879763f3aaebf73fdde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9cbbc1740c55a879763f3aaebf73fdde">INSTR_CREATE_fminnmp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnmp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a9cbbc1740c55a879763f3aaebf73fdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2820d8a90486a775f6b35438e537712a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2820d8a90486a775f6b35438e537712a">INSTR_CREATE_fminp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a2820d8a90486a775f6b35438e537712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6311d578d9c6edef491e2a707559b08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6311d578d9c6edef491e2a707559b08e">INSTR_CREATE_histcnt_sve_pred</a>(dc,  Zd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_histcnt, Zd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a6311d578d9c6edef491e2a707559b08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306d13abbf6036f2fe91ce2a87e0e36e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a306d13abbf6036f2fe91ce2a87e0e36e">INSTR_CREATE_shadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shadd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a306d13abbf6036f2fe91ce2a87e0e36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d882312198ac95e61d5dae418f04d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a91d882312198ac95e61d5dae418f04d2">INSTR_CREATE_shsub_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shsub, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a91d882312198ac95e61d5dae418f04d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913982da128599f5c8d15cd095e51939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a913982da128599f5c8d15cd095e51939">INSTR_CREATE_shsubr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shsubr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a913982da128599f5c8d15cd095e51939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e9afeee5740dc2ccba98fa1ceeef8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a18e9afeee5740dc2ccba98fa1ceeef8e">INSTR_CREATE_smaxp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smaxp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a18e9afeee5740dc2ccba98fa1ceeef8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c306cd05f39b24020fa0b5173adedf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2c306cd05f39b24020fa0b5173adedf5">INSTR_CREATE_sminp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sminp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a2c306cd05f39b24020fa0b5173adedf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac159134c1584d26ffb122febeb356b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac159134c1584d26ffb122febeb356b6b">INSTR_CREATE_sqrshl_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshl, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:ac159134c1584d26ffb122febeb356b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f09813944e11cf62823e19ac5c9d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a74f09813944e11cf62823e19ac5c9d50">INSTR_CREATE_sqrshlr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshlr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a74f09813944e11cf62823e19ac5c9d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e9ab41bc19ba2289a629a197a00947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a20e9ab41bc19ba2289a629a197a00947">INSTR_CREATE_sqshl_sve_pred</a>(dc,  Zdn,  Pg,  Zm_imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshl, Zdn, Pg, Zdn, Zm_imm)</td></tr>
<tr class="separator:a20e9ab41bc19ba2289a629a197a00947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244137be8a118306f1d1a25ddef3125b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a244137be8a118306f1d1a25ddef3125b">INSTR_CREATE_sqshlr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshlr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a244137be8a118306f1d1a25ddef3125b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab94b0d62faf4702c54791dc575b277e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aab94b0d62faf4702c54791dc575b277e">INSTR_CREATE_sqsubr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqsubr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:aab94b0d62faf4702c54791dc575b277e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4430525dad3c431c1be352c9dbf59767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4430525dad3c431c1be352c9dbf59767">INSTR_CREATE_srhadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srhadd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a4430525dad3c431c1be352c9dbf59767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943fa1f18d513686f1d3ae01ba2736f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a943fa1f18d513686f1d3ae01ba2736f6">INSTR_CREATE_srshl_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshl, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a943fa1f18d513686f1d3ae01ba2736f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaacb097e47e9e0b2751ce8f4393a72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#acaacb097e47e9e0b2751ce8f4393a72b">INSTR_CREATE_srshlr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshlr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:acaacb097e47e9e0b2751ce8f4393a72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a177bee8ead4f6b48d57aac8a442787fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a177bee8ead4f6b48d57aac8a442787fb">INSTR_CREATE_suqadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_suqadd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a177bee8ead4f6b48d57aac8a442787fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bd2c8f6c70b761d53eed0fcc91962eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8bd2c8f6c70b761d53eed0fcc91962eb">INSTR_CREATE_uhadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhadd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a8bd2c8f6c70b761d53eed0fcc91962eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10de8840e7d6030dc7c420e2465248a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a10de8840e7d6030dc7c420e2465248a9">INSTR_CREATE_uhsub_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhsub, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a10de8840e7d6030dc7c420e2465248a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd642c91b2d63bf630312856468cd5fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abd642c91b2d63bf630312856468cd5fc">INSTR_CREATE_uhsubr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhsubr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:abd642c91b2d63bf630312856468cd5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e7bdd7a89287cdbe62d44ffda1dd7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a95e7bdd7a89287cdbe62d44ffda1dd7b">INSTR_CREATE_umaxp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umaxp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a95e7bdd7a89287cdbe62d44ffda1dd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390bc339587a218d5a58885ce8916748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a390bc339587a218d5a58885ce8916748">INSTR_CREATE_uminp_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uminp, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a390bc339587a218d5a58885ce8916748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b74f4c2fbb1b600849be57c3e05390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a14b74f4c2fbb1b600849be57c3e05390">INSTR_CREATE_uqrshl_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshl, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a14b74f4c2fbb1b600849be57c3e05390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b29c66ba891205095353d693604a860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1b29c66ba891205095353d693604a860">INSTR_CREATE_uqrshlr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshlr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a1b29c66ba891205095353d693604a860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace37cfc053cefa2ffb56ef4e6bf12907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ace37cfc053cefa2ffb56ef4e6bf12907">INSTR_CREATE_uqshl_sve_pred</a>(dc,  Zdn,  Pg,  Zm_imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshl, Zdn, Pg, Zdn, Zm_imm)</td></tr>
<tr class="separator:ace37cfc053cefa2ffb56ef4e6bf12907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17ba132c8a7170016673cc4645fb0607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a17ba132c8a7170016673cc4645fb0607">INSTR_CREATE_uqshlr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshlr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a17ba132c8a7170016673cc4645fb0607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2833cfae5b98c3a92f3d1628dcc4c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae2833cfae5b98c3a92f3d1628dcc4c7d">INSTR_CREATE_uqsubr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqsubr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:ae2833cfae5b98c3a92f3d1628dcc4c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfc627f3182b1e9537e751836f566e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afdfc627f3182b1e9537e751836f566e4">INSTR_CREATE_urhadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urhadd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:afdfc627f3182b1e9537e751836f566e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe821e76d004c4ca5c2bbafa562bdaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9fe821e76d004c4ca5c2bbafa562bdaa">INSTR_CREATE_urshl_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshl, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a9fe821e76d004c4ca5c2bbafa562bdaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447825d795dafd66ae89ae9caf1033bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a447825d795dafd66ae89ae9caf1033bc">INSTR_CREATE_urshlr_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshlr, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:a447825d795dafd66ae89ae9caf1033bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1bbb75e452ac191f507e68cc751dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aee1bbb75e452ac191f507e68cc751dfd">INSTR_CREATE_usqadd_sve_pred</a>(dc,  Zdn,  Pg,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usqadd, Zdn, Pg, Zdn, Zm)</td></tr>
<tr class="separator:aee1bbb75e452ac191f507e68cc751dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9fc69ff7637bb6a3a13e99e61cd9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8a9fc69ff7637bb6a3a13e99e61cd9da">INSTR_CREATE_fcvtlt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtlt, Zd, Pg, Zn)</td></tr>
<tr class="separator:a8a9fc69ff7637bb6a3a13e99e61cd9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8818dd3c6cd0a34351dc9041ddd1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6d8818dd3c6cd0a34351dc9041ddd1e2">INSTR_CREATE_fcvtnt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcvtnt, Zd, Zd, Pg, Zn)</td></tr>
<tr class="separator:a6d8818dd3c6cd0a34351dc9041ddd1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cd832fd1b4a54026e838d396712ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa2cd832fd1b4a54026e838d396712ad5">INSTR_CREATE_fcvtx_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtx, Zd, Pg, Zn)</td></tr>
<tr class="separator:aa2cd832fd1b4a54026e838d396712ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af842955fd24284ef633d763be7c20f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af842955fd24284ef633d763be7c20f22">INSTR_CREATE_fcvtxnt_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcvtxnt, Zd, Zd, Pg, Zn)</td></tr>
<tr class="separator:af842955fd24284ef633d763be7c20f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cafda5ea5b6baf95b9d76c70afe967f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6cafda5ea5b6baf95b9d76c70afe967f">INSTR_CREATE_flogb_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_flogb, Zd, Pg, Zn)</td></tr>
<tr class="separator:a6cafda5ea5b6baf95b9d76c70afe967f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98bf9a416124ef80ba6e7204c6c91ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad98bf9a416124ef80ba6e7204c6c91ba">INSTR_CREATE_sadalp_sve_pred</a>(dc,  Zda,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sadalp, Zda, Zda, Pg, Zn)</td></tr>
<tr class="separator:ad98bf9a416124ef80ba6e7204c6c91ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9734bcd6592f36911806cc1bfcea0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abf9734bcd6592f36911806cc1bfcea0f">INSTR_CREATE_sqabs_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqabs, Zd, Pg, Zn)</td></tr>
<tr class="separator:abf9734bcd6592f36911806cc1bfcea0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88e0bb133a84f4292b74fe4529e0fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab88e0bb133a84f4292b74fe4529e0fdf">INSTR_CREATE_sqneg_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqneg, Zd, Pg, Zn)</td></tr>
<tr class="separator:ab88e0bb133a84f4292b74fe4529e0fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ae57150094bdaec115f72155ee9496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a84ae57150094bdaec115f72155ee9496">INSTR_CREATE_uadalp_sve_pred</a>(dc,  Zda,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uadalp, Zda, Zda, Pg, Zn)</td></tr>
<tr class="separator:a84ae57150094bdaec115f72155ee9496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0da027eb770387717c5bc56ae06810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aeb0da027eb770387717c5bc56ae06810">INSTR_CREATE_cadd_sve</a>(dc,  Zdn,  Zm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cadd, Zdn, Zdn, Zm, rot)</td></tr>
<tr class="separator:aeb0da027eb770387717c5bc56ae06810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6ddd01ba91a75adf80fdb9214995a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4e6ddd01ba91a75adf80fdb9214995a5">INSTR_CREATE_cdot_sve</a>(dc,  Zda,  Zn,  Zm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_cdot, Zda, Zda, Zn, Zm, rot)</td></tr>
<tr class="separator:a4e6ddd01ba91a75adf80fdb9214995a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aeb87292f18e8f5702d22f34738e0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4aeb87292f18e8f5702d22f34738e0a2">INSTR_CREATE_cmla_sve</a>(dc,  Zda,  Zn,  Zm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_cmla, Zda, Zda, Zn, Zm, rot)</td></tr>
<tr class="separator:a4aeb87292f18e8f5702d22f34738e0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2834c73c617628984d362b137c47745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac2834c73c617628984d362b137c47745">INSTR_CREATE_rshrnb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_rshrnb, Zd, Zn, imm)</td></tr>
<tr class="separator:ac2834c73c617628984d362b137c47745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efa236583a9350bdff5eaafac008caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6efa236583a9350bdff5eaafac008caa">INSTR_CREATE_rshrnt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rshrnt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:a6efa236583a9350bdff5eaafac008caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2c761527448d7aeae5400a15203201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7a2c761527448d7aeae5400a15203201">INSTR_CREATE_shrnb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_shrnb, Zd, Zn, imm)</td></tr>
<tr class="separator:a7a2c761527448d7aeae5400a15203201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12e423bfe468415c8695ec138d2f6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa12e423bfe468415c8695ec138d2f6d6">INSTR_CREATE_shrnt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shrnt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:aa12e423bfe468415c8695ec138d2f6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47177ac841bd09b18e39c727dda4db1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a47177ac841bd09b18e39c727dda4db1c">INSTR_CREATE_sli_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sli, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:a47177ac841bd09b18e39c727dda4db1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bed180f2953eb51e62c2e841410e71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3bed180f2953eb51e62c2e841410e71c">INSTR_CREATE_sqcadd_sve</a>(dc,  Zdn,  Zm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqcadd, Zdn, Zdn, Zm, rot)</td></tr>
<tr class="separator:a3bed180f2953eb51e62c2e841410e71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675b33234af1a21e739fbcd5b9b0e9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a675b33234af1a21e739fbcd5b9b0e9bc">INSTR_CREATE_sqrdcmlah_sve</a>(dc,  Zda,  Zn,  Zm,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdcmlah, Zda, Zda, Zn, Zm, rot)</td></tr>
<tr class="separator:a675b33234af1a21e739fbcd5b9b0e9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b844e2d68e0b5aad3d6711e34fcfdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4b844e2d68e0b5aad3d6711e34fcfdf3">INSTR_CREATE_sqrshrnb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqrshrnb, Zd, Zn, imm)</td></tr>
<tr class="separator:a4b844e2d68e0b5aad3d6711e34fcfdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb569a0a7a33068f88c2891aa9e8e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4fb569a0a7a33068f88c2891aa9e8e0f">INSTR_CREATE_sqrshrnt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshrnt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:a4fb569a0a7a33068f88c2891aa9e8e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac1a2f4e98bd8cfb01d9ea3451a62db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abac1a2f4e98bd8cfb01d9ea3451a62db">INSTR_CREATE_sqrshrunb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqrshrunb, Zd, Zn, imm)</td></tr>
<tr class="separator:abac1a2f4e98bd8cfb01d9ea3451a62db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42909e396ad9cde0a3d825d7cca6ebb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a42909e396ad9cde0a3d825d7cca6ebb9">INSTR_CREATE_sqrshrunt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshrunt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:a42909e396ad9cde0a3d825d7cca6ebb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104a203ce03d46ac246b978c1185d815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a104a203ce03d46ac246b978c1185d815">INSTR_CREATE_sqshlu_sve_pred</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshlu, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a104a203ce03d46ac246b978c1185d815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc324808c6ca6fa5224cc313b6d4d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9bc324808c6ca6fa5224cc313b6d4d3e">INSTR_CREATE_sqshrnb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqshrnb, Zd, Zn, imm)</td></tr>
<tr class="separator:a9bc324808c6ca6fa5224cc313b6d4d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade96255b17915d6cb1e37ac03aff8ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ade96255b17915d6cb1e37ac03aff8ca7">INSTR_CREATE_sqshrnt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshrnt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:ade96255b17915d6cb1e37ac03aff8ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca94ff151767128294fe96b76fa9de45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aca94ff151767128294fe96b76fa9de45">INSTR_CREATE_sqshrunb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqshrunb, Zd, Zn, imm)</td></tr>
<tr class="separator:aca94ff151767128294fe96b76fa9de45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31618b8a66af4343d860a02c6803a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a31618b8a66af4343d860a02c6803a70f">INSTR_CREATE_sqshrunt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshrunt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:a31618b8a66af4343d860a02c6803a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035266f6194f6ee2487b960f7a42daec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a035266f6194f6ee2487b960f7a42daec">INSTR_CREATE_sri_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sri, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:a035266f6194f6ee2487b960f7a42daec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a738b953d7aea95ca94352bbf99872396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a738b953d7aea95ca94352bbf99872396">INSTR_CREATE_srshr_sve_pred</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshr, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:a738b953d7aea95ca94352bbf99872396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae054504a4aa722d0bbc4dd1e0de36426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae054504a4aa722d0bbc4dd1e0de36426">INSTR_CREATE_srsra_sve</a>(dc,  Zda,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srsra, Zda, Zda, Zn, imm)</td></tr>
<tr class="separator:ae054504a4aa722d0bbc4dd1e0de36426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8ea39f35b5370782f28aff83b2103e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8d8ea39f35b5370782f28aff83b2103e">INSTR_CREATE_sshllb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sshllb, Zd, Zn, imm)</td></tr>
<tr class="separator:a8d8ea39f35b5370782f28aff83b2103e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53c1f71af4cb1691510099d1c88d774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa53c1f71af4cb1691510099d1c88d774">INSTR_CREATE_sshllt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sshllt, Zd, Zn, imm)</td></tr>
<tr class="separator:aa53c1f71af4cb1691510099d1c88d774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23ae8750693a234bba4fea8c1c7b8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae23ae8750693a234bba4fea8c1c7b8a9">INSTR_CREATE_ssra_sve</a>(dc,  Zda,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssra, Zda, Zda, Zn, imm)</td></tr>
<tr class="separator:ae23ae8750693a234bba4fea8c1c7b8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1c220fc9e8422bc78af2cb234ec90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a8b1c220fc9e8422bc78af2cb234ec90f">INSTR_CREATE_uqrshrnb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqrshrnb, Zd, Zn, imm)</td></tr>
<tr class="separator:a8b1c220fc9e8422bc78af2cb234ec90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad143833bc214fa814fc01d15be1ab2fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad143833bc214fa814fc01d15be1ab2fc">INSTR_CREATE_uqrshrnt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshrnt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:ad143833bc214fa814fc01d15be1ab2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381aa93d6e7eef53d8ca226b7b83a0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a381aa93d6e7eef53d8ca226b7b83a0a7">INSTR_CREATE_uqshrnb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqshrnb, Zd, Zn, imm)</td></tr>
<tr class="separator:a381aa93d6e7eef53d8ca226b7b83a0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac623928387a2e484ab4a016c39ed0cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac623928387a2e484ab4a016c39ed0cd0">INSTR_CREATE_uqshrnt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshrnt, Zd, Zd, Zn, imm)</td></tr>
<tr class="separator:ac623928387a2e484ab4a016c39ed0cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6c7ca9e5ca78c305efcbd609c332c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abd6c7ca9e5ca78c305efcbd609c332c7">INSTR_CREATE_urshr_sve_pred</a>(dc,  Zdn,  Pg,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshr, Zdn, Pg, Zdn, imm)</td></tr>
<tr class="separator:abd6c7ca9e5ca78c305efcbd609c332c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581b61b7e2cd186762ebf549666734ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a581b61b7e2cd186762ebf549666734ac">INSTR_CREATE_ursra_sve</a>(dc,  Zda,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ursra, Zda, Zda, Zn, imm)</td></tr>
<tr class="separator:a581b61b7e2cd186762ebf549666734ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae487e61dbe95d775d2b0c9adcbf284ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae487e61dbe95d775d2b0c9adcbf284ac">INSTR_CREATE_ushllb_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ushllb, Zd, Zn, imm)</td></tr>
<tr class="separator:ae487e61dbe95d775d2b0c9adcbf284ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4720b77854ae3c4b7a61c9aa1fa5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aca4720b77854ae3c4b7a61c9aa1fa5de">INSTR_CREATE_ushllt_sve</a>(dc,  Zd,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ushllt, Zd, Zn, imm)</td></tr>
<tr class="separator:aca4720b77854ae3c4b7a61c9aa1fa5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a2200ba8f13aae2b471691d7af8976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ac6a2200ba8f13aae2b471691d7af8976">INSTR_CREATE_usra_sve</a>(dc,  Zda,  Zn,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usra, Zda, Zda, Zn, imm)</td></tr>
<tr class="separator:ac6a2200ba8f13aae2b471691d7af8976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3619fa5266dc73f31fe26ed12eec89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaa3619fa5266dc73f31fe26ed12eec89">INSTR_CREATE_xar_sve</a>(dc,  Zdn,  Zm,  imm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_xar, Zdn, Zdn, Zm, imm)</td></tr>
<tr class="separator:aaa3619fa5266dc73f31fe26ed12eec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b2ad110afc696900939ef24943eb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a87b2ad110afc696900939ef24943eb45">INSTR_CREATE_ldnt1sb_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1sb, Zt, Zn, Pg)</td></tr>
<tr class="separator:a87b2ad110afc696900939ef24943eb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaada2e6fb0b9c64e779888fbfb02222a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaada2e6fb0b9c64e779888fbfb02222a">INSTR_CREATE_ldnt1sh_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1sh, Zt, Zn, Pg)</td></tr>
<tr class="separator:aaada2e6fb0b9c64e779888fbfb02222a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ec2a8e438e8845325ab8deee6ca37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a59ec2a8e438e8845325ab8deee6ca37b">INSTR_CREATE_ldnt1sw_sve_pred</a>(dc,  Zt,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1sw, Zt, Zn, Pg)</td></tr>
<tr class="separator:a59ec2a8e438e8845325ab8deee6ca37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21785936b724721ab7a18eb59ef5e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad21785936b724721ab7a18eb59ef5e0a">INSTR_CREATE_uzp1_sve_vector</a>(dc,  Zd,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp1, Zd, Zn, Zm)</td></tr>
<tr class="separator:ad21785936b724721ab7a18eb59ef5e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3362c00d61716d9ce4647032614796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afd3362c00d61716d9ce4647032614796">INSTR_CREATE_cmla_sve_idx_imm_vector</a>(dc,  Zda,  Zn,  Zm,  i1,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_cmla, Zda, Zda, Zn, Zm, i1, rot)</td></tr>
<tr class="separator:afd3362c00d61716d9ce4647032614796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fa0410af66bb8494c1afa54e7af1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa5fa0410af66bb8494c1afa54e7af1dd">INSTR_CREATE_sqrdcmlah_sve_idx_imm_vector</a>(dc,  Zda,  Zn,  Zm,  i1,  rot)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sqrdcmlah, Zda, Zda, Zn, Zm, i1, rot)</td></tr>
<tr class="separator:aa5fa0410af66bb8494c1afa54e7af1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3812245c580c4c808bd6f60dbe53e0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3812245c580c4c808bd6f60dbe53e0de">INSTR_CREATE_match_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_match, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:a3812245c580c4c808bd6f60dbe53e0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c715f48028ab98026500651f230438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae7c715f48028ab98026500651f230438">INSTR_CREATE_nmatch_sve_pred</a>(dc,  Pd,  Pg,  Zn,  Zm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nmatch, Pd, Pg, Zn, Zm)</td></tr>
<tr class="separator:ae7c715f48028ab98026500651f230438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcc170a56ce28c1d73c2a930582afd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1dcc170a56ce28c1d73c2a930582afd7">INSTR_CREATE_urecpe_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_urecpe, Zd, Pg, Zn)</td></tr>
<tr class="separator:a1dcc170a56ce28c1d73c2a930582afd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa433fbbb4e3da491c77f2b69dd6190ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa433fbbb4e3da491c77f2b69dd6190ec">INSTR_CREATE_ursqrte_sve_pred</a>(dc,  Zd,  Pg,  Zn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ursqrte, Zd, Pg, Zn)</td></tr>
<tr class="separator:aa433fbbb4e3da491c77f2b69dd6190ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b7c1b37913b03b729104c2bb686c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a67b7c1b37913b03b729104c2bb686c35">INSTR_CREATE_whilege_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilege, Pd, Rn, Rm)</td></tr>
<tr class="separator:a67b7c1b37913b03b729104c2bb686c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb765fba426a4dc41196c955869822d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aeb765fba426a4dc41196c955869822d9">INSTR_CREATE_whilegt_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilegt, Pd, Rn, Rm)</td></tr>
<tr class="separator:aeb765fba426a4dc41196c955869822d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13a88b5f24241c50789cee5165add51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae13a88b5f24241c50789cee5165add51">INSTR_CREATE_whilehi_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilehi, Pd, Rn, Rm)</td></tr>
<tr class="separator:ae13a88b5f24241c50789cee5165add51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc81e8cab176634d41b6b4909ed6df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9bc81e8cab176634d41b6b4909ed6df7">INSTR_CREATE_whilehs_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilehs, Pd, Rn, Rm)</td></tr>
<tr class="separator:a9bc81e8cab176634d41b6b4909ed6df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e799810e0a528823a19ff5b7dfc93d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2e799810e0a528823a19ff5b7dfc93d8">INSTR_CREATE_whilerw_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilerw, Pd, Rn, Rm)</td></tr>
<tr class="separator:a2e799810e0a528823a19ff5b7dfc93d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6374aaca524197e070ff48a592bf2061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6374aaca524197e070ff48a592bf2061">INSTR_CREATE_whilewr_sve</a>(dc,  Pd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilewr, Pd, Rn, Rm)</td></tr>
<tr class="separator:a6374aaca524197e070ff48a592bf2061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ca855d31d4cfa2288847f0dc998663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a94ca855d31d4cfa2288847f0dc998663">INSTR_CREATE_ldg</a>(dc,  Rt,  Rn)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldg, Rt, Rt, Rn)</td></tr>
<tr class="separator:a94ca855d31d4cfa2288847f0dc998663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3a8fb42e6c181b2ba8a24950cebf1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1b3a8fb42e6c181b2ba8a24950cebf1b">INSTR_CREATE_st2g_post</a>(dc,  Rn,  Rt,  simm)</td></tr>
<tr class="separator:a1b3a8fb42e6c181b2ba8a24950cebf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1fbf2f3784e923b1c970c049913daf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#abb1fbf2f3784e923b1c970c049913daf">INSTR_CREATE_st2g_pre</a>(dc,  Rn,  Rt)</td></tr>
<tr class="separator:abb1fbf2f3784e923b1c970c049913daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919a206984340dcdb74a757f7a8992d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a919a206984340dcdb74a757f7a8992d8">INSTR_CREATE_st2g_offset</a>(dc,  Rn,  Rt)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_st2g, Rn, Rt)</td></tr>
<tr class="separator:a919a206984340dcdb74a757f7a8992d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7fbfe57fc5421d91811e0278aa19fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aaf7fbfe57fc5421d91811e0278aa19fe">INSTR_CREATE_stg_post</a>(dc,  Rn,  Rt,  simm)</td></tr>
<tr class="separator:aaf7fbfe57fc5421d91811e0278aa19fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52addc269f7845c032080c815102c62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a52addc269f7845c032080c815102c62a">INSTR_CREATE_stg_pre</a>(dc,  Rn,  Rt)</td></tr>
<tr class="separator:a52addc269f7845c032080c815102c62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae48670e0431ba6093648f1f218a69d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aae48670e0431ba6093648f1f218a69d3">INSTR_CREATE_stg_offset</a>(dc,  Rn,  Rt)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stg, Rn, Rt)</td></tr>
<tr class="separator:aae48670e0431ba6093648f1f218a69d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21db7bb2a7249d24a2f674b54f263ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad21db7bb2a7249d24a2f674b54f263ee">INSTR_CREATE_stz2g_post</a>(dc,  Rn,  Rt,  simm)</td></tr>
<tr class="separator:ad21db7bb2a7249d24a2f674b54f263ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640d5e411652cc90de4c45651babe679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a640d5e411652cc90de4c45651babe679">INSTR_CREATE_stz2g_pre</a>(dc,  Rn,  Rt)</td></tr>
<tr class="separator:a640d5e411652cc90de4c45651babe679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9f1378d925251bf5e7ef23e19d6f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a7f9f1378d925251bf5e7ef23e19d6f5d">INSTR_CREATE_stz2g_offset</a>(dc,  Rn,  Rt)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stz2g, Rn, Rt)</td></tr>
<tr class="separator:a7f9f1378d925251bf5e7ef23e19d6f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4e6bbb56eaa7b736af08c6a5884bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aed4e6bbb56eaa7b736af08c6a5884bca">INSTR_CREATE_stzg_post</a>(dc,  Rn,  Rt,  simm)</td></tr>
<tr class="separator:aed4e6bbb56eaa7b736af08c6a5884bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2393dd84ec5065479f0a9e4e667f71d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a2393dd84ec5065479f0a9e4e667f71d0">INSTR_CREATE_stzg_pre</a>(dc,  Rn,  Rt)</td></tr>
<tr class="separator:a2393dd84ec5065479f0a9e4e667f71d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6e1e659df0d6340dd81f0a86bbedb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a5e6e1e659df0d6340dd81f0a86bbedb8">INSTR_CREATE_stzg_offset</a>(dc,  Rn,  Rt)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stzg, Rn, Rt)</td></tr>
<tr class="separator:a5e6e1e659df0d6340dd81f0a86bbedb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ea3643303c09bcef90d6fbfd3257b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afe1ea3643303c09bcef90d6fbfd3257b">INSTR_CREATE_stgp_post</a>(dc,  Rn,  Rt,  Rt2,  simm)</td></tr>
<tr class="separator:afe1ea3643303c09bcef90d6fbfd3257b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9179bb291a6dc8ce6810cce2aa630574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9179bb291a6dc8ce6810cce2aa630574">INSTR_CREATE_stgp_pre</a>(dc,  Rn,  Rt,  Rt2)</td></tr>
<tr class="separator:a9179bb291a6dc8ce6810cce2aa630574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0f104476cea401081ae0a2bcdc3dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aca0f104476cea401081ae0a2bcdc3dea">INSTR_CREATE_stgp_offset</a>(dc,  Rn,  Rt,  Rt2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stgp, Rn, Rt, Rt2)</td></tr>
<tr class="separator:aca0f104476cea401081ae0a2bcdc3dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f7f94d2c4331e90fdd0f5064a3d4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a11f7f94d2c4331e90fdd0f5064a3d4b6">INSTR_CREATE_gmi</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_gmi, Rd, Rn, Rm)</td></tr>
<tr class="separator:a11f7f94d2c4331e90fdd0f5064a3d4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacec29ce0992395d72ab333c7e9f15bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aacec29ce0992395d72ab333c7e9f15bd">INSTR_CREATE_irg</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_irg, Rd, Rn, Rm)</td></tr>
<tr class="separator:aacec29ce0992395d72ab333c7e9f15bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eacabac79fea04382ef9d943a214642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a6eacabac79fea04382ef9d943a214642">INSTR_CREATE_subp</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_subp, Rd, Rn, Rm)</td></tr>
<tr class="separator:a6eacabac79fea04382ef9d943a214642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d971e2f7541138c02f9745bd604ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a08d971e2f7541138c02f9745bd604ea9">INSTR_CREATE_subps</a>(dc,  Rd,  Rn,  Rm)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ac9ebfa34fca4e82060c20cdc90999536">OP_subps</a>, Rd, Rn, Rm)</td></tr>
<tr class="separator:a08d971e2f7541138c02f9745bd604ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497c70fd36aa537c42bf18bb6a8db089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a497c70fd36aa537c42bf18bb6a8db089">INSTR_CREATE_addg</a>(dc,  Rd,  Rn,  imm1,  imm2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addg, Rd, Rn, imm1, imm2)</td></tr>
<tr class="separator:a497c70fd36aa537c42bf18bb6a8db089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87133e96224541804091afedc18ea92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad87133e96224541804091afedc18ea92">INSTR_CREATE_subg</a>(dc,  Rd,  Rn,  imm1,  imm2)&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subg, Rd, Rn, imm1, imm2)</td></tr>
<tr class="separator:ad87133e96224541804091afedc18ea92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53f04fd838f179590f594e736fc526c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af53f04fd838f179590f594e736fc526c">INSTR_CREATE_dc_gva</a>(dc,  Rn)</td></tr>
<tr class="separator:af53f04fd838f179590f594e736fc526c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade66f661fb954aaa172be3fd3387c538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ade66f661fb954aaa172be3fd3387c538">INSTR_CREATE_dc_gzva</a>(dc,  Rn)</td></tr>
<tr class="separator:ade66f661fb954aaa172be3fd3387c538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Platform-independent macros</div></td></tr>
<tr class="memitem:a193d2b0123b3bdf0b9200f34a54d8002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a193d2b0123b3bdf0b9200f34a54d8002">XINST_CREATE_debug_instr</a>(dc)&#160;&#160;&#160;INSTR_CREATE_brk((dc), <a class="el" href="dr__ir__macros_8h.html#ac2d087cee8f6726f09d76852c156e0cc">OPND_CREATE_INT16</a>(0))</td></tr>
<tr class="separator:a193d2b0123b3bdf0b9200f34a54d8002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad24f4f2a447e6556931d254afb87e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aad24f4f2a447e6556931d254afb87e06">XINST_CREATE_load</a>(dc,  r,  m)</td></tr>
<tr class="separator:aad24f4f2a447e6556931d254afb87e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dde526fc3b4c3ab5ed02d0fc60a3781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3dde526fc3b4c3ab5ed02d0fc60a3781">XINST_CREATE_load_1byte_zext4</a>(dc,  r,  m)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a1d9da1d3e206eddccdb6d29b79f26e00">INSTR_CREATE_ldrb</a>(dc, r, m)</td></tr>
<tr class="separator:a3dde526fc3b4c3ab5ed02d0fc60a3781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2f157460f1201c2df4409a2d31560f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0b2f157460f1201c2df4409a2d31560f">XINST_CREATE_load_1byte</a>(dc,  r,  m)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a1d9da1d3e206eddccdb6d29b79f26e00">INSTR_CREATE_ldrb</a>(dc, r, m)</td></tr>
<tr class="separator:a0b2f157460f1201c2df4409a2d31560f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad142a38034d157d6e3b97ca80055da09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad142a38034d157d6e3b97ca80055da09">XINST_CREATE_load_2bytes</a>(dc,  r,  m)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a916fc26d4e73c676e08942b299a05b9b">INSTR_CREATE_ldrh</a>(dc, r, m)</td></tr>
<tr class="separator:ad142a38034d157d6e3b97ca80055da09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3d6b69547cf435c33abe09e08cc5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a1e3d6b69547cf435c33abe09e08cc5ad">XINST_CREATE_store</a>(dc,  m,  r)</td></tr>
<tr class="separator:a1e3d6b69547cf435c33abe09e08cc5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cbe121b78dfcf93cea1a48f10f937c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af4cbe121b78dfcf93cea1a48f10f937c">XINST_CREATE_store_1byte</a>(dc,  m,  r)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a3f771ce1c1f11e427e929aef9ca0e47e">INSTR_CREATE_strb</a>(dc, m, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="el" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a>)))</td></tr>
<tr class="separator:af4cbe121b78dfcf93cea1a48f10f937c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53192b93a4055d4700421104b2af3e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a53192b93a4055d4700421104b2af3e90">XINST_CREATE_store_2bytes</a>(dc,  m,  r)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a604fab5bd80960803b5da7995d18410c">INSTR_CREATE_strh</a>(dc, m, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="el" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a>)))</td></tr>
<tr class="separator:a53192b93a4055d4700421104b2af3e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af576a857ca51596cc247dfa5771370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0af576a857ca51596cc247dfa5771370">XINST_CREATE_store_pair</a>(dc,  m,  r1,  r2)&#160;&#160;&#160;INSTR_CREATE_stp(dc, m, r1, r2)</td></tr>
<tr class="separator:a0af576a857ca51596cc247dfa5771370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274c966568324357b4bb5785738bcfb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a274c966568324357b4bb5785738bcfb7">XINST_CREATE_load_pair</a>(dc,  r1,  r2,  m)&#160;&#160;&#160;INSTR_CREATE_ldp(dc, r1, r2, m)</td></tr>
<tr class="separator:a274c966568324357b4bb5785738bcfb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae982a19519caa113cecc717a20d22a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ae982a19519caa113cecc717a20d22a33">XINST_CREATE_move</a>(dc,  d,  s)</td></tr>
<tr class="separator:ae982a19519caa113cecc717a20d22a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929f24130c787f5a3fb7a04529d7af92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a929f24130c787f5a3fb7a04529d7af92">XINST_CREATE_load_simd</a>(dc,  r,  m)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a>((dc), (r), (m))</td></tr>
<tr class="separator:a929f24130c787f5a3fb7a04529d7af92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053c0202c5a4229fbc5575183afb02d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a053c0202c5a4229fbc5575183afb02d7">XINST_CREATE_store_simd</a>(dc,  m,  r)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#af13c5f455cc09398684fe6d78cd95fbf">INSTR_CREATE_str</a>((dc), (m), (r))</td></tr>
<tr class="separator:a053c0202c5a4229fbc5575183afb02d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac63f67b836d81e36c269008f617a5c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aac63f67b836d81e36c269008f617a5c2">XINST_CREATE_jump_reg</a>(dc,  r)&#160;&#160;&#160;INSTR_CREATE_br((dc), (r))</td></tr>
<tr class="separator:aac63f67b836d81e36c269008f617a5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad432bb80a82d76edae2071473f9b4318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad432bb80a82d76edae2071473f9b4318">XINST_CREATE_load_int</a>(dc,  r,  i)</td></tr>
<tr class="separator:ad432bb80a82d76edae2071473f9b4318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b18a7fc43ec27f1b495b5b25f73dcab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3b18a7fc43ec27f1b495b5b25f73dcab">XINST_CREATE_return</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a6c173841b7e3ce7650d7f3bca4e8c934">INSTR_CREATE_ret</a>(dc, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30))</td></tr>
<tr class="separator:a3b18a7fc43ec27f1b495b5b25f73dcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4527eb10daaa1db2680036952f2ccb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#af4527eb10daaa1db2680036952f2ccb3">XINST_CREATE_jump</a>(dc,  t)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td></tr>
<tr class="separator:af4527eb10daaa1db2680036952f2ccb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61985a50f11cffbe3ea84daeb2c1e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a61985a50f11cffbe3ea84daeb2c1e6c0">XINST_CREATE_jump_short</a>(dc,  t)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td></tr>
<tr class="separator:a61985a50f11cffbe3ea84daeb2c1e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab995997474e88057f2fa74e9d029148e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ab995997474e88057f2fa74e9d029148e">XINST_CREATE_call</a>(dc,  t)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#aebe9013d0ead44c795af661f0718de90">INSTR_CREATE_bl</a>(dc, t)</td></tr>
<tr class="separator:ab995997474e88057f2fa74e9d029148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684a52784e1696b33643ce69a91d599e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a684a52784e1696b33643ce69a91d599e">XINST_CREATE_jump_cond</a>(dc,  pred,  t)&#160;&#160;&#160;(<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#acdaad3b14b4840395bfa1b095b5d901c">INSTR_CREATE_bcond</a>((dc), (t)), (pred)))</td></tr>
<tr class="separator:a684a52784e1696b33643ce69a91d599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cda7689cd077cc10bd2ffded339ff51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a0cda7689cd077cc10bd2ffded339ff51">XINST_CREATE_add</a>(dc,  d,  s)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a90f771585c3c11982b6c1604e249cdbf">INSTR_CREATE_add</a>(dc, d, d, s)</td></tr>
<tr class="separator:a0cda7689cd077cc10bd2ffded339ff51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701b0de8ed4b4f0e76c599589f9b4fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a701b0de8ed4b4f0e76c599589f9b4fe6">XINST_CREATE_add_2src</a>(dc,  d,  s1,  s2)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a90f771585c3c11982b6c1604e249cdbf">INSTR_CREATE_add</a>(dc, d, s1, s2)</td></tr>
<tr class="separator:a701b0de8ed4b4f0e76c599589f9b4fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e456d2d204fa85b0cbf4bf88bb432fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4e456d2d204fa85b0cbf4bf88bb432fb">XINST_CREATE_add_sll</a>(dc,  d,  s1,  s2_toshift,  shift_amount)</td></tr>
<tr class="separator:a4e456d2d204fa85b0cbf4bf88bb432fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdba0152ea793351d06199f30c942f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3bdba0152ea793351d06199f30c942f7">XINST_CREATE_add_s</a>(dc,  d,  s)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#aa428eb4393bbb974493f732e83ac1ca4">INSTR_CREATE_adds</a>(dc, d, d, s)</td></tr>
<tr class="separator:a3bdba0152ea793351d06199f30c942f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdbcfb317d599ecde76215392878da1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#afdbcfb317d599ecde76215392878da1c">XINST_CREATE_sub</a>(dc,  d,  s)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a1e30a441767fbc382533bc4ccd60bcf4">INSTR_CREATE_sub</a>(dc, d, d, s)</td></tr>
<tr class="separator:afdbcfb317d599ecde76215392878da1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbf96f2f31e7c637e8b824741ff418f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4cbf96f2f31e7c637e8b824741ff418f">XINST_CREATE_sub_s</a>(dc,  d,  s)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a47c5314f33f8f900274b5e14039515fd">INSTR_CREATE_subs</a>(dc, d, d, s)</td></tr>
<tr class="separator:a4cbf96f2f31e7c637e8b824741ff418f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a53b90dc030b0340082a9b036c09ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a4a53b90dc030b0340082a9b036c09ba3">XINST_CREATE_and_s</a>(dc,  d,  s)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#aeef243dc81dfcee564e3f573852173fb">INSTR_CREATE_ands</a>(dc, d, d, s)</td></tr>
<tr class="separator:a4a53b90dc030b0340082a9b036c09ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9ea23c5fe946505d0834e07e4ad0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a3e9ea23c5fe946505d0834e07e4ad0c5">XINST_CREATE_cmp</a>(dc,  s1,  s2)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#ab7f1835f5cb49d0d2c0136bcf273d0a1">INSTR_CREATE_cmp</a>(dc, s1, s2)</td></tr>
<tr class="separator:a3e9ea23c5fe946505d0834e07e4ad0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba5c4719963cf94390e7338becd491d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9ba5c4719963cf94390e7338becd491d">XINST_CREATE_interrupt</a>(dc,  i)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ae068595f1daa4d7834f80f60dddd8bda">INSTR_CREATE_svc</a>(dc, (i))</td></tr>
<tr class="separator:a9ba5c4719963cf94390e7338becd491d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1135f44453ab7b2c82edf75a99bfd26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#aa1135f44453ab7b2c82edf75a99bfd26">XINST_CREATE_slr_s</a>(dc,  d,  rm_or_imm)</td></tr>
<tr class="separator:aa1135f44453ab7b2c82edf75a99bfd26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2b0349f40143324b0957a5a08c9f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#a9e2b0349f40143324b0957a5a08c9f03">XINST_CREATE_nop</a>(dc)&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a3482fc193707bd73b0751686226a266c">INSTR_CREATE_nop</a>(dc)</td></tr>
<tr class="separator:a9e2b0349f40143324b0957a5a08c9f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41781007830814d79636efa0bb93c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dr__ir__macros__aarch64_8h.html#ad41781007830814d79636efa0bb93c3f">XINST_CREATE_call_reg</a>(dc,  r)&#160;&#160;&#160;INSTR_CREATE_blr(dc, r)</td></tr>
<tr class="separator:ad41781007830814d79636efa0bb93c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>AArch64-specific instruction creation convenience macros. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a20a94441d46f4a7492100821510e9919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a94441d46f4a7492100821510e9919">&#9670;&nbsp;</a></span>INSTR_CREATE_abs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_abs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_abs, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ABS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ABS     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac1b9ed123599c596338b6ceb31dfe829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b9ed123599c596338b6ceb31dfe829">&#9670;&nbsp;</a></span>INSTR_CREATE_adclb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_adclb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_adclb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADCLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADCLB   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aab091ee11490f2759d388c27e856db20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab091ee11490f2759d388c27e856db20">&#9670;&nbsp;</a></span>INSTR_CREATE_adclt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_adclt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_adclt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADCLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADCLT   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a14d0f0b7fad176b301539c3e9254771b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d0f0b7fad176b301539c3e9254771b">&#9670;&nbsp;</a></span>INSTR_CREATE_add_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_add_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADD     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae9a87935bd011a9dbef03a4138d27ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a87935bd011a9dbef03a4138d27ba0">&#9670;&nbsp;</a></span>INSTR_CREATE_add_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_add_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADD     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aac75388788337d2ae6c20bb896a78da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac75388788337d2ae6c20bb896a78da9">&#9670;&nbsp;</a></span>INSTR_CREATE_add_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_add_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADD     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad6fa6d2ab7764783481efd209cf11b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fa6d2ab7764783481efd209cf11b76">&#9670;&nbsp;</a></span>INSTR_CREATE_add_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_add_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a497c70fd36aa537c42bf18bb6a8db089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497c70fd36aa537c42bf18bb6a8db089">&#9670;&nbsp;</a></span>INSTR_CREATE_addg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addg, Rd, Rn, imm1, imm2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADDG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   ADDG    &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, #&lt;imm1&gt;, #&lt;imm2&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">imm1</td><td>The immediate unsigned imm (must be a multiple of 16). </td></tr>
    <tr><td class="paramname">imm2</td><td>The immediate unsigned imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8d832072c9d576d861fe75796cf3de23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d832072c9d576d861fe75796cf3de23">&#9670;&nbsp;</a></span>INSTR_CREATE_addhn2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addhn2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addhn2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ADDHN2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9cc43110089ba027a90a94948a093af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc43110089ba027a90a94948a093af7">&#9670;&nbsp;</a></span>INSTR_CREATE_addhn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addhn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addhn, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ADDHN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a51e7d92b3015c9261ee4dbda303053b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e7d92b3015c9261ee4dbda303053b5">&#9670;&nbsp;</a></span>INSTR_CREATE_addhnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addhnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_addhnb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADDHNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   ADDHNB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a52ad9c23bd95d893c6ce08181a6459ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ad9c23bd95d893c6ce08181a6459ad">&#9670;&nbsp;</a></span>INSTR_CREATE_addhnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addhnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addhnt, Zd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADDHNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   ADDHNT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a206a5d940da042d32af4ef6c1c7a98e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206a5d940da042d32af4ef6c1c7a98e6">&#9670;&nbsp;</a></span>INSTR_CREATE_addp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADDP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   ADDP    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a97e568950636f6e8176911e338021c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e568950636f6e8176911e338021c5e">&#9670;&nbsp;</a></span>INSTR_CREATE_addp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_addp, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ADDP vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afba6e6c0d1ddfb5e8953bd773efe56c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba6e6c0d1ddfb5e8953bd773efe56c4">&#9670;&nbsp;</a></span>INSTR_CREATE_addpl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addpl</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_addpl, Rd, Rn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADDPL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADDPL   &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a164d28aa5f686c9369aafe6d0c1de70e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a164d28aa5f686c9369aafe6d0c1de70e">&#9670;&nbsp;</a></span>INSTR_CREATE_addvl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_addvl</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_addvl, Rd, Rn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADDVL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADDVL   &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa5a7a77e80edeb79ab35aa9ab89824fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a7a77e80edeb79ab35aa9ab89824fd">&#9670;&nbsp;</a></span>INSTR_CREATE_adr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_adr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#ac20110c7558676762c260b2ec020ef70">OP_adr</a>, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ADR     &lt;Zd&gt;.D, [&lt;Zn&gt;.D, &lt;Zm&gt;.D, SXTW &lt;amount&gt;]
*    ADR     &lt;Zd&gt;.D, [&lt;Zn&gt;.D, &lt;Zm&gt;.D, UXTW &lt;amount&gt;]
*    ADR     &lt;Zd&gt;.&lt;Ts&gt;, [&lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, &lt;extend&gt; &lt;amount&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with a register offset, constructed with one of: opnd_create_vector_base_disp_aarch64(Zn, Zm, OPSZ_8, DR_EXTEND_SXTW, 0, 0, 0, OPSZ_0, shift_amount) opnd_create_vector_base_disp_aarch64(Zn, Zm, OPSZ_8, DR_EXTEND_UXTW, 0, 0, 0, OPSZ_0, shift_amount) opnd_create_vector_base_disp_aarch64(Zn, Zm, elsz, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_0, shift_amount) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0bfd9949f0e7d4cd0242fff025ad908c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bfd9949f0e7d4cd0242fff025ad908c">&#9670;&nbsp;</a></span>INSTR_CREATE_aesd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_aesd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_aesd, Zdn, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AESD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AESD    &lt;Zdn&gt;.B, &lt;Zdn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5a01b5bbf007df4834709df728b71f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a01b5bbf007df4834709df728b71f2c">&#9670;&nbsp;</a></span>INSTR_CREATE_aese_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_aese_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_aese, Zdn, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AESE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AESE    &lt;Zdn&gt;.B, &lt;Zdn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9215f4283f414d3844bd33e4e17c8b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9215f4283f414d3844bd33e4e17c8b8b">&#9670;&nbsp;</a></span>INSTR_CREATE_aesimc_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_aesimc_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ab353e9b46ee5f70668df1394ce249601">OP_aesimc</a>, Zdn, Zdn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AESIMC instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   AESIMC  &lt;Zdn&gt;.B, &lt;Zdn&gt;.B   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z.b. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aee683c37c5af34c84419dd246ae4d0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee683c37c5af34c84419dd246ae4d0cd">&#9670;&nbsp;</a></span>INSTR_CREATE_aesmc_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_aesmc_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_aesmc, Zdn, Zdn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AESMC instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   AESMC   &lt;Zdn&gt;.B, &lt;Zdn&gt;.B   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z.b. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ada8411961aeebb120b42da7e95892cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada8411961aeebb120b42da7e95892cdb">&#9670;&nbsp;</a></span>INSTR_CREATE_and</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_and</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rm_or_imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code" href="dr__ir__opnd_8h.html#a5213b9a7ac63b871a59d95ab6fb4ec74">opnd_is_immed</a>(rm_or_imm)                                               \</div>
<div class="line">         ? <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>((dc), <a class="code" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, (rd), (rn), (rm_or_imm))    \</div>
<div class="line">         : INSTR_CREATE_and_shift(dc, rd, rn, rm_or_imm, <a class="code" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), \</div>
<div class="line">                                  <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0)))</div>
</div><!-- fragment --><p>disabled_until_i4106_is_fixed Creates an AND instruction with one output and two inputs. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">rn</td><td>The first input register. </td></tr>
    <tr><td class="paramname">rm_or_imm</td><td>The second input register or immediate. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7b897f1d1b37d646e8fa1ec8af494bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b897f1d1b37d646e8fa1ec8af494bf5">&#9670;&nbsp;</a></span>INSTR_CREATE_and_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_and_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AND instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AND     &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa17d81b6f37ebdb2f4f6d0cecb9b06db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17d81b6f37ebdb2f4f6d0cecb9b06db">&#9670;&nbsp;</a></span>INSTR_CREATE_and_sve_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_and_sve_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zdn, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AND instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AND     &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate logicalImm. The 13 bit immediate defining a 64, 32, 16 or 8 bit mask of 2, 4, 8, 16, 32 or 64 bit fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad12bfc508a00d4fef5f52182abbaf737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12bfc508a00d4fef5f52182abbaf737">&#9670;&nbsp;</a></span>INSTR_CREATE_and_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_and_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AND instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AND     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abe3ab202e07e8a059c1f56f9708b7877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3ab202e07e8a059c1f56f9708b7877">&#9670;&nbsp;</a></span>INSTR_CREATE_and_sve_pred_b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_and_sve_pred_b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AND instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AND     &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acc6ddebd4d0b929997c8c730d42534f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6ddebd4d0b929997c8c730d42534f8">&#9670;&nbsp;</a></span>INSTR_CREATE_and_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_and_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a AND vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aec06478dea80ba5c57fa2a3e476c4aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec06478dea80ba5c57fa2a3e476c4aff">&#9670;&nbsp;</a></span>INSTR_CREATE_ands</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ands</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rm_or_imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code" href="dr__ir__opnd_8h.html#a5213b9a7ac63b871a59d95ab6fb4ec74">opnd_is_immed</a>(rm_or_imm)                                                \</div>
<div class="line">         ? <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>((dc), <a class="code" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac96c42b4e0362fd9d7f86d59aaa44746">OP_ands</a>, (rd), (rn), (rm_or_imm))    \</div>
<div class="line">         : INSTR_CREATE_ands_shift(dc, rd, rn, rm_or_imm, <a class="code" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), \</div>
<div class="line">                                   <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0)))</div>
</div><!-- fragment --><p>disabled_until_i4106_is_fixed Creates an ANDS instruction with one output and two inputs. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">rn</td><td>The first input register. </td></tr>
    <tr><td class="paramname">rm_or_imm</td><td>The second input register or immediate. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0deaa46b28a8091942d282ac2d109300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0deaa46b28a8091942d282ac2d109300">&#9670;&nbsp;</a></span>INSTR_CREATE_ands_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ands_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac96c42b4e0362fd9d7f86d59aaa44746">OP_ands</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ANDS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ANDS    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a53cea1137a9954242471106892c530f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cea1137a9954242471106892c530f6">&#9670;&nbsp;</a></span>INSTR_CREATE_andv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_andv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_andv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ANDV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ANDV    &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits), B (byte, 8 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a40b9e5fe50bb8490754add7ef3d0f64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b9e5fe50bb8490754add7ef3d0f64b">&#9670;&nbsp;</a></span>INSTR_CREATE_asr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_asr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ASR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ASR     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm, one indexed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9e314b27cc41b5ae088883ddb3031449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e314b27cc41b5ae088883ddb3031449">&#9670;&nbsp;</a></span>INSTR_CREATE_asr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_asr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ASR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ASR     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7804c2724d7660dcc3acb8b8fb7d107c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7804c2724d7660dcc3acb8b8fb7d107c">&#9670;&nbsp;</a></span>INSTR_CREATE_asr_sve_pred_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_asr_sve_pred_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ASR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ASR     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a707a87fa1ee80addf0427e5040886bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707a87fa1ee80addf0427e5040886bd6">&#9670;&nbsp;</a></span>INSTR_CREATE_asr_sve_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_asr_sve_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea78efbcae03a5ae42fcd04118fda87e28">OP_asr</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ASR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ASR     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6a553dafa45cff9c56625506bfb44a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a553dafa45cff9c56625506bfb44a73">&#9670;&nbsp;</a></span>INSTR_CREATE_asrd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_asrd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_asrd, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ASRD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ASRD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm, one indexed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7794b049e3b22a8c41c31f29525d52cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7794b049e3b22a8c41c31f29525d52cd">&#9670;&nbsp;</a></span>INSTR_CREATE_asrr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_asrr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_asrr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ASRR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ASRR    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a352c88bc74a47e5beab9da39cac24409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352c88bc74a47e5beab9da39cac24409">&#9670;&nbsp;</a></span>INSTR_CREATE_autda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autda</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autda, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTDA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTDA   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa933d8b0e0f8f05411286ccc32ac5fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa933d8b0e0f8f05411286ccc32ac5fd4">&#9670;&nbsp;</a></span>INSTR_CREATE_autdb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autdb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autdb, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTDB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTDB   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a619506b53d1575595177c59733922aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619506b53d1575595177c59733922aae">&#9670;&nbsp;</a></span>INSTR_CREATE_autdza</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autdza</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autdza, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTDZA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTDZA  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aef855c561743de1b67c097e2831d81a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef855c561743de1b67c097e2831d81a7">&#9670;&nbsp;</a></span>INSTR_CREATE_autdzb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autdzb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autdzb, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTDZB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTDZB  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7bcab434fde627894d062587654ead03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bcab434fde627894d062587654ead03">&#9670;&nbsp;</a></span>INSTR_CREATE_autia</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autia</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autia, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTIA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIA   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a95b544846ed4568881d9fe0211528d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b544846ed4568881d9fe0211528d0d">&#9670;&nbsp;</a></span>INSTR_CREATE_autia1716</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autia1716</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autia1716, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X16))</div>
</div><!-- fragment --><p>Creates an AUTIA1716 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIA1716
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6125bc3a7f2a943fe293333a38e83752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6125bc3a7f2a943fe293333a38e83752">&#9670;&nbsp;</a></span>INSTR_CREATE_autiasp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autiasp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autiasp, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates an AUTIASP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIASP
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0de0269f97a5ee3f676cc4feb9939a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de0269f97a5ee3f676cc4feb9939a75">&#9670;&nbsp;</a></span>INSTR_CREATE_autiaz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autiaz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autiaz, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30))</div>
</div><!-- fragment --><p>Creates an AUTIAZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIAZ
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af540cd28477c21e93933e6f37905e925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af540cd28477c21e93933e6f37905e925">&#9670;&nbsp;</a></span>INSTR_CREATE_autib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autib</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autib, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTIB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIB   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a94e7a4ad6713410056ff02d679b9abba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e7a4ad6713410056ff02d679b9abba">&#9670;&nbsp;</a></span>INSTR_CREATE_autib1716</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autib1716</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autib1716, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X16))</div>
</div><!-- fragment --><p>Creates an AUTIB1716 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIB1716
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a510986f2a047eff639826393aa7e335c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a510986f2a047eff639826393aa7e335c">&#9670;&nbsp;</a></span>INSTR_CREATE_autibsp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autibsp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_autibsp, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates an AUTIBSP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIBSP
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a55908c5e690aa3211ba01af6f6abd9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55908c5e690aa3211ba01af6f6abd9cc">&#9670;&nbsp;</a></span>INSTR_CREATE_autibz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autibz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autibz, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30))</div>
</div><!-- fragment --><p>Creates an AUTIBZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIBZ
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8191c906dfca56c1b8824228f8f461ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8191c906dfca56c1b8824228f8f461ef">&#9670;&nbsp;</a></span>INSTR_CREATE_autiza</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autiza</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autiza, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTIZA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIZA  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa5954f6e2fb3599b985b216c61be2292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5954f6e2fb3599b985b216c61be2292">&#9670;&nbsp;</a></span>INSTR_CREATE_autizb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_autizb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_autizb, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an AUTIZB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    AUTIZB  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5d40784ab31aefdd486a1dc6e9c9821d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d40784ab31aefdd486a1dc6e9c9821d">&#9670;&nbsp;</a></span>INSTR_CREATE_bcax</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bcax</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bcax, Rd, Rn, Rm, Ra, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BCAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BCAX    &lt;Bd&gt;.16B, &lt;Bn&gt;.16B, &lt;Bm&gt;.16B, &lt;Ba&gt;.16B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Ra</td><td>The fourth source vector register, Q (quadword, 128 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af6b7f02faffaa184ed07b0d03ca84d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b7f02faffaa184ed07b0d03ca84d94">&#9670;&nbsp;</a></span>INSTR_CREATE_bcax_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bcax_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zk&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bcax, Zdn, Zdn, Zm, Zk)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BCAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BCAX    &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zk</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acdaad3b14b4840395bfa1b095b5d901c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaad3b14b4840395bfa1b095b5d901c">&#9670;&nbsp;</a></span>INSTR_CREATE_bcond</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bcond</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pc&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>((dc), OP_bcond, (pc))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>disabled_until_i4106_is_fixed This macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a conditional branch instruction. The condition can be set using INSTR_PRED macro. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">pc</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand containing the program counter to jump to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa140c71d0ca66b56fb3f107828275a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa140c71d0ca66b56fb3f107828275a6e">&#9670;&nbsp;</a></span>INSTR_CREATE_bdep_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bdep_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bdep, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BDEP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BDEP    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a11c085c0f5cd1356fdabf5ddbc88c9c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11c085c0f5cd1356fdabf5ddbc88c9c3">&#9670;&nbsp;</a></span>INSTR_CREATE_bext_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bext_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bext, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BEXT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BEXT    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a564b47e517e1fd8dfe5b20027a511c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564b47e517e1fd8dfe5b20027a511c58">&#9670;&nbsp;</a></span>INSTR_CREATE_bfcvt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfcvt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_bfcvt, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFCVT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFCVT   &lt;Hd&gt;, &lt;Sn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, H (halfword, 16 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, S (singleword, 32 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4039f518b5e8c766ec3b20a659ddb628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4039f518b5e8c766ec3b20a659ddb628">&#9670;&nbsp;</a></span>INSTR_CREATE_bfcvt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfcvt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bfcvt, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFCVT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFCVT   &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4e27e5c7ba581d8c8c737465d040a9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e27e5c7ba581d8c8c737465d040a9b0">&#9670;&nbsp;</a></span>INSTR_CREATE_bfcvtn2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfcvtn2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bfcvtn2, Rd, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFCVTN2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFCVTN2 &lt;Vd&gt;.8H, &lt;Vn&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0ba410031066dfe2cc9e2d6514054ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba410031066dfe2cc9e2d6514054ba1">&#9670;&nbsp;</a></span>INSTR_CREATE_bfcvtn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfcvtn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bfcvtn, Rd, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFCVTN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFCVTN  &lt;Vd&gt;.4H, &lt;Vn&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination vector register, D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae00b4e798430542583a9667db6b37536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00b4e798430542583a9667db6b37536">&#9670;&nbsp;</a></span>INSTR_CREATE_bfcvtnt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfcvtnt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfcvtnt, Zd, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFCVTNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFCVTNT &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0c2a5fd4ab1150272af45e94961bca4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2a5fd4ab1150272af45e94961bca4e">&#9670;&nbsp;</a></span>INSTR_CREATE_bfdot_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfdot_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfdot, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFDOT   &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aed89cd7b01a7b5e578be7e1973e15f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed89cd7b01a7b5e578be7e1973e15f76">&#9670;&nbsp;</a></span>INSTR_CREATE_bfdot_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfdot_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfdot, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFDOT   &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a960297fc133458cf9bd3d741eaae1028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960297fc133458cf9bd3d741eaae1028">&#9670;&nbsp;</a></span>INSTR_CREATE_bfdot_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfdot_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfdot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFDOT   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Tb&gt;, &lt;Vm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab9532995f0a8cfa50b266d293dec38d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9532995f0a8cfa50b266d293dec38d9">&#9670;&nbsp;</a></span>INSTR_CREATE_bfdot_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfdot_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_bfdot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFDOT   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Tb&gt;, &lt;Vm&gt;.2H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm, in the range 0-3. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a883af85b13eb8f5d23892fa40c52ed01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883af85b13eb8f5d23892fa40c52ed01">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfmlalb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALB &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a02cf788787d81d0a8366a7268645b4d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02cf788787d81d0a8366a7268645b4d5">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalb_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalb_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalb, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALB &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa6af37d6eb31b841733c5ffe7aca099b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6af37d6eb31b841733c5ffe7aca099b">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalb_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalb_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalb, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALB &lt;Vd&gt;.4S, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac2e7a65ab3da5a50656e6f25cb285676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e7a65ab3da5a50656e6f25cb285676">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalb_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalb_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_bfmlalb, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALB &lt;Vd&gt;.4S, &lt;Vn&gt;.8H, &lt;Vm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm, in the range 0-7. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a98c7dd088a58e2b415e199691e06c5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c7dd088a58e2b415e199691e06c5a5">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfmlalt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALT &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a19adea0bf33517f94b460d10644af2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19adea0bf33517f94b460d10644af2b2">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalt_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalt_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalt, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALT &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="add79b4bd575b6b77d3618e348b42b2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add79b4bd575b6b77d3618e348b42b2a8">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalt_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalt_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmlalt, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALT &lt;Vd&gt;.4S, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae4629a396d91ae496ba3ce9d7462b5c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4629a396d91ae496ba3ce9d7462b5c6">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmlalt_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmlalt_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_bfmlalt, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMLALT &lt;Vd&gt;.4S, &lt;Vn&gt;.8H, &lt;Vm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm, in the range 0-7. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa8f3ac616badc12f25f01eb226010c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f3ac616badc12f25f01eb226010c01">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmmla_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmmla_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bfmmla, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMMLA  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5712c6024d9265a75a074ab3a6c98eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5712c6024d9265a75a074ab3a6c98eb7">&#9670;&nbsp;</a></span>INSTR_CREATE_bfmmla_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bfmmla_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_bfmmla, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BFMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BFMMLA  &lt;Vd&gt;.4S, &lt;Vn&gt;.8H, &lt;Vm&gt;.8H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afaa50ccea093a5586d0fba712482c33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaa50ccea093a5586d0fba712482c33f">&#9670;&nbsp;</a></span>INSTR_CREATE_bgrp_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bgrp_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bgrp, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BGRP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BGRP    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae45604d7cd589a455961046136e38495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45604d7cd589a455961046136e38495">&#9670;&nbsp;</a></span>INSTR_CREATE_bic_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bic_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BIC instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BIC     &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae3e764eab738d85cad3b31a0649bfb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e764eab738d85cad3b31a0649bfb96">&#9670;&nbsp;</a></span>INSTR_CREATE_bic_sve_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bic_sve_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a22b2f9b1cc54ee8394841082b8e77b01">OP_and</a>, Zdn, Zdn, <a class="el" href="dr__ir__opnd_8h.html#a09e43cc65b71e814a523b41a75449cbc">opnd_invert_immed_int</a>(imm))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BIC instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BIC     &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate logicalImm. The 13 bit immediate defining a 64, 32, 16 or 8 bit mask of 2, 4, 8, 16, 32 or 64 bit fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aadf85a0646ebcf551c2016eb63ca2128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf85a0646ebcf551c2016eb63ca2128">&#9670;&nbsp;</a></span>INSTR_CREATE_bic_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bic_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BIC instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BIC     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aaf7da95bdedb1722d7c8bed85388ad01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7da95bdedb1722d7c8bed85388ad01">&#9670;&nbsp;</a></span>INSTR_CREATE_bic_sve_pred_b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bic_sve_pred_b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BIC instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BIC     &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeef6599260ca309d460676563ac99bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef6599260ca309d460676563ac99bbe">&#9670;&nbsp;</a></span>INSTR_CREATE_bic_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bic_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eacdb72da951b08e53f7877c65f252671b">OP_bic</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BIC vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a68266048f24b3afd11c467260af1b33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68266048f24b3afd11c467260af1b33d">&#9670;&nbsp;</a></span>INSTR_CREATE_bics_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bics_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaa8bce99670a0e46ef348319d1fd56f66">OP_bics</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BICS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BICS    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2a86d18f9e1572468404ea257c2c7bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a86d18f9e1572468404ea257c2c7bc0">&#9670;&nbsp;</a></span>INSTR_CREATE_bif_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bif_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bif, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BIF vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2bfa5a1dac95e9f16c91ce0bc68fb966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfa5a1dac95e9f16c91ce0bc68fb966">&#9670;&nbsp;</a></span>INSTR_CREATE_bit_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bit_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bit, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BIT vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aebe9013d0ead44c795af661f0718de90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe9013d0ead44c795af661f0718de90">&#9670;&nbsp;</a></span>INSTR_CREATE_bl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bl</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pc&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea9ea16079542f99108dd901967de8b7d7">OP_bl</a>, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), (pc))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a BL (branch and link) instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">pc</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand containing the program counter to jump to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af1da841ba48c708153fde68c28db886a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1da841ba48c708153fde68c28db886a">&#9670;&nbsp;</a></span>INSTR_CREATE_blraa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_blraa</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_blraa, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BLRAA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BLRAA   &lt;Xn&gt;, &lt;Xm|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9b8d2ae6a5175eb8f3b406d81401622f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8d2ae6a5175eb8f3b406d81401622f">&#9670;&nbsp;</a></span>INSTR_CREATE_blraaz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_blraaz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_blraaz, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BLRAAZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BLRAAZ  &lt;Xn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad002b7f3f37115dd5a76ead57c387933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad002b7f3f37115dd5a76ead57c387933">&#9670;&nbsp;</a></span>INSTR_CREATE_blrab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_blrab</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_blrab, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BLRAB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BLRAB   &lt;Xn&gt;, &lt;Xm|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac9f7d710fe59e0011b778bac69c3674d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f7d710fe59e0011b778bac69c3674d">&#9670;&nbsp;</a></span>INSTR_CREATE_blrabz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_blrabz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_blrabz, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BLRABZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BLRABZ  &lt;Xn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a081f1ea100938655d865c49327c8fa72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081f1ea100938655d865c49327c8fa72">&#9670;&nbsp;</a></span>INSTR_CREATE_braa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_braa</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_braa, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRAA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRAA    &lt;Xn&gt;, &lt;Xm|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1f5b64af1b1cb858828ec1cda4a4b0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5b64af1b1cb858828ec1cda4a4b0a4">&#9670;&nbsp;</a></span>INSTR_CREATE_braaz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_braaz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_braaz, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRAAZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRAAZ   &lt;Xn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a254128a6a844e7ac1632554669f5bf82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254128a6a844e7ac1632554669f5bf82">&#9670;&nbsp;</a></span>INSTR_CREATE_brab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brab</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_brab, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRAB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRAB    &lt;Xn&gt;, &lt;Xm|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a353d17d79ff2b8006735abfbf3bc8782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353d17d79ff2b8006735abfbf3bc8782">&#9670;&nbsp;</a></span>INSTR_CREATE_brabz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brabz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_brabz, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRABZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRABZ   &lt;Xn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a67f66f70229c3b5ad700961ff43ce198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f66f70229c3b5ad700961ff43ce198">&#9670;&nbsp;</a></span>INSTR_CREATE_brka_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brka_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brka, Pd, Pg, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKA    &lt;Pd&gt;.B, &lt;Pg&gt;/&lt;ZM&gt;, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae427b5683f6675dee21f5f4dc044b32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae427b5683f6675dee21f5f4dc044b32f">&#9670;&nbsp;</a></span>INSTR_CREATE_brkas_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkas_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brkas, Pd, Pg, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKAS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKAS   &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad83c39239b1db16c8fd531e11161734a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83c39239b1db16c8fd531e11161734a">&#9670;&nbsp;</a></span>INSTR_CREATE_brkb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brkb, Pd, Pg, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKB    &lt;Pd&gt;.B, &lt;Pg&gt;/&lt;ZM&gt;, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a21c2fbbddffa7971c75f4564c5e29882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c2fbbddffa7971c75f4564c5e29882">&#9670;&nbsp;</a></span>INSTR_CREATE_brkbs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkbs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_brkbs, Pd, Pg, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKBS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKBS   &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9972b96ec21d8d472ffcbebebbdcbd92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9972b96ec21d8d472ffcbebebbdcbd92">&#9670;&nbsp;</a></span>INSTR_CREATE_brkn_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkn_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pdm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkn, Pdm, Pg, Pn, Pdm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKN    &lt;Pdm&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pdm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pdm</td><td>The second source and destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af653b591f2967a8b14e06f38f9ded755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af653b591f2967a8b14e06f38f9ded755">&#9670;&nbsp;</a></span>INSTR_CREATE_brkns_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkns_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pdm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkns, Pdm, Pg, Pn, Pdm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKNS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKNS   &lt;Pdm&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pdm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pdm</td><td>The second source and destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad160dac2de4c7635939b0b3ace750c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad160dac2de4c7635939b0b3ace750c45">&#9670;&nbsp;</a></span>INSTR_CREATE_brkpa_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkpa_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpa, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKPA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKPA   &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8b701538953457399fd6215f64839b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b701538953457399fd6215f64839b15">&#9670;&nbsp;</a></span>INSTR_CREATE_brkpas_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkpas_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpas, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKPAS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKPAS  &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5e7fcbd9b9caaa3749f459ab9f6c4a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7fcbd9b9caaa3749f459ab9f6c4a18">&#9670;&nbsp;</a></span>INSTR_CREATE_brkpb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkpb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpb, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKPB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKPB   &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4490b1b71da43f650f13811a7f1ac670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4490b1b71da43f650f13811a7f1ac670">&#9670;&nbsp;</a></span>INSTR_CREATE_brkpbs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_brkpbs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_brkpbs, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BRKPBS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BRKPBS  &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a937398a89e560542c15ed6a5192e5f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937398a89e560542c15ed6a5192e5f08">&#9670;&nbsp;</a></span>INSTR_CREATE_bsl1n_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bsl1n_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zk&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bsl1n, Zdn, Zdn, Zm, Zk)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BSL1N instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BSL1N   &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zk</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a167620423e1b1288f7dc9718ec57ac69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167620423e1b1288f7dc9718ec57ac69">&#9670;&nbsp;</a></span>INSTR_CREATE_bsl2n_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bsl2n_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zk&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bsl2n, Zdn, Zdn, Zm, Zk)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BSL2N instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BSL2N   &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zk</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acb5599d37cd1a5cbd4f84c92fd144da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb5599d37cd1a5cbd4f84c92fd144da3">&#9670;&nbsp;</a></span>INSTR_CREATE_bsl_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bsl_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zk&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_bsl, Zdn, Zdn, Zm, Zk)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BSL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    BSL     &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zk</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af080a01108b75547d5520368e8725ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af080a01108b75547d5520368e8725ffc">&#9670;&nbsp;</a></span>INSTR_CREATE_bsl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_bsl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_bsl, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a BSL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeb0da027eb770387717c5bc56ae06810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0da027eb770387717c5bc56ae06810">&#9670;&nbsp;</a></span>INSTR_CREATE_cadd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cadd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cadd, Zdn, Zdn, Zm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   CADD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, &lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rotation which must be 90 or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a62511e4bfc01ceca4feb51f731ff88f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62511e4bfc01ceca4feb51f731ff88f8">&#9670;&nbsp;</a></span>INSTR_CREATE_ccmn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ccmn</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Op, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nzcv, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">cond&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_ccmn, Rn, Op, nzcv), (cond)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CCMN (Conditional Compare Negative) instruction. Sets the NZCV flags to the result of a comparison of its two source values if the named input condition is true, or to an immediate value if the input condition is false. The comparison is based on a negated second source value (Op) if an immediate, inverted if a register. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">cond</td><td>The comparison condition specified by <a class="el" href="dr__ir__instr_8h.html#a855ff8e66c8493c78515f5e8f37ee914">dr_pred_type_t</a>, e.g. <a class="el" href="dr__ir__instr_8h.html#ac55eea34836068d8d66196c3f1556d71aa1a14900d3e16156d2869f22547524b0">DR_PRED_EQ</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The GPR source register. </td></tr>
    <tr><td class="paramname">Op</td><td>Either a 5-bit immediate (use <a class="el" href="dr__ir__opnd_8h.html#ad94bc6018660cfb0862171c3e9402f9c">opnd_create_immed_uint()</a> to create the operand, e.g. opnd_create_immed_uint(val, <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5fb8f68744bfa8947432fda10384e284">OPSZ_5b</a>)) or a GPR source register. </td></tr>
    <tr><td class="paramname">nzcv</td><td>The 4 bit NZCV flags value used if the input condition is false. (use <a class="el" href="dr__ir__opnd_8h.html#ad94bc6018660cfb0862171c3e9402f9c">opnd_create_immed_uint()</a> to create the operand, e.g. opnd_create_immed_uint(val, <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafa62d364db8465778ecd8253c2dbbd72">OPSZ_4b</a>)). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a33f544522e0bafe7f5bad042a3b53255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f544522e0bafe7f5bad042a3b53255">&#9670;&nbsp;</a></span>INSTR_CREATE_ccmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ccmp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Op, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nzcv, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">cond&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_ccmp, Rn, Op, nzcv), (cond)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CCMP (Conditional Compare) instruction. Sets the NZCV flags to the result of a comparison of its two source values if the named input condition is true, or to an immediate value if the input condition is false. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">cond</td><td>The comparison condition specified by <a class="el" href="dr__ir__instr_8h.html#a855ff8e66c8493c78515f5e8f37ee914">dr_pred_type_t</a>, e.g. <a class="el" href="dr__ir__instr_8h.html#ac55eea34836068d8d66196c3f1556d71aa1a14900d3e16156d2869f22547524b0">DR_PRED_EQ</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The GPR source register. </td></tr>
    <tr><td class="paramname">Op</td><td>Either a 5-bit immediate (use <a class="el" href="dr__ir__opnd_8h.html#ad94bc6018660cfb0862171c3e9402f9c">opnd_create_immed_uint()</a> to create the operand, e.g. opnd_create_immed_uint(val, <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da5fb8f68744bfa8947432fda10384e284">OPSZ_5b</a>)) or a GPR source register. </td></tr>
    <tr><td class="paramname">nzcv</td><td>The 4 bit NZCV flags value used if the input condition is false. (use <a class="el" href="dr__ir__opnd_8h.html#ad94bc6018660cfb0862171c3e9402f9c">opnd_create_immed_uint()</a> to create the operand, e.g. opnd_create_immed_uint(val, <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafa62d364db8465778ecd8253c2dbbd72">OPSZ_4b</a>)). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4e6ddd01ba91a75adf80fdb9214995a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6ddd01ba91a75adf80fdb9214995a5">&#9670;&nbsp;</a></span>INSTR_CREATE_cdot_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cdot_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_cdot, Zda, Zda, Zn, Zm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   CDOT    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;, &lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b or Z.h. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rotation which must be 0, 90, 180 or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8f946d30adf358e85c06726bfaaf9579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f946d30adf358e85c06726bfaaf9579">&#9670;&nbsp;</a></span>INSTR_CREATE_cfinv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cfinv</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_cfinv)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CFINV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CFINV
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a978d5d535015f9402a215c855efd5a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a978d5d535015f9402a215c855efd5a8e">&#9670;&nbsp;</a></span>INSTR_CREATE_clasta_sve_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_clasta_sve_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clasta, Rdn, Pg, Rdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLASTA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLASTA  &lt;R&gt;&lt;dn&gt;, &lt;Pg&gt;, &lt;R&gt;&lt;dn&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a87a30873bc93d52a5d2e5d9ca5e7c19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a30873bc93d52a5d2e5d9ca5e7c19c">&#9670;&nbsp;</a></span>INSTR_CREATE_clasta_sve_simd_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_clasta_sve_simd_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clasta, Vdn, Pg, Vdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLASTA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLASTA  &lt;V&gt;&lt;dn&gt;, &lt;Pg&gt;, &lt;V&gt;&lt;dn&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vdn</td><td>The first source and destination register. Can be D (doubleword, 64 bits), S (singleword, 32 bits), H (halfword, 16 bits) or B (byte, 8 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5964c2b5ef145325245a30999c738916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5964c2b5ef145325245a30999c738916">&#9670;&nbsp;</a></span>INSTR_CREATE_clasta_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_clasta_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clasta, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLASTA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLASTA  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a88e45a39b16e9d3282a6456729c7e698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e45a39b16e9d3282a6456729c7e698">&#9670;&nbsp;</a></span>INSTR_CREATE_clastb_sve_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_clastb_sve_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clastb, Rdn, Pg, Rdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLASTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLASTB  &lt;R&gt;&lt;dn&gt;, &lt;Pg&gt;, &lt;R&gt;&lt;dn&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a87268c644c1e99402cde7e24d598b919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87268c644c1e99402cde7e24d598b919">&#9670;&nbsp;</a></span>INSTR_CREATE_clastb_sve_simd_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_clastb_sve_simd_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clastb, Vdn, Pg, Vdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLASTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLASTB  &lt;V&gt;&lt;dn&gt;, &lt;Pg&gt;, &lt;V&gt;&lt;dn&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vdn</td><td>The first source and destination register. Can be D (doubleword, 64 bits), S (singleword, 32 bits), H (halfword, 16 bits) or B (byte, 8 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9207f9cff300c066c385524d766e3c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9207f9cff300c066c385524d766e3c55">&#9670;&nbsp;</a></span>INSTR_CREATE_clastb_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_clastb_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_clastb, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLASTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLASTB  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3f2a0c3342522547e424fd00fb355e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f2a0c3342522547e424fd00fb355e0d">&#9670;&nbsp;</a></span>INSTR_CREATE_cls_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cls_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cls, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLS     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aabba39a3e9d1d32e8b1e85ef6a1cbb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabba39a3e9d1d32e8b1e85ef6a1cbb6e">&#9670;&nbsp;</a></span>INSTR_CREATE_clz_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_clz_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2992c35b988e041a2c3402555ae0555e">OP_clz</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CLZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CLZ     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a38b8d9ebfd17ff7b9a7a5fef209ce7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b8d9ebfd17ff7b9a7a5fef209ce7e8">&#9670;&nbsp;</a></span>INSTR_CREATE_cmeq_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmeq_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmeq, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMEQ vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5252dc1e92cf2452180cfa99e3e3c0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5252dc1e92cf2452180cfa99e3e3c0e6">&#9670;&nbsp;</a></span>INSTR_CREATE_cmge_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmge_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmge, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMGE vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad0d340293b7bd6331d412d8c34061026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d340293b7bd6331d412d8c34061026">&#9670;&nbsp;</a></span>INSTR_CREATE_cmgt_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmgt_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmgt, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMGT vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aac24a9b19c4d6e19a11a0b040b573611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac24a9b19c4d6e19a11a0b040b573611">&#9670;&nbsp;</a></span>INSTR_CREATE_cmhi_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmhi_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmhi, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMHI vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aff0f7aba226622be731f871ccde1d085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff0f7aba226622be731f871ccde1d085">&#9670;&nbsp;</a></span>INSTR_CREATE_cmhs_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmhs_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmhs, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMHS vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4aeb87292f18e8f5702d22f34738e0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aeb87292f18e8f5702d22f34738e0a2">&#9670;&nbsp;</a></span>INSTR_CREATE_cmla_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmla_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_cmla, Zda, Zda, Zn, Zm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   CMLA    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, &lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rotation which must be 0, 90, 180 or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afd3362c00d61716d9ce4647032614796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3362c00d61716d9ce4647032614796">&#9670;&nbsp;</a></span>INSTR_CREATE_cmla_sve_idx_imm_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmla_sve_idx_imm_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_cmla, Zda, Zda, Zn, Zm, i1, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   CMLA    &lt;Zda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;imm&gt;], &lt;const&gt;
   CMLA    &lt;Zda&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;imm&gt;], &lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i1</td><td>The immediate index for Zm. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rotation which must be 0, 90, 180 or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a66e37b38d53b0de0bafa15ca3e3e3494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e37b38d53b0de0bafa15ca3e3e3494">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpeq_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpeq_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpeq, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPEQ   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
*    CMPEQ   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acea30881b45b7fd55b5821e463856f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea30881b45b7fd55b5821e463856f67">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpeq_sve_pred_simm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpeq_sve_pred_simm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpeq, Pd, Pg, Zn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPEQ   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a47ed3971a2aed5046ebcb1cab142ab08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ed3971a2aed5046ebcb1cab142ab08">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpge_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpge_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpge, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPGE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPGE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
*    CMPGE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a85685aa27c9d91f6da9656c7608a6625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85685aa27c9d91f6da9656c7608a6625">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpge_sve_pred_simm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpge_sve_pred_simm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpge, Pd, Pg, Zn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPGE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPGE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad2cdc83a3af5946d4e36ce6795f57634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2cdc83a3af5946d4e36ce6795f57634">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpgt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpgt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpgt, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPGT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
*    CMPGT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aed21884c76bb8bdf55a363aecf6dc705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed21884c76bb8bdf55a363aecf6dc705">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpgt_sve_pred_simm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpgt_sve_pred_simm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpgt, Pd, Pg, Zn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPGT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0280c5385a2492e0259055aa927d6b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0280c5385a2492e0259055aa927d6b20">&#9670;&nbsp;</a></span>INSTR_CREATE_cmphi_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmphi_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphi, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPHI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPHI   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
*    CMPHI   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad6ea842ff3c9abb39ecb950fe71ce032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ea842ff3c9abb39ecb950fe71ce032">&#9670;&nbsp;</a></span>INSTR_CREATE_cmphi_sve_pred_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmphi_sve_pred_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphi, Pd, Pg, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPHI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPHI   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afa11b73a6eb077c2273eb3fb968e0161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa11b73a6eb077c2273eb3fb968e0161">&#9670;&nbsp;</a></span>INSTR_CREATE_cmphs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmphs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphs, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPHS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPHS   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
*    CMPHS   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afdc50c6c7eb2cedfd6caf258a9bc2338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc50c6c7eb2cedfd6caf258a9bc2338">&#9670;&nbsp;</a></span>INSTR_CREATE_cmphs_sve_pred_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmphs_sve_pred_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmphs, Pd, Pg, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPHS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPHS   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa951471c9c350d89c0fc177fd4aaf5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa951471c9c350d89c0fc177fd4aaf5ee">&#9670;&nbsp;</a></span>INSTR_CREATE_cmple_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmple_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmple, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a75936bd9300aedee55dcda13fab3d771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75936bd9300aedee55dcda13fab3d771">&#9670;&nbsp;</a></span>INSTR_CREATE_cmple_sve_pred_simm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmple_sve_pred_simm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmple, Pd, Pg, Zn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aabbbe4e45444c55c92adb164b9ad90f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbbe4e45444c55c92adb164b9ad90f0">&#9670;&nbsp;</a></span>INSTR_CREATE_cmplo_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmplo_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplo, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLO instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLO   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1d6c3df610898447cef15161da36873d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6c3df610898447cef15161da36873d">&#9670;&nbsp;</a></span>INSTR_CREATE_cmplo_sve_pred_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmplo_sve_pred_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplo, Pd, Pg, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLO instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLO   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a42be262e013ace4bd03dd33e7de74c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42be262e013ace4bd03dd33e7de74c8b">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpls_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpls_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpls, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLS   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afc89266ab0901462d07ffa38c1682ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc89266ab0901462d07ffa38c1682ff0">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpls_sve_pred_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpls_sve_pred_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpls, Pd, Pg, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLS   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2c39f1937beef547b2b4cea2e864ddea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c39f1937beef547b2b4cea2e864ddea">&#9670;&nbsp;</a></span>INSTR_CREATE_cmplt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmplt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplt, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1c93e4163d2149c33278d1de81896901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c93e4163d2149c33278d1de81896901">&#9670;&nbsp;</a></span>INSTR_CREATE_cmplt_sve_pred_simm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmplt_sve_pred_simm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmplt, Pd, Pg, Zn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPLT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aff0641b82a25259b405cca3606a2fcf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff0641b82a25259b405cca3606a2fcf0">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpne_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpne_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpne, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPNE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPNE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
*    CMPNE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afbf9132c76ca8548e419051120993b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbf9132c76ca8548e419051120993b5b">&#9670;&nbsp;</a></span>INSTR_CREATE_cmpne_sve_pred_simm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmpne_sve_pred_simm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmpne, Pd, Pg, Zn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMPNE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CMPNE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a03476d69e68f4ad38980328b079f32f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03476d69e68f4ad38980328b079f32f4">&#9670;&nbsp;</a></span>INSTR_CREATE_cmtst_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cmtst_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cmtst, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CMTST vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab53bf445b5a92e00b82945b826bbc2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53bf445b5a92e00b82945b826bbc2bd">&#9670;&nbsp;</a></span>INSTR_CREATE_cnot_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cnot_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cnot, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNOT    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a90f2082e9466009644f90bc3f80a6fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f2082e9466009644f90bc3f80a6fe4">&#9670;&nbsp;</a></span>INSTR_CREATE_cnt_sve_pred <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cnt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cnt, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNT     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a90f2082e9466009644f90bc3f80a6fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f2082e9466009644f90bc3f80a6fe4">&#9670;&nbsp;</a></span>INSTR_CREATE_cnt_sve_pred <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cnt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cnt, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNT     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7067f8b65aa4f075ba5cbcd9e36f0e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7067f8b65aa4f075ba5cbcd9e36f0e5a">&#9670;&nbsp;</a></span>INSTR_CREATE_cntb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cntb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cntb, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNTB    &lt;Xd&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7b0447e48f862f9d65e3facfd749e21d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0447e48f862f9d65e3facfd749e21d">&#9670;&nbsp;</a></span>INSTR_CREATE_cntd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cntd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cntd, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNTD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNTD    &lt;Xd&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3ba58e1a7c68363d150fa13355193f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba58e1a7c68363d150fa13355193f1d">&#9670;&nbsp;</a></span>INSTR_CREATE_cnth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cnth</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cnth, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNTH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNTH    &lt;Xd&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afbc0a6941491a78da310ef8785643aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc0a6941491a78da310ef8785643aee">&#9670;&nbsp;</a></span>INSTR_CREATE_cntp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cntp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_cntp, Rd, Pg, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNTP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNTP    &lt;Xd&gt;, &lt;Pg&gt;, &lt;Pn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2d01f597455189a0c328e01bc30a85b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d01f597455189a0c328e01bc30a85b0">&#9670;&nbsp;</a></span>INSTR_CREATE_cntw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cntw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_cntw, Rd, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CNTW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CNTW    &lt;Xd&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a316fe4d846287d5014ed18f19ec7bda4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316fe4d846287d5014ed18f19ec7bda4">&#9670;&nbsp;</a></span>INSTR_CREATE_compact_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_compact_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_compact, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a COMPACT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    COMPACT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acda84a15f7bc4fa223b3d0db2aaaed19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda84a15f7bc4fa223b3d0db2aaaed19">&#9670;&nbsp;</a></span>INSTR_CREATE_cpy_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cpy_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_or_Vn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#ac66ed756685baa72f1882773dce5e297">OP_cpy</a>, Zd, Pg, Rn_or_Vn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CPY instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CPY     &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;R&gt;&lt;n|SP&gt;
*    CPY     &lt;Zd&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;V&gt;&lt;n&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Rn_or_Vn</td><td>The source register. Can be a general purpose register W (Word, 32 bits) or X (Extended, 64 bits), or a vector register B (Byte, 8 bits), H (Halfword, 16 bits), S (Singleword, 32 bits), or D (Doubleword, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab2a6be50b7bccd2b15b4b1f907f57be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a6be50b7bccd2b15b4b1f907f57be5">&#9670;&nbsp;</a></span>INSTR_CREATE_cpy_sve_shift_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_cpy_sve_shift_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#ac66ed756685baa72f1882773dce5e297">OP_cpy</a>, Zd, Pg, simm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CPY instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CPY     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, #&lt;simm&gt;, &lt;shift&gt;
*    CPY     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, #&lt;simm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for simm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a176db1ec752f7ee3ca7939dd60b689fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176db1ec752f7ee3ca7939dd60b689fd">&#9670;&nbsp;</a></span>INSTR_CREATE_ctermeq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ctermeq</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_ctermeq, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CTERMEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CTERMEQ &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be X (Extended, 64 bits) or W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be X (Extended, 64 bits) or W (Word, 32 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0df36afdd2b5017e48e4d9ca47d38f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0df36afdd2b5017e48e4d9ca47d38f57">&#9670;&nbsp;</a></span>INSTR_CREATE_ctermne</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ctermne</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_ctermne, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a CTERMNE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    CTERMNE &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be X (Extended, 64 bits) or W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be X (Extended, 64 bits) or W (Word, 32 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af4388ea4e70337ba5e062d13b58e1064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4388ea4e70337ba5e062d13b58e1064">&#9670;&nbsp;</a></span>INSTR_CREATE_dc_cvadp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dc_cvadp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(           \</div>
<div class="line">        dc, OP_dc_cvadp,              \</div>
<div class="line">        <a class="code" href="dr__ir__opnd_8h.html#a13cf175bc987a24b37fbbb294fe681e0">opnd_create_base_disp</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rn), <a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600a3b7e285b0a732b7da09c0f65a66f7882">DR_REG_NULL</a>, 0, 0, <a class="code" href="dr__ir__opnd_8h.html#a0d7061649ceb8fa7af5b7aceeb8465ef">OPSZ_sys</a>))</div>
</div><!-- fragment --><p>Creates a DC CVADP instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The input register containing the virtual address to use. No alignment restrictions apply to this VA. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa5d92e16b7d45d0cbfab667c714f4368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d92e16b7d45d0cbfab667c714f4368">&#9670;&nbsp;</a></span>INSTR_CREATE_dc_cvap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dc_cvap</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(          \</div>
<div class="line">        dc, OP_dc_cvap,              \</div>
<div class="line">        <a class="code" href="dr__ir__opnd_8h.html#a13cf175bc987a24b37fbbb294fe681e0">opnd_create_base_disp</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rn), <a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600a3b7e285b0a732b7da09c0f65a66f7882">DR_REG_NULL</a>, 0, 0, <a class="code" href="dr__ir__opnd_8h.html#a0d7061649ceb8fa7af5b7aceeb8465ef">OPSZ_sys</a>))</div>
</div><!-- fragment --><p>Creates a DC CVAP instruction.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The input register containing the virtual address to use. No alignment restrictions apply to this VA. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af53f04fd838f179590f594e736fc526c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53f04fd838f179590f594e736fc526c">&#9670;&nbsp;</a></span>INSTR_CREATE_dc_gva</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dc_gva</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a49e73cb4bc542e1b20aae716a3437fbe">instr_create_1dst_0src</a>(         \</div>
<div class="line">        dc, OP_dc_gva,              \</div>
<div class="line">        <a class="code" href="dr__ir__opnd_8h.html#a13cf175bc987a24b37fbbb294fe681e0">opnd_create_base_disp</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rn), <a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600a3b7e285b0a732b7da09c0f65a66f7882">DR_REG_NULL</a>, 0, 0, <a class="code" href="dr__ir__opnd_8h.html#a0d7061649ceb8fa7af5b7aceeb8465ef">OPSZ_sys</a>))</div>
</div><!-- fragment --><p>Creates a DC GVA instruction.</p>
<p>Writes allocation tags of a naturally aligned block of N bytes, where N is identified in DCZID_EL0 system register. This macro is used to encode the forms: </p><pre class="fragment">   DC      GVA, &lt;Xt&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The input register containing the virtual address to use. There is no alignment restriction on the address within the block of N bytes that is used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ade66f661fb954aaa172be3fd3387c538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade66f661fb954aaa172be3fd3387c538">&#9670;&nbsp;</a></span>INSTR_CREATE_dc_gzva</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dc_gzva</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a49e73cb4bc542e1b20aae716a3437fbe">instr_create_1dst_0src</a>(          \</div>
<div class="line">        dc, OP_dc_gzva,              \</div>
<div class="line">        <a class="code" href="dr__ir__opnd_8h.html#a13cf175bc987a24b37fbbb294fe681e0">opnd_create_base_disp</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rn), <a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600a3b7e285b0a732b7da09c0f65a66f7882">DR_REG_NULL</a>, 0, 0, <a class="code" href="dr__ir__opnd_8h.html#a0d7061649ceb8fa7af5b7aceeb8465ef">OPSZ_sys</a>))</div>
</div><!-- fragment --><p>Creates a DC GZVA instruction.</p>
<p>Writes zeros and allocation tags of a naturally aligned block of N bytes, where N is identified in DCZID_EL0 system register. This macro is used to encode the forms: </p><pre class="fragment">   DC      GZVA, &lt;Xt&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The input register containing the virtual address to use. There is no alignment restriction on the address within the block of N bytes that is used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5728174a291e62ebb5da2b7af11097da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5728174a291e62ebb5da2b7af11097da">&#9670;&nbsp;</a></span>INSTR_CREATE_decb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_decb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECB    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The GPR register to be decremented, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad7bac7f1c1054c5e163e68d45412735c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bac7f1c1054c5e163e68d45412735c">&#9670;&nbsp;</a></span>INSTR_CREATE_decd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_decd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECD    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The GPR register to be decremented, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a499a1adaaab86b0b3c7d94f3ceb7b986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499a1adaaab86b0b3c7d94f3ceb7b986">&#9670;&nbsp;</a></span>INSTR_CREATE_decd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_decd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECD    &lt;Zdn&gt;.D{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The vector register to be decremented, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad8e82073318949b0bdd23d5005023157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e82073318949b0bdd23d5005023157">&#9670;&nbsp;</a></span>INSTR_CREATE_dech</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dech</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_dech, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECH    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The GPR register to be decremented, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad24ea700a38e2090cd20bcd22a8a8ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24ea700a38e2090cd20bcd22a8a8ed6">&#9670;&nbsp;</a></span>INSTR_CREATE_dech_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dech_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_dech, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECH    &lt;Zdn&gt;.H{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The vector register to be decremented, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a80020a45e1ed8d4521cea98f1f015323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80020a45e1ed8d4521cea98f1f015323">&#9670;&nbsp;</a></span>INSTR_CREATE_decp_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_decp_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_decp, Rdn, Rdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECP    &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The GPR register to be decremented, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a216fea125c28b1beb0270645ae897132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216fea125c28b1beb0270645ae897132">&#9670;&nbsp;</a></span>INSTR_CREATE_decp_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_decp_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_decp, Zdn, Zdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECP    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The vector register to be decremented, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a86b27d17ed3a905e8e3ae9bb82f2ba67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b27d17ed3a905e8e3ae9bb82f2ba67">&#9670;&nbsp;</a></span>INSTR_CREATE_decw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_decw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECW    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The GPR register to be decremented, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac7a241c27d3876df2bc20224a559fb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a241c27d3876df2bc20224a559fb9e">&#9670;&nbsp;</a></span>INSTR_CREATE_decw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_decw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_decw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DECW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DECW    &lt;Zdn&gt;.S{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The vector register to be decremented, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aefc953ca8438d3996b07f853b77f772e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc953ca8438d3996b07f853b77f772e">&#9670;&nbsp;</a></span>INSTR_CREATE_dup_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dup_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_dup, Zd, Zn, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DUP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DUP     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>Immediate index of source vector. The operand size must match the encoded field size, which depends on the element size of Zd and Zn; OPSZ_6b for byte, OPSZ_5b for halfword, OPSZ_4b for singleword, OPSZ_3b for doubleword, and OPSZ_2b for quadword. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5b840340ae938307581afac542cbbe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b840340ae938307581afac542cbbe32">&#9670;&nbsp;</a></span>INSTR_CREATE_dup_sve_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dup_sve_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_dup, Zd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DUP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DUP     &lt;Zd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Rn</td><td>The source vector register. Can be X (Extended, 64 bits) or W (Word, 32 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5a5565441c474ee8a9bb3ec3a52f46e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5565441c474ee8a9bb3ec3a52f46e4">&#9670;&nbsp;</a></span>INSTR_CREATE_dup_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dup_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_dup, Zd, simm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DUP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DUP     &lt;Zd&gt;.&lt;Ts&gt;, #&lt;simm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm. </td></tr>
    <tr><td class="paramname">shift</td><td>Left shift to apply to the immediate, defaulting to LSL #0. Can be 0 or 8 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae4c5dbf3d2e158c45841e020cd451608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c5dbf3d2e158c45841e020cd451608">&#9670;&nbsp;</a></span>INSTR_CREATE_dupm_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_dupm_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_dupm, Zd, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a DUPM instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    DUPM    &lt;Zd&gt;.&lt;Ts&gt;, #&lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate logicalImm. The 13 bit immediate defining a 64, 32, 16 or 8 bit mask of 2, 4, 8, 16, 32 or 64 bit fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac3631db1e7b3f8b25d1f4c806dbe1302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3631db1e7b3f8b25d1f4c806dbe1302">&#9670;&nbsp;</a></span>INSTR_CREATE_eon_sve_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eon_sve_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zdn, Zdn, <a class="el" href="dr__ir__opnd_8h.html#a09e43cc65b71e814a523b41a75449cbc">opnd_invert_immed_int</a>(imm))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EON instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EON     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate logicalImm. The 13 bit immediate defining a 64, 32, 16 or 8 bit mask of 2, 4, 8, 16, 32 or 64 bit fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2559f746a2715c76321cdf7c1a323e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2559f746a2715c76321cdf7c1a323e25">&#9670;&nbsp;</a></span>INSTR_CREATE_eor3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eor3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_eor3, Rd, Rn, Rm, Ra, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a EOR3 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EOR3    &lt;Bd&gt;.16B, &lt;Bn&gt;.16B, &lt;Bm&gt;.16B, &lt;Ba&gt;.16B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Ra</td><td>The fourth source vector register, Q (quadword, 128 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a70eaca99b493c8ea363781a4e809e39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70eaca99b493c8ea363781a4e809e39f">&#9670;&nbsp;</a></span>INSTR_CREATE_eor3_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eor3_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zk&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_eor3, Zdn, Zdn, Zm, Zk)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EOR3 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EOR3    &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zk</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8b5ba4e679204e9850c9278b95667c4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b5ba4e679204e9850c9278b95667c4c">&#9670;&nbsp;</a></span>INSTR_CREATE_eor_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eor_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EOR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EOR     &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0a32d07ca2c81f560118dac6784e5e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a32d07ca2c81f560118dac6784e5e0a">&#9670;&nbsp;</a></span>INSTR_CREATE_eor_sve_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eor_sve_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zdn, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EOR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EOR     &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate logicalImm. The 13 bit immediate defining a 64, 32, 16 or 8 bit mask of 2, 4, 8, 16, 32 or 64 bit fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a954c30a5ec27d898752b81fcf01b2ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954c30a5ec27d898752b81fcf01b2ee3">&#9670;&nbsp;</a></span>INSTR_CREATE_eor_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eor_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EOR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EOR     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3a5fa20afd157e3a42b1d54f6f9eff17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5fa20afd157e3a42b1d54f6f9eff17">&#9670;&nbsp;</a></span>INSTR_CREATE_eor_sve_pred_b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eor_sve_pred_b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EOR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EOR     &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a63cd777a855e1d4f178209aae0e88f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63cd777a855e1d4f178209aae0e88f67">&#9670;&nbsp;</a></span>INSTR_CREATE_eor_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eor_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea2d4b62f28d1356c285b0b9f817827631">OP_eor</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a EOR vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8fcf6b7937278519f96bd37113660316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcf6b7937278519f96bd37113660316">&#9670;&nbsp;</a></span>INSTR_CREATE_eorbt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eorbt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_eorbt, Zd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EORBT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EORBT   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af4a333109e49ee10c12fa3a20ba6414d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a333109e49ee10c12fa3a20ba6414d">&#9670;&nbsp;</a></span>INSTR_CREATE_eors_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eors_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaf4f43a5e5642d16bd44d5792b197aafc">OP_eors</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EORS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EORS    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a03f6429c57cfcdf4988433abb06da9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f6429c57cfcdf4988433abb06da9b4">&#9670;&nbsp;</a></span>INSTR_CREATE_eortb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eortb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_eortb, Zd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EORTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EORTB   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7441ca5aeb4bd0630c1f69895ab6bc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7441ca5aeb4bd0630c1f69895ab6bc98">&#9670;&nbsp;</a></span>INSTR_CREATE_eorv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eorv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_eorv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EORV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EORV    &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits), B (byte, 8 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab16eb6cc2804e528628a3bba398f05d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16eb6cc2804e528628a3bba398f05d1">&#9670;&nbsp;</a></span>INSTR_CREATE_eretaa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eretaa</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_eretaa, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates an ERETAA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ERETAA
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae5fbc04167cee081bbf89de0f687dc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5fbc04167cee081bbf89de0f687dc6e">&#9670;&nbsp;</a></span>INSTR_CREATE_eretab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_eretab</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_eretab, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates an ERETAB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ERETAB
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1667ee46b0f1dc66bafb003851d3596b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1667ee46b0f1dc66bafb003851d3596b">&#9670;&nbsp;</a></span>INSTR_CREATE_esb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_esb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_esb)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ESB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ESB
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9a331b8444f6e56adab6acec9ece14ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a331b8444f6e56adab6acec9ece14ca">&#9670;&nbsp;</a></span>INSTR_CREATE_ext_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ext_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ext, Zdn, Zdn, Zm, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an EXT instruction (destructive).</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    EXT     &lt;Zdn&gt;.B, &lt;Zdn&gt;.B, &lt;Zm&gt;.B, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2b4e06651720983984dc80c1fb5a7e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b4e06651720983984dc80c1fb5a7e1c">&#9670;&nbsp;</a></span>INSTR_CREATE_fabd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fabd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fabd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FABD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FABD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0a4c1996b35741e76dddd7b88e4a7f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4c1996b35741e76dddd7b88e4a7f26">&#9670;&nbsp;</a></span>INSTR_CREATE_fabd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fabd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fabd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FABD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6d53ec4da62f0398caedec60f0a23259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d53ec4da62f0398caedec60f0a23259">&#9670;&nbsp;</a></span>INSTR_CREATE_fabs_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fabs_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635aabde7dc0eaa966f2e3883ce0e5b9ddab">OP_fabs</a>, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FABS floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac20dfd26b77feed0eee6ced5bd564ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20dfd26b77feed0eee6ced5bd564ac6">&#9670;&nbsp;</a></span>INSTR_CREATE_fabs_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fabs_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635aabde7dc0eaa966f2e3883ce0e5b9ddab">OP_fabs</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FABS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FABS    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1511cd9a2e5d0cf7f7781a9312265c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1511cd9a2e5d0cf7f7781a9312265c4a">&#9670;&nbsp;</a></span>INSTR_CREATE_facge</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_facge</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_facge, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FACGE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FACGE   &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;
*    FACGE   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad994f85ecb6a4be449c33cb912a35131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad994f85ecb6a4be449c33cb912a35131">&#9670;&nbsp;</a></span>INSTR_CREATE_facge_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_facge_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facge, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FACGE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FACGE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7488fc732bf38ab39363bb7717583f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7488fc732bf38ab39363bb7717583f13">&#9670;&nbsp;</a></span>INSTR_CREATE_facge_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_facge_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facge, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FACGE vector instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FACGE   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FACGE   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a85250d1957d27f0677d080e7544e3497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85250d1957d27f0677d080e7544e3497">&#9670;&nbsp;</a></span>INSTR_CREATE_facgt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_facgt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_facgt, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FACGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FACGT   &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;
*    FACGT   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac91c097955504b641c6d99234161fe30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91c097955504b641c6d99234161fe30">&#9670;&nbsp;</a></span>INSTR_CREATE_facgt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_facgt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facgt, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FACGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FACGT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa360426f624c3dd6a87ca6db38c2a748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa360426f624c3dd6a87ca6db38c2a748">&#9670;&nbsp;</a></span>INSTR_CREATE_facgt_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_facgt_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_facgt, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FACGT vector instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FACGT   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FACGT   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5176fb190588b27c36fa51ec683feb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5176fb190588b27c36fa51ec683feb8b">&#9670;&nbsp;</a></span>INSTR_CREATE_fadd_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fadd_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADD floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a267bff5c2f7f5a8b5ad8953b800e3c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267bff5c2f7f5a8b5ad8953b800e3c58">&#9670;&nbsp;</a></span>INSTR_CREATE_fadd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fadd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FADD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.5 or 1.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae530288afc5d16228b6e024505caf00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae530288afc5d16228b6e024505caf00c">&#9670;&nbsp;</a></span>INSTR_CREATE_fadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FADD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8d7b1d504c8507d8e5f22b1082111152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7b1d504c8507d8e5f22b1082111152">&#9670;&nbsp;</a></span>INSTR_CREATE_fadd_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fadd_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FADD    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa838ec9e7af5cd961cc61939c00457a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa838ec9e7af5cd961cc61939c00457a7">&#9670;&nbsp;</a></span>INSTR_CREATE_fadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a88374954d6a80a49eb20c762d6374bb4">OP_fadd</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8d92e3a14ee4ab3c1171a2c84c914185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d92e3a14ee4ab3c1171a2c84c914185">&#9670;&nbsp;</a></span>INSTR_CREATE_fadda_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fadda_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fadda, Vdn, Pg, Vdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADDA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FADDA   &lt;V&gt;&lt;dn&gt;, &lt;Pg&gt;, &lt;V&gt;&lt;dn&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vdn</td><td>The first source and destination register. Can be S (singleword, 32 bits), H (halfword, 16 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a57a126c82dd754cbea96f83adf1ab90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a126c82dd754cbea96f83adf1ab90f">&#9670;&nbsp;</a></span>INSTR_CREATE_faddp_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_faddp_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635af658f8773a62c9f35bcd2c4f3ad7a48c">OP_faddp</a>, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADDP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FADDP   &lt;Hd&gt;, &lt;Hn&gt;.2H
*    FADDP   &lt;V&gt;&lt;d&gt;, &lt;Sn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0becb48b31a6df837e1a66fbda7fa7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0becb48b31a6df837e1a66fbda7fa7d5">&#9670;&nbsp;</a></span>INSTR_CREATE_faddp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_faddp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635af658f8773a62c9f35bcd2c4f3ad7a48c">OP_faddp</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADDP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FADDP   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad5d1d083e93ead2d81f117fa4426f079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d1d083e93ead2d81f117fa4426f079">&#9670;&nbsp;</a></span>INSTR_CREATE_faddp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_faddp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635af658f8773a62c9f35bcd2c4f3ad7a48c">OP_faddp</a>, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADDP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FADDP   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FADDP   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6f5c4cba7e7effb2e9601cdaf0d64bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5c4cba7e7effb2e9601cdaf0d64bf5">&#9670;&nbsp;</a></span>INSTR_CREATE_faddv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_faddv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_faddv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FADDV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FADDV   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be S (singleword, 32 bits), H (halfword, 16 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0e701b9168cf8fdab72a2046fb58e42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e701b9168cf8fdab72a2046fb58e42b">&#9670;&nbsp;</a></span>INSTR_CREATE_fcadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fcadd, Zdn, Pg, Zdn, Zm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCADD   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, &lt;rot&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rot, must be 90 or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2cf935c9daf7aac182b1ccf6c50e4571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf935c9daf7aac182b1ccf6c50e4571">&#9670;&nbsp;</a></span>INSTR_CREATE_fcadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcadd, Rd, Rd, Rn, Rm, rot, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCADD   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;, #&lt;rot&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rot, must be 90 or 270. </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afeb8da4e590ad012f591a8d3f91ddbfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb8da4e590ad012f591a8d3f91ddbfd">&#9670;&nbsp;</a></span>INSTR_CREATE_fccmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fccmp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nzcv, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">condition_code&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_fccmp, Rn, Rm, nzcv), (condition_code))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCCMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCCMP   &lt;Dn&gt;, &lt;Dm&gt;, #&lt;imm&gt;, &lt;cond&gt;
*    FCCMP   &lt;Hn&gt;, &lt;Hm&gt;, #&lt;imm&gt;, &lt;cond&gt;
*    FCCMP   &lt;Sn&gt;, &lt;Sm&gt;, #&lt;imm&gt;, &lt;cond&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">nzcv</td><td>The 4 bit NZCV flags value used if the input condition is false. (use <a class="el" href="dr__ir__opnd_8h.html#ad94bc6018660cfb0862171c3e9402f9c">opnd_create_immed_uint()</a> to create the operand, e.g. opnd_create_immed_uint(val, <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafa62d364db8465778ecd8253c2dbbd72">OPSZ_4b</a>)). </td></tr>
    <tr><td class="paramname">condition_code</td><td>The comparison condition specified by <a class="el" href="dr__ir__instr_8h.html#a855ff8e66c8493c78515f5e8f37ee914">dr_pred_type_t</a>, e.g. <a class="el" href="dr__ir__instr_8h.html#ac55eea34836068d8d66196c3f1556d71aa1a14900d3e16156d2869f22547524b0">DR_PRED_EQ</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab27a3fbf4f24a093af80e37c3f42ff74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27a3fbf4f24a093af80e37c3f42ff74">&#9670;&nbsp;</a></span>INSTR_CREATE_fccmpe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fccmpe</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">nzcv, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">condition_code&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_fccmpe, Rn, Rm, nzcv), (condition_code))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCCMPE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCCMPE   &lt;Dn&gt;, &lt;Dm&gt;, #&lt;imm&gt;, &lt;cond&gt;
*    FCCMPE   &lt;Hn&gt;, &lt;Hm&gt;, #&lt;imm&gt;, &lt;cond&gt;
*    FCCMPE   &lt;Sn&gt;, &lt;Sm&gt;, #&lt;imm&gt;, &lt;cond&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">nzcv</td><td>The 4 bit NZCV flags value used if the input condition is false. (use <a class="el" href="dr__ir__opnd_8h.html#ad94bc6018660cfb0862171c3e9402f9c">opnd_create_immed_uint()</a> to create the operand, e.g. opnd_create_immed_uint(val, <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2dafa62d364db8465778ecd8253c2dbbd72">OPSZ_4b</a>)). </td></tr>
    <tr><td class="paramname">condition_code</td><td>The comparison condition specified by <a class="el" href="dr__ir__instr_8h.html#a855ff8e66c8493c78515f5e8f37ee914">dr_pred_type_t</a>, e.g. <a class="el" href="dr__ir__instr_8h.html#ac55eea34836068d8d66196c3f1556d71aa1a14900d3e16156d2869f22547524b0">DR_PRED_EQ</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af60be6f4e298dac076f4920652a3d34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60be6f4e298dac076f4920652a3d34f">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmeq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmeq</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmeq, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMEQ   &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;
*    FCMEQ   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4085e5c6d26be3dfcea633b985587f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4085e5c6d26be3dfcea633b985587f5b">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmeq_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmeq_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMEQ   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acee27ec2a6ef39f653b39a795ddce0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee27ec2a6ef39f653b39a795ddce0eb">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmeq_sve_zero_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmeq_sve_zero_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMEQ   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abf6101e0dd65e46ca69ad26fdab3d3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6101e0dd65e46ca69ad26fdab3d3ea">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmeq_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmeq_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMEQ   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FCMEQ   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a22042adc522ca228bc43ca54a4626a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22042adc522ca228bc43ca54a4626a14">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmeq_vector_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmeq_vector_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmeq, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0), Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMEQ   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, #0
*    FCMEQ   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad20cf8db6c4af9d3d172408f72f78759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20cf8db6c4af9d3d172408f72f78759">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmeq_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmeq_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmeq, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMEQ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMEQ   &lt;Hd&gt;, &lt;Hn&gt;, #0
*    FCMEQ   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aead7b5f8c98992eb63f4555753a8729b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aead7b5f8c98992eb63f4555753a8729b">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmge_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmge_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmge, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5349fb39e9533d6a86ef1bc8238a497b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5349fb39e9533d6a86ef1bc8238a497b">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmge_sve_zero_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmge_sve_zero_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmge, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afa8bdb77163204c73356b0b78d533764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8bdb77163204c73356b0b78d533764">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmge_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmge_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmge, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGE vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a31370436b92b58886eaab6b6c3b91694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31370436b92b58886eaab6b6c3b91694">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmgt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmgt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmgt, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGT   &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;
*    FCMGT   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad881930fe5762c8b59b6230b5d33fe4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad881930fe5762c8b59b6230b5d33fe4d">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmgt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmgt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abb8def7a831c3215ff0c052b9d71a269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb8def7a831c3215ff0c052b9d71a269">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmgt_sve_zero_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmgt_sve_zero_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aec295fdbb8325aed5573aaf1e5af138c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec295fdbb8325aed5573aaf1e5af138c">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmgt_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmgt_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGT   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FCMGT   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9e443e920377bbfa865ab06d880bcbce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e443e920377bbfa865ab06d880bcbce">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmgt_vector_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmgt_vector_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmgt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0), Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGT   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, #0
*    FCMGT   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae7a81ee0a6b07b667dfa1cb448f9f504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a81ee0a6b07b667dfa1cb448f9f504">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmgt_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmgt_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmgt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMGT   &lt;Hd&gt;, &lt;Hn&gt;, #0
*    FCMGT   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6e87a0bc52beafaa7fc8e453dd9de5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e87a0bc52beafaa7fc8e453dd9de5eb">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmla_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmla_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcmla, Zda, Zda, Zn, Zm, imm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLA   &lt;Zda&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;imm&gt;], &lt;rot&gt;
*    FCMLA   &lt;Zda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;imm&gt;], &lt;rot&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm representing index of a Real and Imaginary pair </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rot, must be 0, 90, 180, or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a917a9778a0e5f9c889a8f27e58e13787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a917a9778a0e5f9c889a8f27e58e13787">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmla_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmla_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcmla, Zda, Zda, Pg, Zn, Zm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLA   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, &lt;rot&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rot, must be 0, 90, 180, or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a65a90b2323b776e84a545bdebe54e1ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a90b2323b776e84a545bdebe54e1ee">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmla_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmla_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fcmla, Rd, Rd, Rn, Rm, rot, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLA   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Ts&gt;, #&lt;rot&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rot, must be 0, 90, 180, or 270. </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5c0f5e7b5002115493b8ded812b2e4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0f5e7b5002115493b8ded812b2e4b8">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmla_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmla_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a0f959753ac522488db7436168624ed5b">instr_create_1dst_6src</a>(dc, OP_fcmla, Rd, Rd, Rn, Rm, index, rot, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLA   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Ts&gt;, &lt;Vm&gt;.&lt;Tb&gt;[&lt;index&gt;], #&lt;rot&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm. In the range 0-3 for when Rm_elsz is <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> and Rm is Q, othewise in range 0-1. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rot, must be 0, 90, 180, or 270. </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6d817e6e23acf26a7274de6651869ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d817e6e23acf26a7274de6651869ae0">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmle_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmle_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmle, Pd, Pg, Zm, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3a744129ad70ea98362514614fa50c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a744129ad70ea98362514614fa50c6c">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmle_sve_zero_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmle_sve_zero_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmle, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abc334f076a31a98973fa1c7c3a3d8b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc334f076a31a98973fa1c7c3a3d8b3f">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmle_vector_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmle_vector_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmle, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0), Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLE   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, #0
*    FCMLE   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac1ace37b43b5b740e65fbdfed0861b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ace37b43b5b740e65fbdfed0861b03">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmle_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmle_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmle, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLE   &lt;Hd&gt;, &lt;Hn&gt;, #0
*    FCMLE   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5f605f18eed1c20faf4ffe9f23b11be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f605f18eed1c20faf4ffe9f23b11be0">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmlt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmlt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmlt, Pd, Pg, Zm, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afba9a6b987a2485d6df052127b2960f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba9a6b987a2485d6df052127b2960f3">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmlt_sve_zero_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmlt_sve_zero_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmlt, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLT   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6d6720c335021e6073001b2d574169e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6720c335021e6073001b2d574169e0">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmlt_vector_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmlt_vector_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmlt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0), Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLT   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, #0
*    FCMLT   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aded956db769753dc8d4db7fce72be973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aded956db769753dc8d4db7fce72be973">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmlt_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmlt_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcmlt, Rd, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMLT   &lt;Hd&gt;, &lt;Hn&gt;, #0
*    FCMLT   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, #0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5445da88d780e2cd4affe99572768432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5445da88d780e2cd4affe99572768432">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmne_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmne_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmne, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMNE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMNE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac2b1096cf740d5a89f26add6d84f33cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b1096cf740d5a89f26add6d84f33cf">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmne_sve_zero_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmne_sve_zero_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmne, Pd, Pg, Zn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMNE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMNE   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae381647bf0d61287a6dcb3b585e86649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae381647bf0d61287a6dcb3b585e86649">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmp, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMP    &lt;Dn&gt;, &lt;Dm&gt;
*    FCMP    &lt;Hn&gt;, &lt;Hm&gt;
*    FCMP    &lt;Sn&gt;, &lt;Sm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acf164541da88d0722f76c1023264f7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf164541da88d0722f76c1023264f7b9">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmp_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmp_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmp, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMP    &lt;Dn&gt;, #0.0
*    FCMP    &lt;Hn&gt;, #0.0
*    FCMP    &lt;Sn&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a211102319023eecb45fd67e75a280020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211102319023eecb45fd67e75a280020">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmpe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmpe</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmpe, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMPE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMPE   &lt;Dn&gt;, &lt;Dm&gt;
*    FCMPE   &lt;Hn&gt;, &lt;Hm&gt;
*    FCMPE   &lt;Sn&gt;, &lt;Sm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af5d11d6fb901d5b1cae9989231ba4d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d11d6fb901d5b1cae9989231ba4d34">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmpe_zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmpe_zero</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_fcmpe, Rn, <a class="el" href="dr__ir__opnd_8h.html#a9ec0a20789993f08a524cbb0d30f2d39">opnd_create_immed_float</a>(0.0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMPE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMPE   &lt;Dn&gt;, #0.0
*    FCMPE   &lt;Hn&gt;, #0.0
*    FCMPE   &lt;Sn&gt;, #0.0
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5e075b79e59a71e171f01546f57890e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e075b79e59a71e171f01546f57890e8">&#9670;&nbsp;</a></span>INSTR_CREATE_fcmuo_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcmuo_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcmuo, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCMUO instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCMUO   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a63479cfe58361461ea4b359e5aca51d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63479cfe58361461ea4b359e5aca51d7">&#9670;&nbsp;</a></span>INSTR_CREATE_fcsel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcsel</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">condition_code&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcsel, Rd, Rn, Rm), (condition_code))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCSEL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCSEL   &lt;Dd&gt;, &lt;Dn&gt;, &lt;Dm&gt;, &lt;cond&gt;
*    FCSEL   &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;, &lt;cond&gt;
*    FCSEL   &lt;Sd&gt;, &lt;Sn&gt;, &lt;Sm&gt;, &lt;cond&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be D (doubleword, 64 bits), H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">condition_code</td><td>The comparison condition specified by <a class="el" href="dr__ir__instr_8h.html#a855ff8e66c8493c78515f5e8f37ee914">dr_pred_type_t</a>, e.g. <a class="el" href="dr__ir__instr_8h.html#ac55eea34836068d8d66196c3f1556d71aa1a14900d3e16156d2869f22547524b0">DR_PRED_EQ</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab9200ac35921f8ae1a5ddac1075b4c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9200ac35921f8ae1a5ddac1075b4c22">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvt_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvt_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvt, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVT floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3ab89f7da7556d9b307992604a32ffa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ab89f7da7556d9b307992604a32ffa7">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvt, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCVT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCVT    &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    FCVT    &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    FCVT    &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVT    &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVT    &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    FCVT    &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afdbbd135b9e567a9309420787a1dcba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbbd135b9e567a9309420787a1dcba4">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtas_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtas_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtas, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTAS floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a39f80bfde7dc5769f8896756090e3359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f80bfde7dc5769f8896756090e3359">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtas_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtas_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtas, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTAS vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae4a5fcb41d8104ce49230a38ea188b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a5fcb41d8104ce49230a38ea188b16">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtau_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtau_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtau, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTAU floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2e94410ee276f7dc74310227a6ec644a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e94410ee276f7dc74310227a6ec644a">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtau_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtau_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtau, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTAU vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8a9fc69ff7637bb6a3a13e99e61cd9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9fc69ff7637bb6a3a13e99e61cd9da">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtlt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtlt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtlt, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCVTLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FCVTLT  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.H
   FCVTLT  &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.S
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register. Can be Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a64a75858995270bbe030b89b0d8f06c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a75858995270bbe030b89b0d8f06c8">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtms_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtms_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtms, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTMS floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae727388719b11576552d341bd950c61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae727388719b11576552d341bd950c61e">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtms_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtms_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtms, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTMS vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9d02ab866f4ea3fbb6af6fd3802ff2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d02ab866f4ea3fbb6af6fd3802ff2b6">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtmu_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtmu_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtmu, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTMU floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad419e2f1df4b5d88ff20928f0044b479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad419e2f1df4b5d88ff20928f0044b479">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtmu_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtmu_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtmu, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTMU vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3b4515e0e4a0e8397dc0fcd3503914c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b4515e0e4a0e8397dc0fcd3503914c8">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtns_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtns_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtns, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTNS floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a74fe8f85e10f79411b096c69e0dbea1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74fe8f85e10f79411b096c69e0dbea1f">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtns_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtns_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtns, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTNS vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6d8818dd3c6cd0a34351dc9041ddd1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8818dd3c6cd0a34351dc9041ddd1e2">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtnt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtnt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcvtnt, Zd, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCVTNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FCVTNT  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
   FCVTNT  &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.S
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.d or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa9581b0fcee9e222c63b62ec7780dc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9581b0fcee9e222c63b62ec7780dc61">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtnu_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtnu_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtnu, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTNU floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8af51804aed991178cad09922edc4cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8af51804aed991178cad09922edc4cbb">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtnu_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtnu_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtnu, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTNU vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae8f6ff7c79cc164b23b26466ee4aa723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8f6ff7c79cc164b23b26466ee4aa723">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtps_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtps_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtps, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTPS floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a55676c22da97bae46d8180c0dc25a85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55676c22da97bae46d8180c0dc25a85a">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtps_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtps_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtps, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTPS vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af207262bd966f669aa903777dc4b1479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af207262bd966f669aa903777dc4b1479">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtpu_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtpu_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtpu, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTPU floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1db79c68bc5e96c4fa51caf9280abadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db79c68bc5e96c4fa51caf9280abadf">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtpu_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtpu_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtpu, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTPU vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa2cd832fd1b4a54026e838d396712ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cd832fd1b4a54026e838d396712ad5">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtx_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtx_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtx, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCVTX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FCVTX   &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z.s. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af842955fd24284ef633d763be7c20f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af842955fd24284ef633d763be7c20f22">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtxnt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtxnt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcvtxnt, Zd, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCVTXNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FCVTXNT &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register, Z.s. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6989de7bd5fa00099fc6d2a9d6ed0657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6989de7bd5fa00099fc6d2a9d6ed0657">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzs_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzs_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtzs, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTZS floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6847ba6fb3141fc1fa13ad7f914fe992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6847ba6fb3141fc1fa13ad7f914fe992">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzs_scalar_fixed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzs_scalar_fixed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">fbits&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzs, Rd, Rm, fbits)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTZS scalar floating-point to fixed-point convert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
    <tr><td class="paramname">fbits</td><td>The number of bits after the binary point in the fixed-point destination. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad21202395dd814c0e02d348936e0a138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21202395dd814c0e02d348936e0a138">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzs, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCVTZS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCVTZS  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    FCVTZS  &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    FCVTZS  &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVTZS  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVTZS  &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVTZS  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    FCVTZS  &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a142c918ead1255c87987abe73db40e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142c918ead1255c87987abe73db40e4f">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzs_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzs_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzs, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTZS vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6c42063e338740232e8968f8da272add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c42063e338740232e8968f8da272add">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzu_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzu_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fcvtzu, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTZU floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9d3d909c2c6ca6fbad6acf25cd5a96fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3d909c2c6ca6fbad6acf25cd5a96fe">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzu_scalar_fixed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzu_scalar_fixed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">fbits&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzu, Rd, Rm, fbits)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTZU scalar floating-point to fixed-point convert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point or integer output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Floating-point input register. </td></tr>
    <tr><td class="paramname">fbits</td><td>The number of bits after the binary point in the fixed-point destination. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a83ec8b7d6607304ac8c3c4179ec0eabc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83ec8b7d6607304ac8c3c4179ec0eabc">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzu_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzu_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzu, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FCVTZU instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FCVTZU  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    FCVTZU  &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    FCVTZU  &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVTZU  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVTZU  &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    FCVTZU  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    FCVTZU  &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac68769040c6d0fded0274fb696927b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68769040c6d0fded0274fb696927b91">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzu_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzu_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fcvtzu, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTZU vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a70f13977692db1c43470dd0a19776631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f13977692db1c43470dd0a19776631">&#9670;&nbsp;</a></span>INSTR_CREATE_fcvtzu_vector_fixed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fcvtzu_vector_fixed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">fbits&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fcvtzu, Rd, Rm, width, fbits)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FCVTZU vector floating-point to fixed-point convert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
    <tr><td class="paramname">fbits</td><td>The number of bits after the binary point in the fixed-point destination element. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3556f3e267cc8468d1b0bc4d323be08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3556f3e267cc8468d1b0bc4d323be08c">&#9670;&nbsp;</a></span>INSTR_CREATE_fdiv_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fdiv_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a7e71d11c5c6122ae5e4b36a1624a33a6">OP_fdiv</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FDIV floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a24a42ee173aab718e28ab0f55d90bbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a42ee173aab718e28ab0f55d90bbb5">&#9670;&nbsp;</a></span>INSTR_CREATE_fdiv_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fdiv_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a7e71d11c5c6122ae5e4b36a1624a33a6">OP_fdiv</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FDIV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FDIV    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa6a078fadaa0781798e261df9ad83c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a078fadaa0781798e261df9ad83c5a">&#9670;&nbsp;</a></span>INSTR_CREATE_fdiv_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fdiv_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a7e71d11c5c6122ae5e4b36a1624a33a6">OP_fdiv</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FDIV vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa587b4ea5bdd3a4737f3dc4b39081619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa587b4ea5bdd3a4737f3dc4b39081619">&#9670;&nbsp;</a></span>INSTR_CREATE_fdivr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fdivr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ad68bb3992f824e0fbaa0c360d162b983">OP_fdivr</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FDIVR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FDIVR   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2ed372f562da34b5d05920219a9f8c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed372f562da34b5d05920219a9f8c94">&#9670;&nbsp;</a></span>INSTR_CREATE_fdup_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fdup_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fdup, Zd, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FDUP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FDUP    &lt;Zd&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The floating-point immediate value to be copied. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae8271b12c718087d3178c06a6684c99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8271b12c718087d3178c06a6684c99b">&#9670;&nbsp;</a></span>INSTR_CREATE_fexpa_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fexpa_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fexpa, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FEXPA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FEXPA   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abfded896b75073fbbcc9c9aea84615bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfded896b75073fbbcc9c9aea84615bb">&#9670;&nbsp;</a></span>INSTR_CREATE_fjcvtzs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fjcvtzs</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fjcvtzs, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FJCVTZS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FJCVTZS &lt;Wd&gt;, &lt;Dn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, D (doubleword, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6cafda5ea5b6baf95b9d76c70afe967f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cafda5ea5b6baf95b9d76c70afe967f">&#9670;&nbsp;</a></span>INSTR_CREATE_flogb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_flogb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_flogb, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FLOGB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FLOGB   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a04b986cdc45bd938fc40f6ba9821da65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b986cdc45bd938fc40f6ba9821da65">&#9670;&nbsp;</a></span>INSTR_CREATE_fmad_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmad_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Za&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmad, Zdn, Zdn, Pg, Zm, Za)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Za&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Za</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4bd35ac280e8db547e027264be9b4e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd35ac280e8db547e027264be9b4e9e">&#9670;&nbsp;</a></span>INSTR_CREATE_fmadd_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmadd_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmadd, Rd, Rm, Rn, Ra)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMADD floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">Ra</td><td>The third input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a15c20353b94caa8f983602dd6ca06b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c20353b94caa8f983602dd6ca06b18">&#9670;&nbsp;</a></span>INSTR_CREATE_fmax_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmax_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmax, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAX floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afc59dae9512fc6e2005f510d48fd5fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc59dae9512fc6e2005f510d48fd5fa1">&#9670;&nbsp;</a></span>INSTR_CREATE_fmax_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmax_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmax, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAX    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.0 or 1.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a023ce88e2d5e229a4d47e5328995b148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023ce88e2d5e229a4d47e5328995b148">&#9670;&nbsp;</a></span>INSTR_CREATE_fmax_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmax_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmax, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAX    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac2253956fc8e53174bf2c206791cdb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2253956fc8e53174bf2c206791cdb05">&#9670;&nbsp;</a></span>INSTR_CREATE_fmax_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmax_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmax, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAX vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac7f395654e6adc8ba7cded39f26bde37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f395654e6adc8ba7cded39f26bde37">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnm_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnm_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxnm, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNM floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adbcc7246cc08c1793cdca18c0e8d13e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbcc7246cc08c1793cdca18c0e8d13e6">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnm_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnm_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnm, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNM instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXNM  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.0 or 1.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a54045fb79abe2ce40e458196f0898f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54045fb79abe2ce40e458196f0898f66">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnm_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnm_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnm, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNM instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXNM  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a65b0f2a66058a0167f56ba211a3a1ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b0f2a66058a0167f56ba211a3a1ba4">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnm_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnm_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnm, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNM vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a666ad3100c0e4d5a868c85518a0adc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666ad3100c0e4d5a868c85518a0adc02">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnmp_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnmp_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxnmp, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXNMP &lt;Hd&gt;, &lt;Hn&gt;.2H
*    FMAXNMP &lt;V&gt;&lt;d&gt;, &lt;Sn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a73f70a4ac5bf5de0e739ae7a0e9227d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f70a4ac5bf5de0e739ae7a0e9227d8">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnmp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnmp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnmp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FMAXNMP &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6aadac5f3d0ae9215c9d1ec43a9cd123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aadac5f3d0ae9215c9d1ec43a9cd123">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnmp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnmp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxnmp, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXNMP &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FMAXNMP &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2e6c485648f3e34cc5d4991baa3c542c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6c485648f3e34cc5d4991baa3c542c">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxnmv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxnmv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxnmv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXNMV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXNMV &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be S (singleword, 32 bits), H (halfword, 16 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7b60dfe2bb7f7cea83d1f868643e0fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b60dfe2bb7f7cea83d1f868643e0fb3">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxp_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxp_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxp, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXP   &lt;Hd&gt;, &lt;Hn&gt;.2H
*    FMAXP   &lt;V&gt;&lt;d&gt;, &lt;Sn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3701443e3c8f9935a6148656123d6282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3701443e3c8f9935a6148656123d6282">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FMAXP   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a65d6cbd615f69681a9fd805c89a5b462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d6cbd615f69681a9fd805c89a5b462">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmaxp, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXP   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FMAXP   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aecd2b752c80b415c87548896cedc5762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd2b752c80b415c87548896cedc5762">&#9670;&nbsp;</a></span>INSTR_CREATE_fmaxv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmaxv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmaxv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMAXV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMAXV   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be S (singleword, 32 bits), H (halfword, 16 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a87ea2a10b1b79e5b7838332764802c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ea2a10b1b79e5b7838332764802c94">&#9670;&nbsp;</a></span>INSTR_CREATE_fmin_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmin_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmin, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMIN floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5f54519f2f5b2c28ed3915ea69fe677b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f54519f2f5b2c28ed3915ea69fe677b">&#9670;&nbsp;</a></span>INSTR_CREATE_fmin_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmin_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmin, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMIN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMIN    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.0 or 1.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac2d1a8a9d5e47b9827b2c88410b09e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d1a8a9d5e47b9827b2c88410b09e8b">&#9670;&nbsp;</a></span>INSTR_CREATE_fmin_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmin_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmin, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMIN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMIN    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2ca3652cf5e827ab5379506469e31996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca3652cf5e827ab5379506469e31996">&#9670;&nbsp;</a></span>INSTR_CREATE_fmin_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmin_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmin, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMIN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae1a682b3cc1c12a488fe991998db462a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a682b3cc1c12a488fe991998db462a">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnm_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnm_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnm, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNM floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a53940478523799bfcd33f76014859a70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53940478523799bfcd33f76014859a70">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnm_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnm_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnm, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNM instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINNM  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.0 or 1.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0d120a80a351d8ff1c0c116a9a3bfe31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d120a80a351d8ff1c0c116a9a3bfe31">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnm_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnm_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnm, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNM instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINNM  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad12a92cc001f3f3fc336f53e02cd231b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad12a92cc001f3f3fc336f53e02cd231b">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnm_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnm_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnm, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNM vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a211e3b953027c9b5545a46eee8936f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211e3b953027c9b5545a46eee8936f26">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnmp_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnmp_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnmp, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINNMP &lt;Hd&gt;, &lt;Hn&gt;.2H
*    FMINNMP &lt;V&gt;&lt;d&gt;, &lt;Sn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9cbbc1740c55a879763f3aaebf73fdde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbbc1740c55a879763f3aaebf73fdde">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnmp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnmp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnmp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FMINNMP &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a112956cffaae1dc6895dbf17eca3f18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112956cffaae1dc6895dbf17eca3f18b">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnmp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnmp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminnmp, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNMP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINNMP &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FMINNMP &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac697f59bc098e44ad80eaa8b91724ad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac697f59bc098e44ad80eaa8b91724ad9">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnmv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnmv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnmv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNMV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINNMV &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be S (singleword, 32 bits), H (halfword, 16 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aac882c111f8d2012eb052b25b948df60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac882c111f8d2012eb052b25b948df60">&#9670;&nbsp;</a></span>INSTR_CREATE_fminnmv_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminnmv_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminnmv, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINNMV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINNMV &lt;Hd&gt;, &lt;Hn&gt;.&lt;Ts&gt;
*    FMINNMV &lt;Sd&gt;, &lt;Sn&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits) or S (singleword, 32 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae66375ed4d3afed3fa517a2e36c37885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66375ed4d3afed3fa517a2e36c37885">&#9670;&nbsp;</a></span>INSTR_CREATE_fminp_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminp_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminp, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINP   &lt;Hd&gt;, &lt;Hn&gt;.2H
*    FMINP   &lt;V&gt;&lt;d&gt;, &lt;Sn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2820d8a90486a775f6b35438e537712a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2820d8a90486a775f6b35438e537712a">&#9670;&nbsp;</a></span>INSTR_CREATE_fminp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FMINP   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8c0a2df9b7dbb79234f4ffbc552c63e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0a2df9b7dbb79234f4ffbc552c63e0">&#9670;&nbsp;</a></span>INSTR_CREATE_fminp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fminp, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINP   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FMINP   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeaf88b7888b73c58ea3f6c4b6ff481b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf88b7888b73c58ea3f6c4b6ff481b6">&#9670;&nbsp;</a></span>INSTR_CREATE_fminv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fminv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fminv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMINV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMINV   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be S (singleword, 32 bits), H (halfword, 16 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5bba365800c3d068f96822b7dac96f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bba365800c3d068f96822b7dac96f99">&#9670;&nbsp;</a></span>INSTR_CREATE_fmla_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmla_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmla, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLA    &lt;Zda&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
*    FMLA    &lt;Zda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
*    FMLA    &lt;Zda&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The third source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>Second source index constant. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afed3615ae484110a1447af3613e51371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed3615ae484110a1447af3613e51371">&#9670;&nbsp;</a></span>INSTR_CREATE_fmla_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmla_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmla, Zda, Zda, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLA    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The third source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adaaf8d9983e1f5b07e5c8d7822999cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaaf8d9983e1f5b07e5c8d7822999cae">&#9670;&nbsp;</a></span>INSTR_CREATE_fmla_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmla_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmla, Rd, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLA    &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FMLA    &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a19925f1d280e0e7b8f2c21aaaa20903c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19925f1d280e0e7b8f2c21aaaa20903c">&#9670;&nbsp;</a></span>INSTR_CREATE_fmla_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmla_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmla, Rd, Rd, Rn, Rm, index, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLA    &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
*    FMLA    &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Tb&gt;[&lt;index&gt;]
*    FMLA    &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
*    FMLA    &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;Sm&gt;.&lt;Ts&gt;[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae45c91320eb99ccd1c9bee1568c33ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45c91320eb99ccd1c9bee1568c33ed2">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlal2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlal2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlal2, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLAL2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLAL2  &lt;Sd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Tb&gt;, &lt;Hm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a99594e69ecde43c5562cb8554a2be528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99594e69ecde43c5562cb8554a2be528">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlal2_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlal2_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlal2, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLAL2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLAL2  &lt;Sd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Tb&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1182bb76eb4f78ff451845ee5f82f5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1182bb76eb4f78ff451845ee5f82f5e9">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlal_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlal_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlal, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLAL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLAL   &lt;Sd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Tb&gt;, &lt;Hm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3a635b96f4f66385b73f00f4d9545b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a635b96f4f66385b73f00f4d9545b0e">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlal_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlal_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlal, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLAL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLAL   &lt;Sd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Tb&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a827d9fab71f26904a074747edc640ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a827d9fab71f26904a074747edc640ee5">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlalb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlalb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlalb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLALB  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6788c91da6f72ecd235114a812b143c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6788c91da6f72ecd235114a812b143c3">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlalt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlalt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlalt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLALT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a603234c656922d1d9fab92262013b6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603234c656922d1d9fab92262013b6a5">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlalt_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlalt_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i3&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlalt, Zda, Zda, Zn, Zm, i3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FMLALT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z.h. </td></tr>
    <tr><td class="paramname">i3</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acdc95bf053ee32e009a2ba70216f1ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc95bf053ee32e009a2ba70216f1ebc">&#9670;&nbsp;</a></span>INSTR_CREATE_fmls_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmls_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmls, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLS    &lt;Zda&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
*    FMLS    &lt;Zda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
*    FMLS    &lt;Zda&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The third source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>Second source index constant. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a890c5a4248837584b91f0e083bfdad30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890c5a4248837584b91f0e083bfdad30">&#9670;&nbsp;</a></span>INSTR_CREATE_fmls_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmls_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmls, Zda, Zda, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLS    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The third source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad46b724267f74c767aa332e3d0d8330c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46b724267f74c767aa332e3d0d8330c">&#9670;&nbsp;</a></span>INSTR_CREATE_fmls_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmls_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmls, Rd, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLS    &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FMLS    &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a413cdb9050b3ae08c87ffb3016aa540f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413cdb9050b3ae08c87ffb3016aa540f">&#9670;&nbsp;</a></span>INSTR_CREATE_fmls_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmls_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmls, Rd, Rd, Rn, Rm, index, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLS    &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
*    FMLS    &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Tb&gt;[&lt;index&gt;]
*    FMLS    &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
*    FMLS    &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;Sm&gt;.&lt;Ts&gt;[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a260480fc385b7290010abf1a0582345e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a260480fc385b7290010abf1a0582345e">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlsl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlsl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlsl2, Rd, Rd, Rm, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. The instruction also reads this register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adf22c83b76e85945c4398311f6b38985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf22c83b76e85945c4398311f6b38985">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlsl2_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlsl2_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlsl2, Rd, Rd, Rm, Rn, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSL2 indexed vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. The instruction also reads this register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">index</td><td>The first input register's vector element index. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0307211871bdffead5182642a2b0e31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0307211871bdffead5182642a2b0e31d">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlsl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlsl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlsl, Rd, Rd, Rm, Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. The instruction also reads this register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a907f60727e2e6e0a57b0a120704a57b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907f60727e2e6e0a57b0a120704a57b4">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlsl_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlsl_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_fmlsl, Rd, Rd, Rm, Rn, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSL indexed vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. The instruction also reads this register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">index</td><td>The first input register's vector element index. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae7bcc9514375c2bec598b6adaa49ba3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7bcc9514375c2bec598b6adaa49ba3f">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlslb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlslb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlslb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLSLB  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adcef07fa63111e32698e7f40cbb30306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcef07fa63111e32698e7f40cbb30306">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlslb_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlslb_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i3&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlslb, Zda, Zda, Zn, Zm, i3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FMLSLB  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z.h. </td></tr>
    <tr><td class="paramname">i3</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0c438cd71c0018b91cc4d1f8e1611917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c438cd71c0018b91cc4d1f8e1611917">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlslt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlslt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmlslt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMLSLT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ada0993976288eff23dced0d5df5af081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0993976288eff23dced0d5df5af081">&#9670;&nbsp;</a></span>INSTR_CREATE_fmlslt_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmlslt_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i3&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmlslt, Zda, Zda, Zn, Zm, i3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   FMLSLT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z.h. </td></tr>
    <tr><td class="paramname">i3</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a492c5fce801b7dfbc9c6ab801601a23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492c5fce801b7dfbc9c6ab801601a23b">&#9670;&nbsp;</a></span>INSTR_CREATE_fmov_general</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmov_general</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fmov, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>disabled_until_i4106_is_fixed Creates an FMOV instruction to move between GPRs and floating point registers. This macro is used to encode the forms: </p><pre class="fragment">*    FMOV    &lt;Wd&gt;, &lt;Hn&gt;
*    FMOV    &lt;Wd&gt;, &lt;Sn&gt;
*    FMOV    &lt;Xd&gt;, &lt;Dn&gt;
*    FMOV    &lt;Xd&gt;, &lt;Hn&gt;
*    FMOV    &lt;Dd&gt;, &lt;Xn&gt;
*    FMOV    &lt;Hd&gt;, &lt;Wn&gt;
*    FMOV    &lt;Hd&gt;, &lt;Xn&gt;
*    FMOV    &lt;Sd&gt;, &lt;Wn&gt;
*    FMOV    &lt;Dd&gt;, &lt;Dn&gt;
*    FMOV    &lt;Hd&gt;, &lt;Hn&gt;
*    FMOV    &lt;Sd&gt;, &lt;Sn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a983004a275780fdad98e1bf5e8bd3824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983004a275780fdad98e1bf5e8bd3824">&#9670;&nbsp;</a></span>INSTR_CREATE_fmov_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmov_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fmov, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FMOV floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2e89e0b76296aea926301caff214b54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e89e0b76296aea926301caff214b54b">&#9670;&nbsp;</a></span>INSTR_CREATE_fmov_scalar_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmov_scalar_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">f&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fmov, Rd, f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FMOV immediate to scalar floating point move instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output scalar register. </td></tr>
    <tr><td class="paramname">f</td><td>The source immediate floating point opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a769354826d534d97f841a6bc8e3ecd34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769354826d534d97f841a6bc8e3ecd34">&#9670;&nbsp;</a></span>INSTR_CREATE_fmov_upper_vec</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmov_upper_vec</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_fmov, Rd, <a class="code" href="dr__ir__opnd_8h.html#a3eea72cb2bcbd6d414b327f0318589dc">opnd_create_immed_int</a>(1, <a class="code" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4459927426a03d9d7ee499f43cbf7a95">OPSZ_2b</a>), Rn, \</div>
<div class="line">                           <a class="code" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE</a>())</div>
</div><!-- fragment --><p>Creates an FMOV instruction to move between GPRs and floating point registers. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first input vector register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6a2de86bc1ac89b49ad589bba0d1908c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2de86bc1ac89b49ad589bba0d1908c">&#9670;&nbsp;</a></span>INSTR_CREATE_fmov_vector_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmov_vector_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">f, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmov, Rd, f, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an FMOV immediate to vector floating point move instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output vector register. </td></tr>
    <tr><td class="paramname">f</td><td>The source immediate floating point opnd. </td></tr>
    <tr><td class="paramname">width</td><td>The output vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aacf5e1e45043cbba52a0ec9c0895800f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf5e1e45043cbba52a0ec9c0895800f">&#9670;&nbsp;</a></span>INSTR_CREATE_fmsb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmsb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Za&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmsb, Zdn, Zdn, Pg, Zm, Za)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMSB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMSB    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Za&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Za</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a462fbc94f0ae8a3e6a1fa5e4d6ab022f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462fbc94f0ae8a3e6a1fa5e4d6ab022f">&#9670;&nbsp;</a></span>INSTR_CREATE_fmsub_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmsub_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmsub, Rd, Rm, Rn, Ra)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMSUB floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">Ra</td><td>The third input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6312cebc9c63e55df7c31b7183fd9b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6312cebc9c63e55df7c31b7183fd9b44">&#9670;&nbsp;</a></span>INSTR_CREATE_fmul_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmul_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMUL floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1609d25e1cc02d6d64976938367d182b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1609d25e1cc02d6d64976938367d182b">&#9670;&nbsp;</a></span>INSTR_CREATE_fmul_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmul_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMUL    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.5 or 2.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5dbeb49e3297bf7b02ba47c3048a9a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dbeb49e3297bf7b02ba47c3048a9a32">&#9670;&nbsp;</a></span>INSTR_CREATE_fmul_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmul_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zd, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMUL    &lt;Zd&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
*    FMUL    &lt;Zd&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
*    FMUL    &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>Second source index constant. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a58f2f716eb6b407f90f8c697e4b7f3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f2f716eb6b407f90f8c697e4b7f3de">&#9670;&nbsp;</a></span>INSTR_CREATE_fmul_sve_pred_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmul_sve_pred_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMUL    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeda4c44e49350bd2ce4bd3de9b7eb695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda4c44e49350bd2ce4bd3de9b7eb695">&#9670;&nbsp;</a></span>INSTR_CREATE_fmul_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmul_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMUL    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab06d00ba447c53f88fc86db0bf9e046c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06d00ba447c53f88fc86db0bf9e046c">&#9670;&nbsp;</a></span>INSTR_CREATE_fmul_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmul_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a341c62bf67247e630018ae91b1542457">OP_fmul</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMUL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a009e1d2b323f31ce8576ef070ab56961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009e1d2b323f31ce8576ef070ab56961">&#9670;&nbsp;</a></span>INSTR_CREATE_fmulx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmulx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fmulx, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMULX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMULX   &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;
*    FMULX   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4fead9f0498b677351d152791a822054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fead9f0498b677351d152791a822054">&#9670;&nbsp;</a></span>INSTR_CREATE_fmulx_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmulx_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmulx, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMULX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMULX   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3c6c988d7e0cc1a51ff5d8e79c1032ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6c988d7e0cc1a51ff5d8e79c1032ca">&#9670;&nbsp;</a></span>INSTR_CREATE_fmulx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmulx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fmulx, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMULX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMULX   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FMULX   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a79c002964fb0102beb230ad5d9a0570a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c002964fb0102beb230ad5d9a0570a">&#9670;&nbsp;</a></span>INSTR_CREATE_fmulx_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fmulx_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fmulx, Rd, Rn, Rm, index, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FMULX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FMULX   &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
*    FMULX   &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Tb&gt;[&lt;index&gt;]
*    FMULX   &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;.H[&lt;index&gt;]
*    FMULX   &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;Sm&gt;.&lt;Ts&gt;[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be S (singleword, 32 bits), D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a01d6e6e6b78ab3db9c63d5886bd168d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d6e6e6b78ab3db9c63d5886bd168d6">&#9670;&nbsp;</a></span>INSTR_CREATE_fneg_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fneg_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_fneg, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNEG floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aec9dea9a3d98168a2917691d80563bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9dea9a3d98168a2917691d80563bf0">&#9670;&nbsp;</a></span>INSTR_CREATE_fneg_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fneg_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fneg, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNEG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FNEG    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad61acddce29071913c02f7b34975895a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61acddce29071913c02f7b34975895a">&#9670;&nbsp;</a></span>INSTR_CREATE_fnmad_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fnmad_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Za&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmad, Zdn, Zdn, Pg, Zm, Za)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNMAD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FNMAD   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Za&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Za</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a09174bd613cee2ef115837c5c549e635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09174bd613cee2ef115837c5c549e635">&#9670;&nbsp;</a></span>INSTR_CREATE_fnmadd_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fnmadd_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fnmadd, Rd, Rm, Rn, Ra)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNMADD floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">Ra</td><td>The third input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa81e0a139bc8d951884aa0a57df005a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa81e0a139bc8d951884aa0a57df005a2">&#9670;&nbsp;</a></span>INSTR_CREATE_fnmla_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fnmla_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmla, Zda, Zda, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FNMLA   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4f5bf6d11b07c6337139c28acd9211a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5bf6d11b07c6337139c28acd9211a5">&#9670;&nbsp;</a></span>INSTR_CREATE_fnmls_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fnmls_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmls, Zda, Zda, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNMLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FNMLS   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a54068d2e876c2b7cb28ecaeb8c15c109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54068d2e876c2b7cb28ecaeb8c15c109">&#9670;&nbsp;</a></span>INSTR_CREATE_fnmsb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fnmsb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Za&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_fnmsb, Zdn, Zdn, Pg, Zm, Za)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNMSB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FNMSB   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Za&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Za</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afbe5d591c7ea30bd3c47b2d98b964553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe5d591c7ea30bd3c47b2d98b964553">&#9670;&nbsp;</a></span>INSTR_CREATE_fnmsub_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fnmsub_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_fnmsub, Rd, Rm, Rn, Ra)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNMSUB floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">Ra</td><td>The third input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adc220d40152e0225d4a0c9fdb4bc5a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc220d40152e0225d4a0c9fdb4bc5a05">&#9670;&nbsp;</a></span>INSTR_CREATE_fnmul_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fnmul_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_fnmul, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FNMUL floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1396deaffc364683b198caae176c0172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1396deaffc364683b198caae176c0172">&#9670;&nbsp;</a></span>INSTR_CREATE_frecpe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frecpe</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frecpe, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRECPE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRECPE  &lt;Hd&gt;, &lt;Hn&gt;
*    FRECPE  &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aca4c6a20622d1fc25d465dd0fc46a687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4c6a20622d1fc25d465dd0fc46a687">&#9670;&nbsp;</a></span>INSTR_CREATE_frecpe_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frecpe_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frecpe, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRECPE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRECPE  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a723b0d98faff247be8b3eec12512bc70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723b0d98faff247be8b3eec12512bc70">&#9670;&nbsp;</a></span>INSTR_CREATE_frecpe_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frecpe_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecpe, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRECPE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRECPE  &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;
*    FRECPE  &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a87e0e97583f3cd8cc6fb4b17dcb4f10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e0e97583f3cd8cc6fb4b17dcb4f10d">&#9670;&nbsp;</a></span>INSTR_CREATE_frecps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frecps</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecps, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRECPS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRECPS  &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;
*    FRECPS  &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3f9d91123e2d45bcfdb6b298d6b96f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9d91123e2d45bcfdb6b298d6b96f57">&#9670;&nbsp;</a></span>INSTR_CREATE_frecps_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frecps_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecps, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRECPS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRECPS  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4c8c39f96bf802e2c2f0f20391403831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8c39f96bf802e2c2f0f20391403831">&#9670;&nbsp;</a></span>INSTR_CREATE_frecps_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frecps_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_frecps, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRECPS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRECPS  &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FRECPS  &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a43d7755bc9c969e75a33d8356970aa44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d7755bc9c969e75a33d8356970aa44">&#9670;&nbsp;</a></span>INSTR_CREATE_frecpx_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frecpx_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frecpx, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRECPX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRECPX  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a84bbd8aef8b8ed5cf4d864d2932e5a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84bbd8aef8b8ed5cf4d864d2932e5a84">&#9670;&nbsp;</a></span>INSTR_CREATE_frinta_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frinta_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frinta, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTA floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a62c08c0c51677e9122828847b28b2b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c08c0c51677e9122828847b28b2b70">&#9670;&nbsp;</a></span>INSTR_CREATE_frinta_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frinta_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinta, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRINTA  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a13dbd43d931c91ee748a867ec0211af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13dbd43d931c91ee748a867ec0211af3">&#9670;&nbsp;</a></span>INSTR_CREATE_frinta_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frinta_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinta, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTA vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa02752f42a529a5602a4b55f8ec8db73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa02752f42a529a5602a4b55f8ec8db73">&#9670;&nbsp;</a></span>INSTR_CREATE_frinti_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frinti_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frinti, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTI floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac75ef7863769a954d3358d54af226a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac75ef7863769a954d3358d54af226a7e">&#9670;&nbsp;</a></span>INSTR_CREATE_frinti_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frinti_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinti, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRINTI  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa3a1867b3ce27daf80ea555d543c15d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a1867b3ce27daf80ea555d543c15d7">&#9670;&nbsp;</a></span>INSTR_CREATE_frinti_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frinti_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frinti, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTI vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a225e4b5f5a647f05d5675e1b4ee0233f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225e4b5f5a647f05d5675e1b4ee0233f">&#9670;&nbsp;</a></span>INSTR_CREATE_frintm_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintm_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintm, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTM floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afe2a2d782a2df3112e6536d96613b338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2a2d782a2df3112e6536d96613b338">&#9670;&nbsp;</a></span>INSTR_CREATE_frintm_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintm_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintm, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTM instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRINTM  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8171027fc80130ca3e23428443b29028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8171027fc80130ca3e23428443b29028">&#9670;&nbsp;</a></span>INSTR_CREATE_frintm_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintm_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintm, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTM vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8987a7a6ceb76d4b4dabd906806ec7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8987a7a6ceb76d4b4dabd906806ec7fe">&#9670;&nbsp;</a></span>INSTR_CREATE_frintn_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintn_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintn, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTN floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a399a8ee57717af1c6a796ebfff28ff92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399a8ee57717af1c6a796ebfff28ff92">&#9670;&nbsp;</a></span>INSTR_CREATE_frintn_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintn_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintn, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRINTN  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab1d7e827b6acc92391482e85a179b71b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d7e827b6acc92391482e85a179b71b">&#9670;&nbsp;</a></span>INSTR_CREATE_frintn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintn, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aecdc288c0d2a05622d3bc651b3e1c3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdc288c0d2a05622d3bc651b3e1c3da">&#9670;&nbsp;</a></span>INSTR_CREATE_frintp_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintp_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintp, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTP floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa66f0e081d8504b6b6e863e9c759a0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66f0e081d8504b6b6e863e9c759a0fc">&#9670;&nbsp;</a></span>INSTR_CREATE_frintp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintp, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRINTP  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a503b2fdbdbd4900af8550b8a45e7c7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503b2fdbdbd4900af8550b8a45e7c7c7">&#9670;&nbsp;</a></span>INSTR_CREATE_frintp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintp, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTP vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abe8b5c6576b467481cf7c9c66d4e8789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8b5c6576b467481cf7c9c66d4e8789">&#9670;&nbsp;</a></span>INSTR_CREATE_frintx_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintx_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintx, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTX floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab2d24f6f0aa486f8021d2fd44c727669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d24f6f0aa486f8021d2fd44c727669">&#9670;&nbsp;</a></span>INSTR_CREATE_frintx_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintx_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintx, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRINTX  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3ef44ad7274913fb18f4ce3d871502e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef44ad7274913fb18f4ce3d871502e0">&#9670;&nbsp;</a></span>INSTR_CREATE_frintx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintx, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTX vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adc95e0e1ce522f25ead25b29babdfb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc95e0e1ce522f25ead25b29babdfb9c">&#9670;&nbsp;</a></span>INSTR_CREATE_frintz_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintz_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frintz, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTZ floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af387ad6b1563ad344046311b6dbd8787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af387ad6b1563ad344046311b6dbd8787">&#9670;&nbsp;</a></span>INSTR_CREATE_frintz_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintz_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintz, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRINTZ  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a353c600f0a01cf3bd44d473178fcec36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353c600f0a01cf3bd44d473178fcec36">&#9670;&nbsp;</a></span>INSTR_CREATE_frintz_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frintz_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frintz, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRINTZ vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input vector register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9a51091f6ac338a476d9e91fdd338c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a51091f6ac338a476d9e91fdd338c76">&#9670;&nbsp;</a></span>INSTR_CREATE_frsqrte</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frsqrte</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frsqrte, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRSQRTE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRSQRTE &lt;Hd&gt;, &lt;Hn&gt;
*    FRSQRTE &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a43806df8cc1bfa256d0300e669387937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43806df8cc1bfa256d0300e669387937">&#9670;&nbsp;</a></span>INSTR_CREATE_frsqrte_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frsqrte_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_frsqrte, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRSQRTE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRSQRTE &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a994a23e59fdac90a5569cd53d17ce184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a994a23e59fdac90a5569cd53d17ce184">&#9670;&nbsp;</a></span>INSTR_CREATE_frsqrte_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frsqrte_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frsqrte, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRSQRTE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRSQRTE &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;
*    FRSQRTE &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa518b9c53f407477bfb91e270e05f080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa518b9c53f407477bfb91e270e05f080">&#9670;&nbsp;</a></span>INSTR_CREATE_frsqrts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frsqrts</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frsqrts, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRSQRTS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRSQRTS &lt;Hd&gt;, &lt;Hn&gt;, &lt;Hm&gt;
*    FRSQRTS &lt;V&gt;&lt;d&gt;, &lt;V&gt;&lt;n&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source register. Can be H (halfword, 16 bits), S (singleword, 32 bits) or D (doubleword, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a26b025946fa9b636364ce122b393d6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b025946fa9b636364ce122b393d6a3">&#9670;&nbsp;</a></span>INSTR_CREATE_frsqrts_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frsqrts_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_frsqrts, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRSQRTS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRSQRTS &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab0d2d4fb2e79609058ec9bbf4f82a2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d2d4fb2e79609058ec9bbf4f82a2f0">&#9670;&nbsp;</a></span>INSTR_CREATE_frsqrts_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_frsqrts_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_frsqrts, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FRSQRTS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FRSQRTS &lt;Hd&gt;.&lt;Ts&gt;, &lt;Hn&gt;.&lt;Ts&gt;, &lt;Hm&gt;.&lt;Ts&gt;
*    FRSQRTS &lt;Dd&gt;.&lt;Ts&gt;, &lt;Dn&gt;.&lt;Ts&gt;, &lt;Dm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2c8570ae23749840147cdf44f7afcef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8570ae23749840147cdf44f7afcef1">&#9670;&nbsp;</a></span>INSTR_CREATE_fscale_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fscale_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a80cb0e202282caffea385c29a7677e76">OP_fscale</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSCALE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FSCALE  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac31f8a750776f662d8bd3d9464c2136f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31f8a750776f662d8bd3d9464c2136f">&#9670;&nbsp;</a></span>INSTR_CREATE_fsqrt_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsqrt_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a8fba87e8b9acefb21b7098f450616fa5">OP_fsqrt</a>, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSQRT floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6518cfcd17d41df618282600706645dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6518cfcd17d41df618282600706645dd">&#9670;&nbsp;</a></span>INSTR_CREATE_fsqrt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsqrt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a8fba87e8b9acefb21b7098f450616fa5">OP_fsqrt</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSQRT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FSQRT   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac0b97ed8bbd8aa01d3ab4cc643134d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b97ed8bbd8aa01d3ab4cc643134d41">&#9670;&nbsp;</a></span>INSTR_CREATE_fsqrt_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsqrt_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a8fba87e8b9acefb21b7098f450616fa5">OP_fsqrt</a>, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSQRT instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits)</td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits)</td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn. Can be <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aae674d61c7f8eb4e104b764fd104a913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae674d61c7f8eb4e104b764fd104a913">&#9670;&nbsp;</a></span>INSTR_CREATE_fsub_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsub_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSUB floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1c1444cd1673e96b7eb5cd09831cf98f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1444cd1673e96b7eb5cd09831cf98f">&#9670;&nbsp;</a></span>INSTR_CREATE_fsub_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsub_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FSUB    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.5 or 1.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a13b313ff70eb7eb0f48af20c9146a2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b313ff70eb7eb0f48af20c9146a2d0">&#9670;&nbsp;</a></span>INSTR_CREATE_fsub_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsub_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FSUB    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa5014dfb02a99de86ef9878a83f18649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5014dfb02a99de86ef9878a83f18649">&#9670;&nbsp;</a></span>INSTR_CREATE_fsub_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsub_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FSUB    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad8570e41b229b7e11b94cfe649179277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8570e41b229b7e11b94cfe649179277">&#9670;&nbsp;</a></span>INSTR_CREATE_fsub_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsub_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a3a45ca412de812127a11543ef704e498">OP_fsub</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSUB vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aca3e5c28c76c88aa42f8a3698a1a3139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3e5c28c76c88aa42f8a3698a1a3139">&#9670;&nbsp;</a></span>INSTR_CREATE_fsubr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsubr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a696cf8b3d2f4926b45ad626e5e6ce87d">OP_fsubr</a>, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FSUBR   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>Floating point constant, either 0.5 or 1.0. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2eede4bdef7830541012915d7b95f022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eede4bdef7830541012915d7b95f022">&#9670;&nbsp;</a></span>INSTR_CREATE_fsubr_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_fsubr_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a696cf8b3d2f4926b45ad626e5e6ce87d">OP_fsubr</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FSUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FSUBR   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a81961783ed1222cd04ef94a347d795e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81961783ed1222cd04ef94a347d795e3">&#9670;&nbsp;</a></span>INSTR_CREATE_ftmad_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ftmad_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ftmad, Zdn, Zdn, Zm, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FTMAD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FTMAD   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae8b5d0257d6eb032466d6581a127e1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b5d0257d6eb032466d6581a127e1bf">&#9670;&nbsp;</a></span>INSTR_CREATE_ftsmul_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ftsmul_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ftsmul, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FTSMUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FTSMUL  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a04ae4d3927eca954c3131560b354480c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ae4d3927eca954c3131560b354480c">&#9670;&nbsp;</a></span>INSTR_CREATE_ftssel_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ftssel_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ftssel, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a FTSSEL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    FTSSEL  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a11f7f94d2c4331e90fdd0f5064a3d4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11f7f94d2c4331e90fdd0f5064a3d4b6">&#9670;&nbsp;</a></span>INSTR_CREATE_gmi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_gmi</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_gmi, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a GMI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   GMI     &lt;Xd&gt;, &lt;Xn|SP&gt;, &lt;Xm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6311d578d9c6edef491e2a707559b08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6311d578d9c6edef491e2a707559b08e">&#9670;&nbsp;</a></span>INSTR_CREATE_histcnt_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_histcnt_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_histcnt, Zd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a HISTCNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   HISTCNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aadd4b0e99125b629b403d34637a62745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd4b0e99125b629b403d34637a62745">&#9670;&nbsp;</a></span>INSTR_CREATE_histseg_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_histseg_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_histseg, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a HISTSEG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    HISTSEG &lt;Zd&gt;.B, &lt;Zn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0ee39c2ac8809db5b0cc3f22ae809b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ee39c2ac8809db5b0cc3f22ae809b82">&#9670;&nbsp;</a></span>INSTR_CREATE_incb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_incb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCB    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab797771a68ef3039c003b5b3d95abf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab797771a68ef3039c003b5b3d95abf9a">&#9670;&nbsp;</a></span>INSTR_CREATE_incd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_incd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCD    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2317b27ba3603fd62fd3fe0ef5c55de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2317b27ba3603fd62fd3fe0ef5c55de7">&#9670;&nbsp;</a></span>INSTR_CREATE_incd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_incd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCD    &lt;Zdn&gt;.D{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab2b61c8260866d11f57d5f590e835657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b61c8260866d11f57d5f590e835657">&#9670;&nbsp;</a></span>INSTR_CREATE_inch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_inch</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_inch, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCH    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac3e5799efd6a355aa2b89f2574555cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e5799efd6a355aa2b89f2574555cf3">&#9670;&nbsp;</a></span>INSTR_CREATE_inch_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_inch_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_inch, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCH    &lt;Zdn&gt;.H{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afec20bd6cc7d32cdb26c6ad2e93e437d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec20bd6cc7d32cdb26c6ad2e93e437d">&#9670;&nbsp;</a></span>INSTR_CREATE_incp_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_incp_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_incp, Rdn, Rdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCP    &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a33b9ad6e6a257c5b61bb5e2786d6c786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b9ad6e6a257c5b61bb5e2786d6c786">&#9670;&nbsp;</a></span>INSTR_CREATE_incp_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_incp_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_incp, Zdn, Zdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCP    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a687ae57e139a656137b55b4281892922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687ae57e139a656137b55b4281892922">&#9670;&nbsp;</a></span>INSTR_CREATE_incw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_incw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCW    &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aed67711baaeca49fe784c58852c09647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed67711baaeca49fe784c58852c09647">&#9670;&nbsp;</a></span>INSTR_CREATE_incw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_incw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_incw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INCW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INCW    &lt;Zdn&gt;.S{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa6ea04f4da03a3add4721bf257696f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ea04f4da03a3add4721bf257696f62">&#9670;&nbsp;</a></span>INSTR_CREATE_index_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_index_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_or_imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_or_imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_index, Zd, Rn_or_imm, Rm_or_imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INDEX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INDEX   &lt;Zd&gt;.&lt;Ts&gt;, #&lt;imm1&gt;, #&lt;imm2&gt;
*    INDEX   &lt;Zd&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;R&gt;&lt;m&gt;
*    INDEX   &lt;Zd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, #&lt;imm&gt;
*    INDEX   &lt;Zd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Rn_or_imm</td><td>The first source operand. Can be W (Word, 32 bits) or X (Extended, 64 bits) register or a 5-bit signed immediate in the range -16 to 15. </td></tr>
    <tr><td class="paramname">Rm_or_imm</td><td>The second source operand. Can be W (Word, 32 bits) or X (Extended, 64 bits) register or a 5-bit signed immediate in the range -16 to 15. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5fe8baf75296cc37aae9935fe98f7c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe8baf75296cc37aae9935fe98f7c49">&#9670;&nbsp;</a></span>INSTR_CREATE_insr_sve_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_insr_sve_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_insr, Zd, Zd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a INSR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INSR    &lt;Zdn&gt;.&lt;T&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The second source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Rm</td><td>The source vector register. Can be X (Extended, 64 bits) or W (Word, 32 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a299000f5c0f8c7c7f8b7e5aee132fbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299000f5c0f8c7c7f8b7e5aee132fbcf">&#9670;&nbsp;</a></span>INSTR_CREATE_insr_sve_simd_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_insr_sve_simd_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_insr, Zdn, Zdn, Vm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an INSR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    INSR    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;V&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The second source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Vm</td><td>The first source register. Can be S (singleword, 32 bits), B (byte, 8 bits), D (doubleword, 64 bits) or H (halfword, 16 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aacec29ce0992395d72ab333c7e9f15bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacec29ce0992395d72ab333c7e9f15bd">&#9670;&nbsp;</a></span>INSTR_CREATE_irg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_irg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_irg, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an IRG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   IRG     &lt;Xd|SP&gt;, &lt;Xn|SP&gt;{, &lt;Xm&gt;}
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeb19ba7382517956fde5e1abed81e9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb19ba7382517956fde5e1abed81e9fc">&#9670;&nbsp;</a></span>INSTR_CREATE_lasta_sve_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lasta_sve_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lasta, Rd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LASTA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LASTA   &lt;R&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination vector register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aaa41cda391ed4e772f094415fff21e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa41cda391ed4e772f094415fff21e34">&#9670;&nbsp;</a></span>INSTR_CREATE_lasta_sve_simd_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lasta_sve_simd_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lasta, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LASTA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LASTA   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be D (doubleword, 64 bits), B (byte, 8 bits), S (singleword, 32 bits) or H (halfword, 16 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af0330b4d301b9cb6e6345aab0e04a114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0330b4d301b9cb6e6345aab0e04a114">&#9670;&nbsp;</a></span>INSTR_CREATE_lastb_sve_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lastb_sve_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lastb, Rd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LASTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LASTB   &lt;R&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination vector register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a72d87cc7aa439c07bcaff3cdbb811765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d87cc7aa439c07bcaff3cdbb811765">&#9670;&nbsp;</a></span>INSTR_CREATE_lastb_sve_simd_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lastb_sve_simd_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lastb, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LASTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LASTB   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be D (doubleword, 64 bits), B (byte, 8 bits), S (singleword, 32 bits) or H (halfword, 16 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1d73cb1c8c7db48787d942cdc03311e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d73cb1c8c7db48787d942cdc03311e2">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1_multi_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1_multi_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">q, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1, q, r, s)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD1 instruction to load multiple single element structures to one vector register, e.g. LD1 {V0.4H},[X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">q</td><td>The destination vector register operand. </td></tr>
    <tr><td class="paramname">r</td><td>The source memory operand. </td></tr>
    <tr><td class="paramname">s</td><td>The size of the vector element. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a79909d7091dfe2ecdecf8960002c3ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79909d7091dfe2ecdecf8960002c3ce0">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1b, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1B    { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD1B    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD1B    { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD1B    { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1B    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1B    { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LD1B    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LD1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LD1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LD1B    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_1) For the B element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the H element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the S element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) For the D element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64)) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa7991e37222de18a0e9277d0091a8dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7991e37222de18a0e9277d0091a8dfa">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1d, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LD1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3]
*    LD1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LD1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #3]
*    LD1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LD1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    LD1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 8), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #3] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the variant &lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab82eee44f30406b89c8819821779322c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82eee44f30406b89c8819821779322c">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1h, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LD1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LD1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1]
*    LD1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LD1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1]
*    LD1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LD1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1]
*    LD1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
*    LD1H    { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD1H    { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variants: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> /8/16/32), 1) For the H element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the S element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the D element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac76761da15357473757a91e2ab50c956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76761da15357473757a91e2ab50c956">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rb, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RB   { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RB   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RB   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RB   { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa8ba7eea47cb79590b3e9e1a18f15375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ba7eea47cb79590b3e9e1a18f15375">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rd, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RD   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_8) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a14f5465747473e02c8d7d3bdb0f7e697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f5465747473e02c8d7d3bdb0f7e697">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rh_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rh_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rh, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RH   { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RH   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_2) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af16ca503a92b60f8ec752e6d9697d7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16ca503a92b60f8ec752e6d9697d7d9">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rob_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rob_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rob, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1ROB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1ROB  { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6a6bcfdcd35f40545c4ea471c056dab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6bcfdcd35f40545c4ea471c056dab7">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rqb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rqb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqb, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RQB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RQB  { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;}]
*    LD1RQB  { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;}] variant: opnd_create_base_disp_aarch64( Xn, DR_REG_NULL, DR_EXTEND_UXTX, false, 0, 0, OPSZ_16) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_shift_aarch64( Xn, Xm, DR_EXTEND_UXTX, false, 0, 0, OPSZ_16, 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a78c82c664db18ee7c10548012d66075a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c82c664db18ee7c10548012d66075a">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rqd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rqd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqd, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RQD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RQD  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;}]
*    LD1RQD  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;}] variant: opnd_create_base_disp_aarch64( Xn, DR_REG_NULL, DR_EXTEND_UXTX, false, 0, 0, OPSZ_16) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64( Xn, Xm, DR_EXTEND_UXTX, true, 0, 0, OPSZ_16, 3) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a91b0a52dc994dc7835062170748a6ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b0a52dc994dc7835062170748a6ebd">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rqh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rqh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqh, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RQH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RQH  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;}]
*    LD1RQH  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;}] variant: opnd_create_base_disp_aarch64( Xn, DR_REG_NULL, DR_EXTEND_UXTX, false, 0, 0, OPSZ_16) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64( Xn, Xm, DR_EXTEND_UXTX, true, 0, 0, OPSZ_16, 1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a81a8bf3568ea65dc25ece8058a2ddce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a8bf3568ea65dc25ece8058a2ddce5">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rqw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rqw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rqw, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RQW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RQW  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;}]
*    LD1RQW  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;}] variant: opnd_create_base_disp_aarch64( Xn, DR_REG_NULL, DR_EXTEND_UXTX, false, 0, 0, OPSZ_16) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64( Xn, Xm, DR_EXTEND_UXTX, true, 0, 0, OPSZ_16, 2) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a56e5716e21a0c98b006178cca318f1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56e5716e21a0c98b006178cca318f1d1">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rsb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rsb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rsb, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RSB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RSB  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RSB  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RSB  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6cc84c1181c35b37038862eba567d8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc84c1181c35b37038862eba567d8a9">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rsh_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rsh_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rsh, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RSH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RSH  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RSH  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_2) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af17efb8eca1875e61f63eec65bd7e62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17efb8eca1875e61f63eec65bd7e62f">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rsw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rsw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rsw, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RSW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RSW  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_4) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0c558d32c2535f58b73400c5add1260d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c558d32c2535f58b73400c5add1260d">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1rw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1rw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1rw, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1RW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1RW   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
*    LD1RW   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;pimm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_4) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1d1882e914bd763e4f3b3a20494e0288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1882e914bd763e4f3b3a20494e0288">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1sb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1sb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1sb, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1SB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1SB   { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD1SB   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD1SB   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD1SB   { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1SB   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1SB   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1SB   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LD1SB   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LD1SB   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LD1SB   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LD1SB   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_1) For the H element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the S element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) For the D element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64)) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a00e6f7e76df19d11d7b516b5faada286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e6f7e76df19d11d7b516b5faada286">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1sh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1sh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1sh, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1SH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1SH   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LD1SH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LD1SH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1]
*    LD1SH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LD1SH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1]
*    LD1SH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LD1SH   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1]
*    LD1SH   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
*    LD1SH   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD1SH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD1SH   { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1SH   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16/32), 1) depending on Zt's element size. For the S element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the D element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a85cf96443713e8fcbf646ff8238541ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cf96443713e8fcbf646ff8238541ad">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1sw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1sw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1sw, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1SW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1SW   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LD1SW   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    LD1SW   { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad72d46799a75ff13856dc4f8991e2773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72d46799a75ff13856dc4f8991e2773">&#9670;&nbsp;</a></span>INSTR_CREATE_ld1w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld1w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ld1w, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD1W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LD1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LD1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #2]
*    LD1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LD1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #2]
*    LD1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LD1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #2]
*    LD1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
*    LD1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    LD1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    LD1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LD1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 8), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8/16), 2) depending on Zt's element size. For the S element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the D element size [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2fc15e6ca4c1440827cd63b82e2a4ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc15e6ca4c1440827cd63b82e2a4ad8">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_ld2, Vt1, Vt2, Xn, index, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD2 instruction to load a 2-element structure to the index of two vector registers, e.g. LD2 {V0.4H, V1.4H}[5], [X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt1 and Vt2. </td></tr>
    <tr><td class="paramname">index</td><td>The vector element index. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9c7e813a828e1aeb8727784db59caa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7e813a828e1aeb8727784db59caa36">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a976d788d99400de750150068ed547829">instr_create_3dst_5src</a>(dc, OP_ld2, Vt1, Vt2, Xn, Xnd, index, Xn, offset, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD2 instruction to load a 2-element structure to the index of two vector registers with post-indexing, e.g. LD2 {V0.4H, V1.4H}[5], [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or register to load into Vt and Vt2. </td></tr>
    <tr><td class="paramname">Xnd</td><td>The disposition of Xn. </td></tr>
    <tr><td class="paramname">index</td><td>The index of the destination vectors. </td></tr>
    <tr><td class="paramname">offset</td><td>The post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6f566536bcee68a7603923282836ddcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f566536bcee68a7603923282836ddcc">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2_multi_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2_multi_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">disp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a6c7ca3f0fd739b17eb90645e758cb3da">instr_create_3dst_4src</a>(dc, OP_ld2, Vt1, Vt2, Xn, disp, Xn, offset, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD2 instruction to load multiple 2-element structures to two vector registers with post-indexing, e.g. LD2 {V0.4H, V1.4H}, [X0], #32. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt1 and Vt2. </td></tr>
    <tr><td class="paramname">disp</td><td>The disposition of Xn. </td></tr>
    <tr><td class="paramname">offset</td><td>The post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4f158fe398b7c7a1a7db5a9987988e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f158fe398b7c7a1a7db5a9987988e5c">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2b, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD2B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD2B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD2B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7e141a9dc19397a66b1f43b6c01756e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e141a9dc19397a66b1f43b6c01756e3">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2d, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD2D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD2D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    LD2D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a361887376e32ceb9b7ee7e6bb0a43dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361887376e32ceb9b7ee7e6bb0a43dd0">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2h, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD2H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD2H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD2H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a962e3df116976cbb0b61299ca3f47155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962e3df116976cbb0b61299ca3f47155">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2r</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2r</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2r, Vt1, Vt2, Xn, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD2R instruction to load and replicate a single 2-element structure to all lanes of two vector registers, e.g. LD2R {V0.4H, V1.4H}, [X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt1 and Vt2. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3638242688513dfe9832c16a3d902aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3638242688513dfe9832c16a3d902aa2">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2r_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2r_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a6c7ca3f0fd739b17eb90645e758cb3da">instr_create_3dst_4src</a>(dc, OP_ld2r, Vt1, Vt2, Xn, Xnd, Xn, Xm, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD2R instruction to load and replicate a single 2-element structure to all lanes of two vector registers with post-indexing , e.g. LD2R {V0.4H, V1.4H}, [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt and Vt2. </td></tr>
    <tr><td class="paramname">Xnd</td><td>Disposition of Xn. </td></tr>
    <tr><td class="paramname">Xm</td><td>The post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a77011f335227cf32dc00982331e7ecec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77011f335227cf32dc00982331e7ecec">&#9670;&nbsp;</a></span>INSTR_CREATE_ld2w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld2w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a>(dc, OP_ld2w, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LD2W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD2W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    LD2W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 4)) opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad310d8c79c4e7cc7d3e38a5a0b28f707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad310d8c79c4e7cc7d3e38a5a0b28f707">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a47af65dc21d4bd6534dc0659835d3ef0">instr_create_3dst_3src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, index, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD3 instruction to load a single 3-element structure to the index of three vector registers, e.g. LD3 {V0.4H, V1.4H, V2.4H}[15], [X0].</p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The GPR to load into Vt1, Vt2 and Vt3. </td></tr>
    <tr><td class="paramname">index</td><td>The index of the destination vectors. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac4990e04f39c7d65ff3b5c10fd98ee6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4990e04f39c7d65ff3b5c10fd98ee6f">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a92fe366f58bfc16e5d024ba18208b431">instr_create_4dst_5src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, Xnd, index, Xn, offset, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD3 instruction to load a single 3-element structure to the index of three vector registers with post-index offset, e.g. LD3 {V0.4H, V1.4H, V2.4H}[15], [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The register to load into Vt, Vt2 and Vt3. </td></tr>
    <tr><td class="paramname">index</td><td>The immediate or GPR post-index offset. </td></tr>
    <tr><td class="paramname">Xnd</td><td>The disposition of Xn. </td></tr>
    <tr><td class="paramname">offset</td><td>The immediate or GPR post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1b31740f2009b00b9153f40e15d0a843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b31740f2009b00b9153f40e15d0a843">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3_multi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3_multi</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD3 instruction to load multiple 3-element structures from memory to three vector register, e.g. LD3 {V0.4H, V1.4H, V2.4H}, [X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt1, Vt2 and Vt3. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3effd3907fa44dd6e3d82eb4c885cf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3effd3907fa44dd6e3d82eb4c885cf40">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3_multi_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3_multi_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a803c6fc78c39eafc40555f498f5ed04d">instr_create_4dst_4src</a>(dc, OP_ld3, Vt1, Vt2, Vt3, Xn, Xnd, Xn, Xm, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD3 instruction to load multiple 3-element structures from memory to the index of three vector registers with post-index offset, e.g. LD3 {V0.4H, V1.4H, V2.4H}, [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt1, Vt2 and Vt3. </td></tr>
    <tr><td class="paramname">Xnd</td><td>The disposition of Xn. </td></tr>
    <tr><td class="paramname">Xm</td><td>The post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a413db0123cae4e515be61036152a081a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413db0123cae4e515be61036152a081a">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3b, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD3B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD3B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD3B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) For the [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adcb3af9317026967876067b568b4e7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcb3af9317026967876067b568b4e7e0">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3d, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD3D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD3D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    LD3D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3ce675c1be066228f67f31d10c571a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce675c1be066228f67f31d10c571a40">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3h, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD3H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD3H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD3H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3351ea7af4aad775dfc08980bd9d0e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3351ea7af4aad775dfc08980bd9d0e95">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3r</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3r</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3r, Vt1, Vt2, Vt3, Xn, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD3 instruction to load and replicate a single 3-element structure to the index of three vector registers, e.g. LD3 {V0.4H, V1.4H, V2.4H}[15], [X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt1, Vt2 and Vt3. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0b3fca5f9c6e973b1deff75013ea6cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3fca5f9c6e973b1deff75013ea6cb3">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3r_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3r_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a803c6fc78c39eafc40555f498f5ed04d">instr_create_4dst_4src</a>(dc, OP_ld3r, Vt1, Vt2, Vt3, Xn, Xnd, Xn, offset, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD3 instruction to load and replicate a single 3-element structure to the index of three vector registers with post-index offset, e.g. LD3 {V0.4H, V1.4H, V2.4H}[15], [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into Vt1, Vt2 and Vt3. </td></tr>
    <tr><td class="paramname">Xnd</td><td>The disposition of Xn. </td></tr>
    <tr><td class="paramname">offset</td><td>The immediate or GPR post-index offset </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a87985a921ea527efe0b10bc31fd99241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87985a921ea527efe0b10bc31fd99241">&#9670;&nbsp;</a></span>INSTR_CREATE_ld3w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld3w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a>(dc, OP_ld3w, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD3W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD3W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    LD3W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aacafd59755854b123377eda9f470e1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacafd59755854b123377eda9f470e1c4">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad948dcaad8d5a7f1ae70750bb1834e86">instr_create_4dst_3src</a>(dc, OP_ld4, Vt1, Vt2, Vt3, Vt4, Xn, index, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD4 instruction to load single or multiple 4-element structures to four vector registers, e.g. LD4 {V0.4H, V1.4H, V2.4H, V3.4H}, [X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt4</td><td>The fourth destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or register to load into the destination vectors. </td></tr>
    <tr><td class="paramname">index</td><td>The immediate or GPR post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a07e5897206c663009c4d104fd9656da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e5897206c663009c4d104fd9656da8">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a4e7a3b0fe8aba75d1d25081422a6063c">instr_create_5dst_5src</a>(dc, OP_ld4, Vt1, Vt2, Vt3, Vt4, Xn, Xnd, index, Xn, offset, \</div>
<div class="line">                           elsz)</div>
</div><!-- fragment --><p>Creates an Advanced SIMD (NEON) LD4 instruction to load a single 4-element structures to four vector registers with post-index, e.g. LD4 {V0.4H, V1.4H, V2.4H, V3.4H}, [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt4</td><td>The fourth destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into the destination vectors. </td></tr>
    <tr><td class="paramname">Xnd</td><td>The disposition of Xn. </td></tr>
    <tr><td class="paramname">index</td><td>The index of the destination vectors. </td></tr>
    <tr><td class="paramname">offset</td><td>The post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a81de1abcbe39c6992758898a97030845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81de1abcbe39c6992758898a97030845">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4_multi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4_multi</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4, Vt1, Vt2, Vt3, Vt4, Xn, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD4 instruction to load single or multiple 4-element structures to four vector registers, e.g. LD4 {V0.4H, V1.4H, V2.4H, V3.4H}, [X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt4</td><td>The fourth destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or register to load into the destination vectors. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab21703bb9fdf83e439aea77e31e4fd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab21703bb9fdf83e439aea77e31e4fd3b">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4_multi_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4_multi_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a70781d2a018072db770f63d7588d25b7">instr_create_5dst_4src</a>(dc, OP_ld4, Vt1, Vt2, Vt3, Vt4, Xn, Xnd, Xn, offset, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD4 instruction to load multiple 4-element structures to four vector registers with post-index, e.g. LD4 {V0.4H, V1.4H, V2.4H, V3.4H}, [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt4</td><td>The fourth destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into the destination vectors </td></tr>
    <tr><td class="paramname">Xnd</td><td>The disposition of Xn </td></tr>
    <tr><td class="paramname">offset</td><td>The post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac43d74d93178f60815cfa4f1564154c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43d74d93178f60815cfa4f1564154c3">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4b, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                  \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD4B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD4B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B, &lt;Zt4&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LD4B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B, &lt;Zt4&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afb0cae65bc4aedb19ecac741f31c0dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0cae65bc4aedb19ecac741f31c0dd3">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4d, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                  \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD4D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD4D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D, &lt;Zt4&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    LD4D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D, &lt;Zt4&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac9ad173bbce94382525c6c4d2bdbb585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ad173bbce94382525c6c4d2bdbb585">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4h, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                  \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD4H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD4H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H, &lt;Zt4&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LD4H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H, &lt;Zt4&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac5d44bbd384132e3f158f485bd0964b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d44bbd384132e3f158f485bd0964b8">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4r</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4r</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4r, Vt1, Vt2, Vt3, Vt4, Xn, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD4R instruction to load and replicate a single 4-element structure to four vector registers, e.g. LD4R {V0.4H, V1.4H, V2.4H, V3.4H}, [X0]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt4</td><td>The fourth destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or GPR to load into the destination vectors. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adc6c49442db022a0e6c3aa6ea65841c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6c49442db022a0e6c3aa6ea65841c5">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4r_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4r_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vt4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xnd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a70781d2a018072db770f63d7588d25b7">instr_create_5dst_4src</a>(dc, OP_ld4r, Vt1, Vt2, Vt3, Vt4, Xn, Xnd, Xn, offset, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) LD4R instruction to load and replicate a single 4-element structure to four vector registers with post-indexing, e.g. LD4 {V0.4H, V1.4H, V2.4H, V3.4H}, [X0], X1. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vt1</td><td>The first destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt2</td><td>The second destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt3</td><td>The third destination vector register operand. </td></tr>
    <tr><td class="paramname">Vt4</td><td>The fourth destination vector register operand. </td></tr>
    <tr><td class="paramname">Xn</td><td>The stack-pointer or register to load into the destination vectors. </td></tr>
    <tr><td class="paramname">Xnd</td><td>The disposition of Xn. </td></tr>
    <tr><td class="paramname">offset</td><td>The post-index offset. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a270238076513f616264c86bb58869736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270238076513f616264c86bb58869736">&#9670;&nbsp;</a></span>INSTR_CREATE_ld4w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ld4w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a>(dc, OP_ld4w, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                  \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Rn, Pg)</div>
</div><!-- fragment --><p>Creates a LD4W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LD4W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S, &lt;Zt4&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    LD4W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S, &lt;Zt4&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abf913a3be4324b90073e02d48cc37e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf913a3be4324b90073e02d48cc37e0d">&#9670;&nbsp;</a></span>INSTR_CREATE_ldapr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldapr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), OP_ldapr, (Rt), (mem))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPR load-acquire instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPR &lt;Wt&gt;, [&lt;Xn|SP&gt; {,#0}]
*    LDAPR &lt;Xt&gt;, [&lt;Xn|SP&gt; {,#0}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab54b768e24918179f2720627e30ae973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab54b768e24918179f2720627e30ae973">&#9670;&nbsp;</a></span>INSTR_CREATE_ldaprb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldaprb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), OP_ldaprb, (Rt), (mem))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPRB load-acquire byte instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPRB &lt;Wt&gt;, [&lt;Xn|SP&gt; {,#0}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a905082ad834fcf7ea24c722904eb7f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905082ad834fcf7ea24c722904eb7f0f">&#9670;&nbsp;</a></span>INSTR_CREATE_ldaprh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldaprh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>((dc), OP_ldaprh, (Rt), (mem))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPRH load-acquire half-word instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPRH &lt;Wt&gt;, [&lt;Xn|SP&gt; {,#0}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a62f680786f2af66fc3c75ed29b9e0026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f680786f2af66fc3c75ed29b9e0026">&#9670;&nbsp;</a></span>INSTR_CREATE_ldapur</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldapur</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapur, Rt, mem)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPUR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPUR &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
*    LDAPUR &lt;Xt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_4) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afad9d132c731b0946296cf4c3446e793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad9d132c731b0946296cf4c3446e793">&#9670;&nbsp;</a></span>INSTR_CREATE_ldapurb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldapurb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapurb, Rt, mem)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPURB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPURB &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9c32b15bbc66d504a388ece5e5107c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c32b15bbc66d504a388ece5e5107c83">&#9670;&nbsp;</a></span>INSTR_CREATE_ldapurh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldapurh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapurh, Rt, mem)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPURH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPURH &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_2) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac90d9ba916aed7db32b5651a5e6d2bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac90d9ba916aed7db32b5651a5e6d2bc1">&#9670;&nbsp;</a></span>INSTR_CREATE_ldapursb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldapursb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapursb, Rt, mem)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPURSB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPURSB &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
*    LDAPURSB &lt;Xt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a610f5f583320cb7e1ffdbfad2c649143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a610f5f583320cb7e1ffdbfad2c649143">&#9670;&nbsp;</a></span>INSTR_CREATE_ldapursh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldapursh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapursh, Rt, mem)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPURSB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPURSH &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
*    LDAPURSH &lt;Xt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_2) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a518c43f61a9369be90f42bc0ef466941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518c43f61a9369be90f42bc0ef466941">&#9670;&nbsp;</a></span>INSTR_CREATE_ldapursw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldapursw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldapursw, Rt, mem)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDAPURSW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDAPURSW &lt;Xt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The source memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_4) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0a660527aa8bc80b87315a1f808829b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a660527aa8bc80b87315a1f808829b9">&#9670;&nbsp;</a></span>INSTR_CREATE_ldff1b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldff1b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1b, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDFF1B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDFF1B  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;}]
*    LDFF1B  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;}]
*    LDFF1B  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;}]
*    LDFF1B  { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;}]
*    LDFF1B  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LDFF1B  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LDFF1B  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LDFF1B  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LDFF1B  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, &lt;Xm&gt;}] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_1) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, DR_EXTEND_UXTX, 0, opnd_size_from_bytes(dr_get_sve_vl() / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adc214f272472478eafb4d1cc27c59341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc214f272472478eafb4d1cc27c59341">&#9670;&nbsp;</a></span>INSTR_CREATE_ldff1d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldff1d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1d, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDFF1D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDFF1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #3}]
*    LDFF1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LDFF1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3]
*    LDFF1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LDFF1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #3]
*    LDFF1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #3}] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, 1, 0, 0, OPSZ_32, 3) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #3] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af1409f337a1a7e597a9065b2ddf8ab3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1409f337a1a7e597a9065b2ddf8ab3c">&#9670;&nbsp;</a></span>INSTR_CREATE_ldff1h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldff1h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1h, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDFF1H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDFF1H  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #1}]
*    LDFF1H  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #1}]
*    LDFF1H  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #1}]
*    LDFF1H  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LDFF1H  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LDFF1H  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1]
*    LDFF1H  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LDFF1H  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1]
*    LDFF1H  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LDFF1H  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1]
*    LDFF1H  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #1}] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, 1, 0, 0, OPSZ_32, 1) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a02f38dcda33c157b62f764be30f541e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f38dcda33c157b62f764be30f541e4">&#9670;&nbsp;</a></span>INSTR_CREATE_ldff1sb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldff1sb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1sb, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDFF1SB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDFF1SB { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;}]
*    LDFF1SB { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;}]
*    LDFF1SB { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;}]
*    LDFF1SB { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LDFF1SB { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LDFF1SB { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LDFF1SB { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LDFF1SB { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, &lt;Xm&gt;}] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, false, 0, 0, OPSZ_1) opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad2026bc4ab3a1228a855554d9578f798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2026bc4ab3a1228a855554d9578f798">&#9670;&nbsp;</a></span>INSTR_CREATE_ldff1sh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldff1sh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1sh, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDFF1SH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDFF1SH { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #1}]
*    LDFF1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #1}]
*    LDFF1SH { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LDFF1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LDFF1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1]
*    LDFF1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LDFF1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1]
*    LDFF1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LDFF1SH { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1]
*    LDFF1SH { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #1}] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, 1, 0, 0, OPSZ_16, 1) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa50eefa5498e096a839ad3d848b2f67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50eefa5498e096a839ad3d848b2f67c">&#9670;&nbsp;</a></span>INSTR_CREATE_ldff1sw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldff1sw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1sw, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDFF1SW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDFF1SW { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #2}]
*    LDFF1SW { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    LDFF1W  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #2]
*    LDFF1W  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    LDFF1W  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #2]
*    LDFF1W  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    LDFF1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #2]
*    LDFF1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #2}] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, 1, 0, 0, OPSZ_16, 2) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5f7b17e0ece97b791b08462df3f20f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7b17e0ece97b791b08462df3f20f84">&#9670;&nbsp;</a></span>INSTR_CREATE_ldff1w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldff1w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldff1w, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDFF1W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDFF1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #2}]
*    LDFF1W  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #2}]
*    LDFF1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    LDFF1W  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;{, &lt;Xm&gt;, LSL #2}] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, 1, 0, 0, OPSZ_32, 2) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 8), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a94ca855d31d4cfa2288847f0dc998663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ca855d31d4cfa2288847f0dc998663">&#9670;&nbsp;</a></span>INSTR_CREATE_ldg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldg, Rt, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   LDG     &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The source base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, simm, 0, OPSZ_0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a351b41d58b0d7a0ad2ef9ce485302dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351b41d58b0d7a0ad2ef9ce485302dd8">&#9670;&nbsp;</a></span>INSTR_CREATE_ldlar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldlar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldlar, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDLAR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDLAR   &lt;Wt&gt;, [&lt;Xn|SP&gt;]
*    LDLAR   &lt;Xt&gt;, [&lt;Xn|SP&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The first destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits)</td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be X (Extended, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab462c7a6d52e799c2e0672d99eba4e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab462c7a6d52e799c2e0672d99eba4e9c">&#9670;&nbsp;</a></span>INSTR_CREATE_ldlarb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldlarb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldlarb, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDLARB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDLARB  &lt;Wt&gt;, [&lt;Xn|SP&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The first destination register, W (Word, 32 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3e13251cacf0f2df6788b125e2f6b353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e13251cacf0f2df6788b125e2f6b353">&#9670;&nbsp;</a></span>INSTR_CREATE_ldlarh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldlarh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldlarh, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDLARH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDLARH  &lt;Wt&gt;, [&lt;Xn|SP&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The first destination register, W (Word, 32 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6b12f996926a56832385c7489f0dbc37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b12f996926a56832385c7489f0dbc37">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnf1b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnf1b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1b, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNF1B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNF1B  { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1B  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1B  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1B  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: For the B element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the H element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the S element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) For the D element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5b4cd064d474170f77f3acf6649c68db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4cd064d474170f77f3acf6649c68db">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnf1d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnf1d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1d, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNF1D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNF1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a957a3d3c926d2f4a7897a8c566f8aa68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957a3d3c926d2f4a7897a8c566f8aa68">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnf1h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnf1h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1h, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNF1H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNF1H  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1H  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1H  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: For the H element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the S element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the D element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa7721d9711ff0b8c60c780cf81e049c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7721d9711ff0b8c60c780cf81e049c5">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnf1sb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnf1sb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1sb, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNF1SB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNF1SB { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1SB { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1SB { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: For the H element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the S element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) For the D element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a97e96c5181e018ad6849e0a93ae8735d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e96c5181e018ad6849e0a93ae8735d">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnf1sh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnf1sh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1sh, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNF1SH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNF1SH { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: For the S element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) For the D element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2b63020d70dabff939885d2ef7c7c87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b63020d70dabff939885d2ef7c7c87b">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnf1sw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnf1sw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1sw, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNF1SW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNF1SW { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1953e3c29daada04b18341b671c88d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1953e3c29daada04b18341b671c88d14">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnf1w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnf1w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnf1w, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNF1W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNF1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    LDNF1W  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: For the S element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the D element size variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3697ca93b1644d394415d91e1f70ba24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3697ca93b1644d394415d91e1f70ba24">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnt1b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnt1b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1b, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNT1B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNT1B  { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    LDNT1B  { &lt;Zt&gt;.B }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af12bca3baaf300f5d950e70a3fb49c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af12bca3baaf300f5d950e70a3fb49c65">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnt1d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnt1d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1d, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNT1D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNT1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    LDNT1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a47f24724448bd1d19ceac7316852379c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f24724448bd1d19ceac7316852379c">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnt1h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnt1h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1h, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNT1H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNT1H  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    LDNT1H  { &lt;Zt&gt;.H }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a87b2ad110afc696900939ef24943eb45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b2ad110afc696900939ef24943eb45">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnt1sb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnt1sb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1sb, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNT1SB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   LDNT1SB { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, &lt;Xm&gt;}]
   LDNT1SB { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, &lt;Xm&gt;}]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with a register offset, constructed with the function: opnd_create_vector_base_disp_aarch64(Zn, Rm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_4, 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aaada2e6fb0b9c64e779888fbfb02222a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaada2e6fb0b9c64e779888fbfb02222a">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnt1sh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnt1sh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1sh, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNT1SH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   LDNT1SH { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, &lt;Xm&gt;}]
   LDNT1SH { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.S{, &lt;Xm&gt;}]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with a register offset, constructed with the function: opnd_create_vector_base_disp_aarch64(Zn, Rm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_8, 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a59ec2a8e438e8845325ab8deee6ca37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ec2a8e438e8845325ab8deee6ca37b">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnt1sw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnt1sw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1sw, Zt, Zn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNT1SW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   LDNT1SW { &lt;Zt&gt;.D }, &lt;Pg&gt;/Z, [&lt;Zn&gt;.D{, &lt;Xm&gt;}]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector base register with a register offset, constructed with the function: opnd_create_vector_base_disp_aarch64(Zn, Rm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_16, 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac9abe9006581bead8490a74360dec2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9abe9006581bead8490a74360dec2f9">&#9670;&nbsp;</a></span>INSTR_CREATE_ldnt1w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldnt1w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ldnt1w, Zt, Rn, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDNT1W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDNT1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    LDNT1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;/Z, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9836c372ac3ee780fe4483376e791dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9836c372ac3ee780fe4483376e791dea">&#9670;&nbsp;</a></span>INSTR_CREATE_ldpsw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldpsw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a47af65dc21d4bd6534dc0659835d3ef0">instr_create_3dst_3src</a>(dc, OP_ldpsw, Xt1, Xt2, Xn, Xr, Xn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDPSW floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Xt1</td><td>The first GPR output register. </td></tr>
    <tr><td class="paramname">Xt2</td><td>The second GPR output register. </td></tr>
    <tr><td class="paramname">Xn</td><td>The input Stack-pointer or GPR register. </td></tr>
    <tr><td class="paramname">Xr</td><td>The disposition of the input Stack-pointer or GPR register. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate integer offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a401d24353c7f8c99fbc34c108b077bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a401d24353c7f8c99fbc34c108b077bda">&#9670;&nbsp;</a></span>INSTR_CREATE_ldpsw_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldpsw_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xt1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a2a59f597dc596760981fdc1ea2ea296c">instr_create_2dst_1src</a>(dc, OP_ldpsw, Xt1, Xt2, Xn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDPSW floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>dc </td></tr>
    <tr><td class="paramname">Xt1</td><td>The first GPR output register. </td></tr>
    <tr><td class="paramname">Xt2</td><td>The second GPR output register. </td></tr>
    <tr><td class="paramname">Xn</td><td>The disposition of the input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a33b524b0d2cd44796ee7aff471a13314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b524b0d2cd44796ee7aff471a13314">&#9670;&nbsp;</a></span>INSTR_CREATE_ldr_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldr_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1c9e670f9ab49d768b74b280db5cae1a">OP_ldr</a>, Rt, Xn, Rn, Xn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an LDR immediate instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The output register. </td></tr>
    <tr><td class="paramname">Xn</td><td>The input register or stack pointer </td></tr>
    <tr><td class="paramname">Rn</td><td>The input memory disposition. </td></tr>
    <tr><td class="paramname">imm</td><td>Immediate int of the input register offset </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a06a1e1ebb0404a57d2ff24f25bf16232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06a1e1ebb0404a57d2ff24f25bf16232">&#9670;&nbsp;</a></span>INSTR_CREATE_ldraa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldraa</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldraa, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDRAA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDRAA   &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_8) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a396b707fd01ad83bfaecc62edcd8d8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396b707fd01ad83bfaecc62edcd8d8d5">&#9670;&nbsp;</a></span>INSTR_CREATE_ldraa_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldraa_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_ldraa, Rt, Xn, Rn, Xn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDRAA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDRAA   &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]!
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Xn</td><td>The base register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The base register with an immediate offset, constructed with the function: opnd_create_base_disp(Xn, DR_REG_NULL, 0, simm, OPSZ_8) </td></tr>
    <tr><td class="paramname">simm</td><td>The immediate offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a654cdd23463dce2bfc3898905107e53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a654cdd23463dce2bfc3898905107e53e">&#9670;&nbsp;</a></span>INSTR_CREATE_ldrab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldrab</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ldrab, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDRAB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDRAB   &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_8) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a588ac3f29e335b4fa1083879ad404dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588ac3f29e335b4fa1083879ad404dde">&#9670;&nbsp;</a></span>INSTR_CREATE_ldrab_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ldrab_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_ldrab, Rt, Xn, Rn, Xn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LDRAB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LDRAB   &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]!
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Xn</td><td>The base register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The base register with an immediate offset, constructed with the function: opnd_create_base_disp(Xn, DR_REG_NULL, 0, simm, OPSZ_8) </td></tr>
    <tr><td class="paramname">simm</td><td>The immediate offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0b5057671e3df51cec382a66e4ec77dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5057671e3df51cec382a66e4ec77dc">&#9670;&nbsp;</a></span>INSTR_CREATE_lsl_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsl_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSL     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5a41b7dd5258b13e347ed72421afb8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a41b7dd5258b13e347ed72421afb8db">&#9670;&nbsp;</a></span>INSTR_CREATE_lsl_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsl_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSL     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acf83cfa0a4d2c148c9266fce9bd85039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf83cfa0a4d2c148c9266fce9bd85039">&#9670;&nbsp;</a></span>INSTR_CREATE_lsl_sve_pred_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsl_sve_pred_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSL     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afbbed864e6c791f2bed51a47c080d06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbed864e6c791f2bed51a47c080d06a">&#9670;&nbsp;</a></span>INSTR_CREATE_lsl_sve_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsl_sve_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6a2f6965a25ec30ef5f11ed518760171">OP_lsl</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSL     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aed9d5eaf4a73d2fcb4e9d126a66c7f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9d5eaf4a73d2fcb4e9d126a66c7f5c">&#9670;&nbsp;</a></span>INSTR_CREATE_lslr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lslr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_lslr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSLR    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a496fec7da660bab2c20eca3d1e1581b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496fec7da660bab2c20eca3d1e1581b1">&#9670;&nbsp;</a></span>INSTR_CREATE_lsr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSR     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm, one indexed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af789624ee5c0baba4c2b81bcd88c72a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af789624ee5c0baba4c2b81bcd88c72a8">&#9670;&nbsp;</a></span>INSTR_CREATE_lsr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSR     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a911de167cfecf2a2021838f598088310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911de167cfecf2a2021838f598088310">&#9670;&nbsp;</a></span>INSTR_CREATE_lsr_sve_pred_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsr_sve_pred_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSR     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae12b78c6d117046f6dbad98c2312a3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae12b78c6d117046f6dbad98c2312a3e3">&#9670;&nbsp;</a></span>INSTR_CREATE_lsr_sve_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsr_sve_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaada57e82a706e12d83c4ab93d330f085">OP_lsr</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSR     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aedb86a691d3ccbce6598333bad65b7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb86a691d3ccbce6598333bad65b7e2">&#9670;&nbsp;</a></span>INSTR_CREATE_lsrr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_lsrr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_lsrr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a LSRR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    LSRR    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a372619de69bae4c78b95e013b198ec48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372619de69bae4c78b95e013b198ec48">&#9670;&nbsp;</a></span>INSTR_CREATE_mad_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mad_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Za&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_mad, Zdn, Zdn, Pg, Zm, Za)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MAD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MAD     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Za&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Za</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3812245c580c4c808bd6f60dbe53e0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3812245c580c4c808bd6f60dbe53e0de">&#9670;&nbsp;</a></span>INSTR_CREATE_match_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_match_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_match, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MATCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   MATCH   &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b or P.h. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b or Z.h. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac6623c5e9e40cc485764adab0486c4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6623c5e9e40cc485764adab0486c4ba">&#9670;&nbsp;</a></span>INSTR_CREATE_mla_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mla_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea31e7e26dc21e2a937396bd44aa3ddbe8">OP_mla</a>, Zda, Zda, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MLA     &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8749b92f4a091adb747d2b16b277c9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8749b92f4a091adb747d2b16b277c9e0">&#9670;&nbsp;</a></span>INSTR_CREATE_mla_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mla_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea31e7e26dc21e2a937396bd44aa3ddbe8">OP_mla</a>, Rd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MLA vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. The instruction also reads this register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeb6b99c3c78f103f098e102a07d0f585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb6b99c3c78f103f098e102a07d0f585">&#9670;&nbsp;</a></span>INSTR_CREATE_mls_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mls_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ead0e9d73723ad463d10945c66ca5abd23">OP_mls</a>, Zda, Zda, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MLS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MLS     &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a25ef07bd3ab31694c27daa729e2092ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ef07bd3ab31694c27daa729e2092ed">&#9670;&nbsp;</a></span>INSTR_CREATE_mls_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mls_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ead0e9d73723ad463d10945c66ca5abd23">OP_mls</a>, Rd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MLS vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. The instruction also reads this register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a99714675409db183ac50dd127812da81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99714675409db183ac50dd127812da81">&#9670;&nbsp;</a></span>INSTR_CREATE_mov_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mov_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="code" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Pd,    \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#a3408612a2953255e7c3572cf76d296c1">opnd_create_predicate_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Pn), <span class="keyword">false</span>), Pn, Pn)</div>
</div><!-- fragment --><p>Creates an MOV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MOV     &lt;Pd&gt;.B, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab7d095f0e70a9c0a5281a780398441d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d095f0e70a9c0a5281a780398441d9">&#9670;&nbsp;</a></span>INSTR_CREATE_movprfx_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_movprfx_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_movprfx, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MOVPRFX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MOVPRFX &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/&lt;ZM&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5a82bdae6a7b6f070e3cd00fcaad5747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a82bdae6a7b6f070e3cd00fcaad5747">&#9670;&nbsp;</a></span>INSTR_CREATE_movprfx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_movprfx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_movprfx, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MOVPRFX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MOVPRFX &lt;Zd&gt;, &lt;Zn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af3bfff7ca01a63ed68c99d281d9a1612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3bfff7ca01a63ed68c99d281d9a1612">&#9670;&nbsp;</a></span>INSTR_CREATE_movs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_movs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac96c42b4e0362fd9d7f86d59aaa44746">OP_ands</a>, Pd, Pg, Pn, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an MOVS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MOVS    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a13e5e36062330e8232bdf9d8738d4862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e5e36062330e8232bdf9d8738d4862">&#9670;&nbsp;</a></span>INSTR_CREATE_msb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_msb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Za&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_msb, Zdn, Zdn, Pg, Zm, Za)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MSB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MSB     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zm&gt;.&lt;Ts&gt;, &lt;Za&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Za</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aabf50c5be4cfc0f81a40e09612d1a94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf50c5be4cfc0f81a40e09612d1a94a">&#9670;&nbsp;</a></span>INSTR_CREATE_mul_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mul_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ae0a7af6112e465dece6e607bba0a8a42">OP_mul</a>, Zdn, Zdn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MUL     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7dbe31a111bf71b84d0899c3f38f49b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbe31a111bf71b84d0899c3f38f49b0">&#9670;&nbsp;</a></span>INSTR_CREATE_mul_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mul_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ae0a7af6112e465dece6e607bba0a8a42">OP_mul</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    MUL     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4128728eeda6747956885da7d3450bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4128728eeda6747956885da7d3450bce">&#9670;&nbsp;</a></span>INSTR_CREATE_mul_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_mul_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ae0a7af6112e465dece6e607bba0a8a42">OP_mul</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a MUL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abd6c13f74401a49e113fcd13e21342b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6c13f74401a49e113fcd13e21342b3">&#9670;&nbsp;</a></span>INSTR_CREATE_nand_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_nand_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nand, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NAND instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    NAND    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4d769eb9c485fabdf32b2e336bfd5427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d769eb9c485fabdf32b2e336bfd5427">&#9670;&nbsp;</a></span>INSTR_CREATE_nands_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_nands_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nands, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NANDS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    NANDS   &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad9c8d1512ff91954b571c54a3cb243b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c8d1512ff91954b571c54a3cb243b6">&#9670;&nbsp;</a></span>INSTR_CREATE_nbsl_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_nbsl_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zk&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nbsl, Zdn, Zdn, Zm, Zk)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NBSL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    NBSL    &lt;Zdn&gt;.D, &lt;Zdn&gt;.D, &lt;Zm&gt;.D, &lt;Zk&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zk</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad63fb138d06a01dce2fa227c16e5b89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63fb138d06a01dce2fa227c16e5b89d">&#9670;&nbsp;</a></span>INSTR_CREATE_neg_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_neg_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a45f5d63ce2782d97b64b3e6926d8e7a5">OP_neg</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NEG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    NEG     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae7c715f48028ab98026500651f230438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c715f48028ab98026500651f230438">&#9670;&nbsp;</a></span>INSTR_CREATE_nmatch_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_nmatch_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nmatch, Pd, Pg, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NMATCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   NMATCH  &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/Z, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b or P.h. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b or Z.h. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adab389589bdd2f3bcde0c7bbc5e05ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab389589bdd2f3bcde0c7bbc5e05ff4">&#9670;&nbsp;</a></span>INSTR_CREATE_nor_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_nor_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nor, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NOR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    NOR     &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a477e9fd8953e7b173008dcacbfa98960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477e9fd8953e7b173008dcacbfa98960">&#9670;&nbsp;</a></span>INSTR_CREATE_nors_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_nors_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_nors, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NORS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    NORS    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa7d10a1be5cc9fbdd356d1552c93b6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d10a1be5cc9fbdd356d1552c93b6e6">&#9670;&nbsp;</a></span>INSTR_CREATE_not_sve_pred_vec</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_not_sve_pred_vec</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ac45224bdc7ca77a0d8bb2015915ac5b7">OP_not</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a NOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    NOT     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acb7f50a05460ac68cfeda5f2a546bcb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb7f50a05460ac68cfeda5f2a546bcb2">&#9670;&nbsp;</a></span>INSTR_CREATE_orn_sve_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orn_sve_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zdn, Zdn, <a class="el" href="dr__ir__opnd_8h.html#a09e43cc65b71e814a523b41a75449cbc">opnd_invert_immed_int</a>(imm))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORN     &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate logicalImm. The 13 bit immediate defining a 64, 32, 16 or 8 bit mask of 2, 4, 8, 16, 32 or 64 bit fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad43aa3fb824de8ebafbcd6577f52d5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43aa3fb824de8ebafbcd6577f52d5ff">&#9670;&nbsp;</a></span>INSTR_CREATE_orn_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orn_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea196198b74a127fef69b2f92ff28bb4d4">OP_orn</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORN     &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a03bbd3444539da99e1d7cd4b76300660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03bbd3444539da99e1d7cd4b76300660">&#9670;&nbsp;</a></span>INSTR_CREATE_orn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea196198b74a127fef69b2f92ff28bb4d4">OP_orn</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ORN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a42b8bfcf7fea16350943009082efe271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b8bfcf7fea16350943009082efe271">&#9670;&nbsp;</a></span>INSTR_CREATE_orns_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orns_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ead212a35013bc139f3b07cecac75929f1">OP_orns</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORNS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORNS    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a47a1bfe334dc522db5f012cc9f5a0819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a1bfe334dc522db5f012cc9f5a0819">&#9670;&nbsp;</a></span>INSTR_CREATE_orr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORR     &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac9d6405ab44225fa721b9cce3d610086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d6405ab44225fa721b9cce3d610086">&#9670;&nbsp;</a></span>INSTR_CREATE_orr_sve_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orr_sve_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zdn, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORR     &lt;Zdn&gt;.&lt;T&gt;, &lt;Zdn&gt;.&lt;T&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate logicalImm. The 13 bit immediate defining a 64, 32, 16 or 8 bit mask of 2, 4, 8, 16, 32 or 64 bit fields. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7bb9dd63d2b89c90bbde7f7d95abda76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb9dd63d2b89c90bbde7f7d95abda76">&#9670;&nbsp;</a></span>INSTR_CREATE_orr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORR     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a409e91cc0f921cf54c75d7cf75bdaaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409e91cc0f921cf54c75d7cf75bdaaa0">&#9670;&nbsp;</a></span>INSTR_CREATE_orr_sve_pred_b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orr_sve_pred_b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORR     &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8b5e3ab41791136123cc132141c2121a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b5e3ab41791136123cc132141c2121a">&#9670;&nbsp;</a></span>INSTR_CREATE_orr_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orr_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ORR vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6202f3e1fea9c1c87967e60abf57a0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6202f3e1fea9c1c87967e60abf57a0b9">&#9670;&nbsp;</a></span>INSTR_CREATE_orrs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orrs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea704195c650b3e2a5a1ed62f825b63d53">OP_orrs</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORRS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORRS    &lt;Pd&gt;.B, &lt;Pg&gt;/Z, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a32a0ecf7cce6d4c82aba11fdf694aee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a0ecf7cce6d4c82aba11fdf694aee8">&#9670;&nbsp;</a></span>INSTR_CREATE_orv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_orv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_orv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ORV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ORV     &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits), B (byte, 8 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a92bf81f18ae688233b28d6ddd0ea43e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92bf81f18ae688233b28d6ddd0ea43e8">&#9670;&nbsp;</a></span>INSTR_CREATE_pacda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacda</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacda, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACDA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACDA   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a155f7c15918a49ac5aad07897f01d197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155f7c15918a49ac5aad07897f01d197">&#9670;&nbsp;</a></span>INSTR_CREATE_pacdb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacdb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacdb, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACDB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACDB   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a03a8cc04fc7998fc236fd03e1f2cd82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a8cc04fc7998fc236fd03e1f2cd82d">&#9670;&nbsp;</a></span>INSTR_CREATE_pacdza</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacdza</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_pacdza, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACDZA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACDZA  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0192957790601098aa60f016db4c821e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0192957790601098aa60f016db4c821e">&#9670;&nbsp;</a></span>INSTR_CREATE_pacdzb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacdzb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_pacdzb, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACDZB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACDZB  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acaa25e245ee2361759f0f5cf59f84c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaa25e245ee2361759f0f5cf59f84c15">&#9670;&nbsp;</a></span>INSTR_CREATE_pacga</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacga</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacga, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACGA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACGA   &lt;Xd&gt;, &lt;Xn&gt;, &lt;Xm|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a31f110e8b473b48f93e385ad63156b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f110e8b473b48f93e385ad63156b2d">&#9670;&nbsp;</a></span>INSTR_CREATE_pacia</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacia</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacia, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACIA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIA   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2bd01ffe98d9e92f7f3228bcdd20b46e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bd01ffe98d9e92f7f3228bcdd20b46e">&#9670;&nbsp;</a></span>INSTR_CREATE_pacia1716</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacia1716</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacia1716, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X16))</div>
</div><!-- fragment --><p>Creates a PACIA1716 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIA1716
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a513ad62f700336302a74db1d1c293805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513ad62f700336302a74db1d1c293805">&#9670;&nbsp;</a></span>INSTR_CREATE_paciasp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_paciasp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_paciasp, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates a PACIASP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIASP
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa6a63852223130a778e3cb7bd6033b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a63852223130a778e3cb7bd6033b3b">&#9670;&nbsp;</a></span>INSTR_CREATE_paciaz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_paciaz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_paciaz, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30))</div>
</div><!-- fragment --><p>Creates a PACIAZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIAZ
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a41a3bc73cf77231e6da7e79559ad84dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a3bc73cf77231e6da7e79559ad84dd">&#9670;&nbsp;</a></span>INSTR_CREATE_pacib</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacib</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacib, Rd, Rd, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACIB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIB   &lt;Xd&gt;, &lt;Xn|SP&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acb9f445be0158f27e902760b49d3e47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9f445be0158f27e902760b49d3e47d">&#9670;&nbsp;</a></span>INSTR_CREATE_pacib1716</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacib1716</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacib1716, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X17), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X16))</div>
</div><!-- fragment --><p>Creates a PACIB1716 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIB1716
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac7f7426c6965fdd984bb786a6dcb6f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f7426c6965fdd984bb786a6dcb6f4b">&#9670;&nbsp;</a></span>INSTR_CREATE_pacibsp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacibsp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pacibsp, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates a PACIBSP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIBSP
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acad0b39822fcb3137ef42325600308b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad0b39822fcb3137ef42325600308b3">&#9670;&nbsp;</a></span>INSTR_CREATE_pacibz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacibz</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_pacibz, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30))</div>
</div><!-- fragment --><p>Creates a PACIBZ instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIBZ
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8d42243f03ec5037f5780f0077513037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d42243f03ec5037f5780f0077513037">&#9670;&nbsp;</a></span>INSTR_CREATE_paciza</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_paciza</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_paciza, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACIZA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIZA  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0b6e8b5a18267efe6a6dd5b2afd66cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6e8b5a18267efe6a6dd5b2afd66cc8">&#9670;&nbsp;</a></span>INSTR_CREATE_pacizb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pacizb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_pacizb, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PACIZB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PACIZB  &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0848b3f331ccdbbe7519e28a4c58c741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0848b3f331ccdbbe7519e28a4c58c741">&#9670;&nbsp;</a></span>INSTR_CREATE_pfalse_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pfalse_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a49e73cb4bc542e1b20aae716a3437fbe">instr_create_1dst_0src</a>(dc, OP_pfalse, Pd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PFALSE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PFALSE  &lt;Pd&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a309d9a42eaf5e1c9cee8b823818970b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309d9a42eaf5e1c9cee8b823818970b9">&#9670;&nbsp;</a></span>INSTR_CREATE_pfirst_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pfirst_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pfirst, Pdn, Pg, Pdn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PFIRST instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PFIRST  &lt;Pdn&gt;.B, &lt;Pg&gt;, &lt;Pdn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pdn</td><td>The source and destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ada584676284c14af0e847449074710f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada584676284c14af0e847449074710f1">&#9670;&nbsp;</a></span>INSTR_CREATE_pmul_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pmul_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pmul, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PMUL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PMUL    &lt;Zd&gt;.B, &lt;Zn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2e3aa1d89d02cdf71e1a37311e9444ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3aa1d89d02cdf71e1a37311e9444ac">&#9670;&nbsp;</a></span>INSTR_CREATE_pmul_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pmul_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_pmul, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PMUL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac18388c8087434df6034478b605a5530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18388c8087434df6034478b605a5530">&#9670;&nbsp;</a></span>INSTR_CREATE_pmull2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pmull2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_pmull2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PMULL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5373d9298cf49a6acb35c9939f4c322b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5373d9298cf49a6acb35c9939f4c322b">&#9670;&nbsp;</a></span>INSTR_CREATE_pmull_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pmull_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_pmull, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PMULL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aba009e81570af84f6ddd3acdaed0b3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba009e81570af84f6ddd3acdaed0b3bd">&#9670;&nbsp;</a></span>INSTR_CREATE_pmullb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pmullb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pmullb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PMULLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   PMULLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af5aa931b65ac5fd42db8efa1d49d64d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5aa931b65ac5fd42db8efa1d49d64d2">&#9670;&nbsp;</a></span>INSTR_CREATE_pmullt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pmullt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pmullt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PMULLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   PMULLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8d02168c5d01b950bcd1f04c0d023597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d02168c5d01b950bcd1f04c0d023597">&#9670;&nbsp;</a></span>INSTR_CREATE_pnext_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_pnext_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pv&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_pnext, Pdn, Pv, Pdn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PNEXT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PNEXT   &lt;Pdn&gt;.&lt;Ts&gt;, &lt;Pv&gt;, &lt;Pdn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pdn</td><td>The second source and destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pv</td><td>The first source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad67a9ec2acef496b402286551960333a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad67a9ec2acef496b402286551960333a">&#9670;&nbsp;</a></span>INSTR_CREATE_prfb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_prfb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prfop, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfb, prfop, Pg, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PRFB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PRFB    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    PRFB    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    PRFB    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    PRFB    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    PRFB    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    PRFB    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
*    PRFB    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">prfop</td><td>The prefetch operation. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with an immediate offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_0) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, OPSZ_0, 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, OPSZ_0, 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, OPSZ_0, 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_shift_aarch64(Xn, Xm, DR_EXTEND_UXTX, false, 0, 0, OPSZ_0, 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a298c40553f8f446944ebf5a5a84e0ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298c40553f8f446944ebf5a5a84e0ccd">&#9670;&nbsp;</a></span>INSTR_CREATE_prfd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_prfd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prfop, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfd, prfop, Pg, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PRFD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PRFD    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    PRFD    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    PRFD    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    PRFD    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3]
*    PRFD    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #3]
*    PRFD    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #3]
*    PRFD    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">prfop</td><td>The prefetch operation. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with an immediate offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_0) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, OPSZ_0, 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, OPSZ_0, 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, OPSZ_0, 3) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_shift_aarch64(Xn, Xm, DR_EXTEND_UXTX, true, 0, 0, OPSZ_0, 3) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9a04dae0c939caa0351173e5a488124b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a04dae0c939caa0351173e5a488124b">&#9670;&nbsp;</a></span>INSTR_CREATE_prfh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_prfh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prfop, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfh, prfop, Pg, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PRFH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PRFH    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    PRFH    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    PRFH    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    PRFH    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1]
*    PRFH    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1]
*    PRFH    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1]
*    PRFH    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">prfop</td><td>The prefetch operation. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with an immediate offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_0) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, OPSZ_0, 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, OPSZ_0, 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, OPSZ_0, 1) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_shift_aarch64(Xn, Xm, DR_EXTEND_UXTX, true, 0, 0, OPSZ_0, 1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1c48ab91d9df59e942097c189a67f181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c48ab91d9df59e942097c189a67f181">&#9670;&nbsp;</a></span>INSTR_CREATE_prfw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_prfw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prfop, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_prfw, prfop, Pg, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PRFW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PRFW    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    PRFW    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    PRFW    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    PRFW    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #2]
*    PRFW    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #2]
*    PRFW    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #2]
*    PRFW    &lt;prfop&gt;, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">prfop</td><td>The prefetch operation. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with an immediate offset, constructed with the function: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm6, OPSZ_0) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, OPSZ_0, 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, OPSZ_0, 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, OPSZ_0, 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, OPSZ_0, 2) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Xn, Xm, DR_EXTEND_UXTX, true, 0, 0, OPSZ_0, 2) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a42a8ba72b462af9953475812bd8c575b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8ba72b462af9953475812bd8c575b">&#9670;&nbsp;</a></span>INSTR_CREATE_psb_csync</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_psb_csync</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_psb)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PSB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PSB CSYNC
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acb809d6cee4154329743236941895e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb809d6cee4154329743236941895e42">&#9670;&nbsp;</a></span>INSTR_CREATE_ptest_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ptest_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a6d0764b65b61ae76ca4827404660494f">OP_ptest</a>, Pg, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PTEST instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PTEST   &lt;Pg&gt;, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aef7223dae47dbca7530e2bd980bef74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7223dae47dbca7530e2bd980bef74e">&#9670;&nbsp;</a></span>INSTR_CREATE_ptrue_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ptrue_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ptrue, Pd, pattern)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PTRUE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PTRUE   &lt;Pd&gt;.&lt;Ts&gt;{, &lt;pattern&gt;}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a34d411ad6fb1d20506ef7184ebe9bf5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d411ad6fb1d20506ef7184ebe9bf5e">&#9670;&nbsp;</a></span>INSTR_CREATE_ptrues_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ptrues_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ptrues, Pd, pattern)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PTRUES instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PTRUES  &lt;Pd&gt;.&lt;Ts&gt;{, &lt;pattern&gt;}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a142ce2cecc306a4e08210e9fc6997b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a142ce2cecc306a4e08210e9fc6997b66">&#9670;&nbsp;</a></span>INSTR_CREATE_punpkhi_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_punpkhi_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_punpkhi, Pd, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PUNPKHI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PUNPKHI &lt;Pd&gt;.H, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab2565f9abdabd1175541336d2922fe86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2565f9abdabd1175541336d2922fe86">&#9670;&nbsp;</a></span>INSTR_CREATE_punpklo_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_punpklo_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_punpklo, Pd, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a PUNPKLO instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    PUNPKLO &lt;Pd&gt;.H, &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae28d85ee19c1a5f6b6d5d2a28e8c3f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28d85ee19c1a5f6b6d5d2a28e8c3f25">&#9670;&nbsp;</a></span>INSTR_CREATE_raddhn2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_raddhn2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_raddhn2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RADDHN2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad681a875b551577de62452a47724dac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad681a875b551577de62452a47724dac7">&#9670;&nbsp;</a></span>INSTR_CREATE_raddhn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_raddhn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_raddhn, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RADDHN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8b76993df0615bb3f16b01d564cc6104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b76993df0615bb3f16b01d564cc6104">&#9670;&nbsp;</a></span>INSTR_CREATE_raddhnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_raddhnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_raddhnb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RADDHNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   RADDHNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3b19ff8551e73e568879c17a656f502e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b19ff8551e73e568879c17a656f502e">&#9670;&nbsp;</a></span>INSTR_CREATE_raddhnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_raddhnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_raddhnt, Zd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RADDHNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   RADDHNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0e98dcd7e94634ff8a07b5ea2ffd2524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e98dcd7e94634ff8a07b5ea2ffd2524">&#9670;&nbsp;</a></span>INSTR_CREATE_rax1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rax1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rax1, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RAX1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RAX1    &lt;Dd&gt;.2D, &lt;Dn&gt;.2D, &lt;Dm&gt;.2D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a34bc1934ef57baefaffba7893a2e7781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34bc1934ef57baefaffba7893a2e7781">&#9670;&nbsp;</a></span>INSTR_CREATE_rax1_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rax1_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_rax1, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RAX1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RAX1    &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aff09bd20a7e4cc92a21eb7b75f6cef62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff09bd20a7e4cc92a21eb7b75f6cef62">&#9670;&nbsp;</a></span>INSTR_CREATE_rbit_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rbit_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea3c73807bec4f584eb0a46e374be167a9">OP_rbit</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RBIT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RBIT    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0f99e5ab8a874693c434643446e40ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f99e5ab8a874693c434643446e40ce4">&#9670;&nbsp;</a></span>INSTR_CREATE_rdffr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rdffr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a49e73cb4bc542e1b20aae716a3437fbe">instr_create_1dst_0src</a>(dc, OP_rdffr, Pd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RDFFR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RDFFR   &lt;Pd&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad885be8392bf7f57620d314b22762ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad885be8392bf7f57620d314b22762ea1">&#9670;&nbsp;</a></span>INSTR_CREATE_rdffr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rdffr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_rdffr, Pd, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RDFFR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RDFFR   &lt;Pd&gt;.B, &lt;Pg&gt;/Z
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9c29ff95197171ed7810f2dc4c530e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c29ff95197171ed7810f2dc4c530e76">&#9670;&nbsp;</a></span>INSTR_CREATE_rdffrs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rdffrs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_rdffrs, Pd, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RDFFRS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RDFFRS  &lt;Pd&gt;.B, &lt;Pg&gt;/Z
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a449357273c51e2f8abff2740ae38af72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449357273c51e2f8abff2740ae38af72">&#9670;&nbsp;</a></span>INSTR_CREATE_rdvl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rdvl</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_rdvl, Rd, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RDVL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RDVL    &lt;Xd&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3f151071d2bda05983d9b7c2fe3edaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f151071d2bda05983d9b7c2fe3edaea">&#9670;&nbsp;</a></span>INSTR_CREATE_retaa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_retaa</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_retaa, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates a RETAA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RETAA
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a701c67891387246ad72779507d32b8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701c67891387246ad72779507d32b8b6">&#9670;&nbsp;</a></span>INSTR_CREATE_retab</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_retab</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a>(dc, OP_retab, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a>))</div>
</div><!-- fragment --><p>Creates a RETAB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RETAB
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5bd8d332f9e7e1aa40128a6ec14ae038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd8d332f9e7e1aa40128a6ec14ae038">&#9670;&nbsp;</a></span>INSTR_CREATE_rev_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rev_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea6d72d604dfae016ec959b86a5755de66">OP_rev</a>, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a REV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    REV     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a889799abec3ba850e61c8b757bd9dc9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889799abec3ba850e61c8b757bd9dc9a">&#9670;&nbsp;</a></span>INSTR_CREATE_rev_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rev_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea6d72d604dfae016ec959b86a5755de66">OP_rev</a>, Pd, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a REV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    REV     &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac0640ff1f85e917d8bd30210f9817767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0640ff1f85e917d8bd30210f9817767">&#9670;&nbsp;</a></span>INSTR_CREATE_revb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_revb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_revb, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a REVB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    REVB    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afe0d55a0ffd60acfd758f4b8c6bdc39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0d55a0ffd60acfd758f4b8c6bdc39d">&#9670;&nbsp;</a></span>INSTR_CREATE_revh_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_revh_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_revh, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a REVH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    REVH    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afe6673919c4abd85df087362b2c5c7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe6673919c4abd85df087362b2c5c7ef">&#9670;&nbsp;</a></span>INSTR_CREATE_revw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_revw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_revw, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a REVW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    REVW    &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aff7d264b68b4d11a711f3d3b985c8585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7d264b68b4d11a711f3d3b985c8585">&#9670;&nbsp;</a></span>INSTR_CREATE_rmif</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rmif</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a4cee392cfee774e55a8e9f621db5688a">instr_create_0dst_3src</a>(dc, OP_rmif, Rn, shift, mask)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RMIF instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    RMIF    &lt;Xn&gt;, #&lt;shift&gt;, #&lt;mask&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shift. </td></tr>
    <tr><td class="paramname">mask</td><td>The immediate mask. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac2834c73c617628984d362b137c47745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2834c73c617628984d362b137c47745">&#9670;&nbsp;</a></span>INSTR_CREATE_rshrnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rshrnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_rshrnb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RSHRNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   RSHRNB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6efa236583a9350bdff5eaafac008caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efa236583a9350bdff5eaafac008caa">&#9670;&nbsp;</a></span>INSTR_CREATE_rshrnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rshrnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rshrnt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RSHRNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   RSHRNT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2cd920eadddb5881e865208d6abd89f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd920eadddb5881e865208d6abd89f6">&#9670;&nbsp;</a></span>INSTR_CREATE_rsubhn2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rsubhn2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rsubhn2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RSUBHN2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adb0026aeb4a45477da6d7f2b8af63e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0026aeb4a45477da6d7f2b8af63e9a">&#9670;&nbsp;</a></span>INSTR_CREATE_rsubhn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rsubhn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rsubhn, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RSUBHN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5fd9dae3c8687beac0d086888b14b28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd9dae3c8687beac0d086888b14b28f">&#9670;&nbsp;</a></span>INSTR_CREATE_rsubhnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rsubhnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_rsubhnb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RSUBHNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   RSUBHNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a126d01b827f44290805b617bc6e4cc09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126d01b827f44290805b617bc6e4cc09">&#9670;&nbsp;</a></span>INSTR_CREATE_rsubhnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_rsubhnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_rsubhnt, Zd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a RSUBHNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   RSUBHNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2730e398a8c3262f3025d8a4759106fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2730e398a8c3262f3025d8a4759106fe">&#9670;&nbsp;</a></span>INSTR_CREATE_saba_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saba_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saba, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SABA    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a690c1eb029bb880c7a6c9ad497c7bc7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690c1eb029bb880c7a6c9ad497c7bc7a">&#9670;&nbsp;</a></span>INSTR_CREATE_saba_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saba_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saba, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABA vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a04e74fe5bfba339fec9b755b43880274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e74fe5bfba339fec9b755b43880274">&#9670;&nbsp;</a></span>INSTR_CREATE_sabal2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabal2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabal2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABAL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7d087771f548e2f10bc7b228e1305410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d087771f548e2f10bc7b228e1305410">&#9670;&nbsp;</a></span>INSTR_CREATE_sabal_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabal_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabal, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABAL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9dc2b85145dff9b208bcf96d9842e096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc2b85145dff9b208bcf96d9842e096">&#9670;&nbsp;</a></span>INSTR_CREATE_sabalb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabalb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabalb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SABALB  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af67e53c0a025c0926ac12038e86e5585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67e53c0a025c0926ac12038e86e5585">&#9670;&nbsp;</a></span>INSTR_CREATE_sabalt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabalt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabalt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SABALT  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7fd3eb7c9a665da1c41e60fa16da349c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd3eb7c9a665da1c41e60fa16da349c">&#9670;&nbsp;</a></span>INSTR_CREATE_sabd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SABD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af62b5248dac916cb77ee15700a62ce1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62b5248dac916cb77ee15700a62ce1a">&#9670;&nbsp;</a></span>INSTR_CREATE_sabd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abed0e51e3a278d8a9b2ffe440f9b72d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed0e51e3a278d8a9b2ffe440f9b72d1">&#9670;&nbsp;</a></span>INSTR_CREATE_sabdl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabdl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabdl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABDL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aac7b1f18a95a00a9aff83deed4b7616d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7b1f18a95a00a9aff83deed4b7616d">&#9670;&nbsp;</a></span>INSTR_CREATE_sabdl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabdl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sabdl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABDL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a061e5b3368ea85d4dc0c3140ff75fb2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061e5b3368ea85d4dc0c3140ff75fb2e">&#9670;&nbsp;</a></span>INSTR_CREATE_sabdlb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabdlb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sabdlb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABDLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SABDLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a767f2c45ed0f4b47d851ace571035201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767f2c45ed0f4b47d851ace571035201">&#9670;&nbsp;</a></span>INSTR_CREATE_sabdlt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sabdlt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sabdlt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SABDLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SABDLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad98bf9a416124ef80ba6e7204c6c91ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98bf9a416124ef80ba6e7204c6c91ba">&#9670;&nbsp;</a></span>INSTR_CREATE_sadalp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sadalp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sadalp, Zda, Zda, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADALP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SADALP  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Tb&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0fba805f03fcd1f445ec0f5c74ce28be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fba805f03fcd1f445ec0f5c74ce28be">&#9670;&nbsp;</a></span>INSTR_CREATE_saddl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab01b8cc97b4548e4f4f8ab4e8ce5cb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab01b8cc97b4548e4f4f8ab4e8ce5cb57">&#9670;&nbsp;</a></span>INSTR_CREATE_saddl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac1fb9ccc38fe24f50e3f4bd933bbd8a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1fb9ccc38fe24f50e3f4bd933bbd8a6">&#9670;&nbsp;</a></span>INSTR_CREATE_saddlb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddlb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddlb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SADDLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab719fd7da856aef3fcf324b6daf51760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab719fd7da856aef3fcf324b6daf51760">&#9670;&nbsp;</a></span>INSTR_CREATE_saddlbt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddlbt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddlbt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDLBT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SADDLBT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af90bf10c48153d8320b9efb427ce495d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90bf10c48153d8320b9efb427ce495d">&#9670;&nbsp;</a></span>INSTR_CREATE_saddlt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddlt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddlt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SADDLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac0791ac28ad864d149ef8201a1bac164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0791ac28ad864d149ef8201a1bac164">&#9670;&nbsp;</a></span>INSTR_CREATE_saddv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SADDV   &lt;Dd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register, D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1b77f8e4016a1f6b4c171b12e1db385a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b77f8e4016a1f6b4c171b12e1db385a">&#9670;&nbsp;</a></span>INSTR_CREATE_saddw2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddw2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddw2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDW2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a44e3b5792bb314ede89e5e0c04e37d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e3b5792bb314ede89e5e0c04e37d1d">&#9670;&nbsp;</a></span>INSTR_CREATE_saddw_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddw_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_saddw, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDW vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5773e190a1f2a770cee8f446b73176c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5773e190a1f2a770cee8f446b73176c1">&#9670;&nbsp;</a></span>INSTR_CREATE_saddwb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddwb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddwb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDWB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SADDWB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2c24ff76a65e5bf144db975ca46f5414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c24ff76a65e5bf144db975ca46f5414">&#9670;&nbsp;</a></span>INSTR_CREATE_saddwt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_saddwt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_saddwt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SADDWT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SADDWT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0646204271777d25681baea856e5f453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0646204271777d25681baea856e5f453">&#9670;&nbsp;</a></span>INSTR_CREATE_sbclb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sbclb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sbclb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SBCLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SBCLB   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6cf6aa1d25ab758151bc2713a0d252e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf6aa1d25ab758151bc2713a0d252e1">&#9670;&nbsp;</a></span>INSTR_CREATE_sbclt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sbclt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sbclt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SBCLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SBCLT   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adf6ce2bede30ab1d573d8d6bb0e39595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6ce2bede30ab1d573d8d6bb0e39595">&#9670;&nbsp;</a></span>INSTR_CREATE_scvtf_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_scvtf_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_scvtf, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an SCVTF floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Integer input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a98f1b1f2aff9974237d6611d17c2f718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f1b1f2aff9974237d6611d17c2f718">&#9670;&nbsp;</a></span>INSTR_CREATE_scvtf_scalar_fixed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_scvtf_scalar_fixed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">fbits&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_scvtf, Rd, Rm, fbits)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an SCVTF scalar floating-point to fixed-point convert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Integer input register. </td></tr>
    <tr><td class="paramname">fbits</td><td>The number of bits after the binary point in the fixed-point input. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad540c2c2339d65ddd0c6b23a9324dd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad540c2c2339d65ddd0c6b23a9324dd6b">&#9670;&nbsp;</a></span>INSTR_CREATE_scvtf_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_scvtf_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_scvtf, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SCVTF instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SCVTF   &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    SCVTF   &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    SCVTF   &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    SCVTF   &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    SCVTF   &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    SCVTF   &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    SCVTF   &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acc508efe0efaabab26c7ee3ef4e6ec5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc508efe0efaabab26c7ee3ef4e6ec5a">&#9670;&nbsp;</a></span>INSTR_CREATE_scvtf_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_scvtf_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_scvtf, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an SCVTF vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9d05ce08141b439e93fd054cc2e1b12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d05ce08141b439e93fd054cc2e1b12f">&#9670;&nbsp;</a></span>INSTR_CREATE_scvtf_vector_fixed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_scvtf_vector_fixed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">fbits&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_scvtf, Rd, Rm, width, fbits)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an SCVTF vector floating-point to fixed-point convert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>. </td></tr>
    <tr><td class="paramname">fbits</td><td>The number of bits after the binary point in the fixed-point destination element. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a151af291102b54ffd711b4bb7376d190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151af291102b54ffd711b4bb7376d190">&#9670;&nbsp;</a></span>INSTR_CREATE_sdiv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sdiv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea598b8f90e973d21aa982ae7395b94d0a">OP_sdiv</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SDIV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SDIV    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8025022c0c8ae68f9faf7518b7958e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8025022c0c8ae68f9faf7518b7958e82">&#9670;&nbsp;</a></span>INSTR_CREATE_sdivr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sdivr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sdivr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SDIVR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SDIVR   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9341ba3d565c5d5ded6fdfdbcc8a53f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9341ba3d565c5d5ded6fdfdbcc8a53f4">&#9670;&nbsp;</a></span>INSTR_CREATE_sdot_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sdot_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sdot, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SDOT    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9911c9fad76268d1a662457be565c01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9911c9fad76268d1a662457be565c01f">&#9670;&nbsp;</a></span>INSTR_CREATE_sdot_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sdot_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sdot, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SDOT    &lt;Zda&gt;.D, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Zm. In the range 0-1 for the 64-bit (D) variant or 0-3 for the 32-bit (S) variant. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a363643eb33dfd2551b09b5fb2f4e6d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363643eb33dfd2551b09b5fb2f4e6d42">&#9670;&nbsp;</a></span>INSTR_CREATE_sdot_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sdot_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sdot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SDOT    &lt;Sd&gt;.&lt;Ts&gt;, &lt;Bn&gt;.&lt;Tb&gt;, &lt;Bm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa2d54ea87d8f42d6787b66e62ad96a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d54ea87d8f42d6787b66e62ad96a6f">&#9670;&nbsp;</a></span>INSTR_CREATE_sdot_vector_indexed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sdot_vector_indexed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sdot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SDOT    &lt;Sd&gt;.&lt;Ts&gt;, &lt;Bn&gt;.&lt;Tb&gt;, &lt;Bm&gt;.4B[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a17dfacc910e089c60bba6d360fb71454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17dfacc910e089c60bba6d360fb71454">&#9670;&nbsp;</a></span>INSTR_CREATE_sel_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sel_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea34a9ae7070e88d17ee1c0bc87ed7830a">OP_sel</a>, Pd, Pg, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SEL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SEL     &lt;Pd&gt;.B, &lt;Pg&gt;, &lt;Pn&gt;.B, &lt;Pm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a65db1365d83e95ff7040cf64ec66d8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65db1365d83e95ff7040cf64ec66d8b9">&#9670;&nbsp;</a></span>INSTR_CREATE_sel_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sel_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pv, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea34a9ae7070e88d17ee1c0bc87ed7830a">OP_sel</a>, Zd, Pv, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SEL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SEL     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pv&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pv</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac924d55ba911a1bd48923148a2d4b5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac924d55ba911a1bd48923148a2d4b5bc">&#9670;&nbsp;</a></span>INSTR_CREATE_setf16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_setf16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_setf16, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SETF16 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SETF16  &lt;Wn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, W (Word, 32 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac0bb628b2a7560a8bf05d1aa4410e369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0bb628b2a7560a8bf05d1aa4410e369">&#9670;&nbsp;</a></span>INSTR_CREATE_setf8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_setf8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_setf8, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SETF8 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SETF8   &lt;Wn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The source register, W (Word, 32 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8269a0f5b086caaf09cc491ac832bf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8269a0f5b086caaf09cc491ac832bf1c">&#9670;&nbsp;</a></span>INSTR_CREATE_setffr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_setffr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ae46bafd225c6e0863befba736c372455">instr_create_0dst_0src</a>(dc, OP_setffr)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SETFFR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SETFFR
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac6c65c0822ccc8b8bf791700afaabdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c65c0822ccc8b8bf791700afaabdc5">&#9670;&nbsp;</a></span>INSTR_CREATE_sha512h</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sha512h</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sha512h, Rd, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHA512H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SHA512H &lt;Qd&gt;, &lt;Qn&gt;, &lt;Dm&gt;.2D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9a6825d86e6e3eb090271e28c9f0369a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a6825d86e6e3eb090271e28c9f0369a">&#9670;&nbsp;</a></span>INSTR_CREATE_sha512h2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sha512h2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sha512h2, Rd, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHA512H2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SHA512H2 &lt;Qd&gt;, &lt;Qn&gt;, &lt;Dm&gt;.2D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acac741574720a2c7cd0c173e4373bf99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac741574720a2c7cd0c173e4373bf99">&#9670;&nbsp;</a></span>INSTR_CREATE_sha512su0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sha512su0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sha512su0, Rd, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHA512SU0 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SHA512SU0 &lt;Dd&gt;.2D, &lt;Dn&gt;.2D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a31df8ff4475e9655651a02058c30ddd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31df8ff4475e9655651a02058c30ddd2">&#9670;&nbsp;</a></span>INSTR_CREATE_sha512su1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sha512su1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sha512su1, Rd, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHA512SU1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SHA512SU1 &lt;Dd&gt;.2D, &lt;Dn&gt;.2D, &lt;Dm&gt;.2D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a306d13abbf6036f2fe91ce2a87e0e36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a306d13abbf6036f2fe91ce2a87e0e36e">&#9670;&nbsp;</a></span>INSTR_CREATE_shadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_shadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shadd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SHADD   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a97b320fde1a7a55d3b44336a9f636d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b320fde1a7a55d3b44336a9f636d41">&#9670;&nbsp;</a></span>INSTR_CREATE_shadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_shadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shadd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7a2c761527448d7aeae5400a15203201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2c761527448d7aeae5400a15203201">&#9670;&nbsp;</a></span>INSTR_CREATE_shrnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_shrnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_shrnb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHRNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SHRNB   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa12e423bfe468415c8695ec138d2f6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12e423bfe468415c8695ec138d2f6d6">&#9670;&nbsp;</a></span>INSTR_CREATE_shrnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_shrnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shrnt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHRNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SHRNT   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a91d882312198ac95e61d5dae418f04d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91d882312198ac95e61d5dae418f04d2">&#9670;&nbsp;</a></span>INSTR_CREATE_shsub_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_shsub_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shsub, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SHSUB   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac0853fcfc221c435123b7ed1bcb027e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0853fcfc221c435123b7ed1bcb027e7">&#9670;&nbsp;</a></span>INSTR_CREATE_shsub_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_shsub_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shsub, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHSUB vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a913982da128599f5c8d15cd095e51939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913982da128599f5c8d15cd095e51939">&#9670;&nbsp;</a></span>INSTR_CREATE_shsubr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_shsubr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_shsubr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SHSUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SHSUBR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a47177ac841bd09b18e39c727dda4db1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47177ac841bd09b18e39c727dda4db1c">&#9670;&nbsp;</a></span>INSTR_CREATE_sli_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sli_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sli, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SLI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SLI     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7da4402c802338c83dd61c6f8cac3895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da4402c802338c83dd61c6f8cac3895">&#9670;&nbsp;</a></span>INSTR_CREATE_sli_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sli_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sli, Rd, Rn, width, shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an SLI shift left and insert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The input register. </td></tr>
    <tr><td class="paramname">width</td><td>The output vector element width. Use <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
    <tr><td class="paramname">shift</td><td>The number of bits to shift the result by. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9e0ef16f9e3f4c890e5ca32a063fa349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0ef16f9e3f4c890e5ca32a063fa349">&#9670;&nbsp;</a></span>INSTR_CREATE_sm3partw1_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm3partw1_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sm3partw1, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM3PARTW1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM3PARTW1 &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a38982762613355c7477c6613e9d92681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38982762613355c7477c6613e9d92681">&#9670;&nbsp;</a></span>INSTR_CREATE_sm3partw2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm3partw2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sm3partw2, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM3PARTW2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM3PARTW2 &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6d6120cd5c021ae16a36f9827e35fbd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6120cd5c021ae16a36f9827e35fbd1">&#9670;&nbsp;</a></span>INSTR_CREATE_sm3ss1_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm3ss1_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Ra_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3ss1, Rd, Rn, Rm, Ra, Ra_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM3SS1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM3SS1  &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.4S, &lt;Sa&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Ra</td><td>The fourth source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Ra_elsz</td><td>The element size for Ra, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aae8b4202a30cf5439f02fb00632f0a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8b4202a30cf5439f02fb00632f0a64">&#9670;&nbsp;</a></span>INSTR_CREATE_sm3tt1a_vector_indexed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm3tt1a_vector_indexed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt1a, Rd, Rn, Rm, imm2, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM3TT1A instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM3TT1A &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.S[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">imm2</td><td>The immediate index for Rm </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa32e42adad7e0b4946a16eeb89628ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32e42adad7e0b4946a16eeb89628ed6">&#9670;&nbsp;</a></span>INSTR_CREATE_sm3tt1b_vector_indexed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm3tt1b_vector_indexed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt1b, Rd, Rn, Rm, imm2, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM3TT1B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM3TT1B &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.S[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">imm2</td><td>The immediate index for Rm </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4aca29dfc7700401bbdf9039f876da64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aca29dfc7700401bbdf9039f876da64">&#9670;&nbsp;</a></span>INSTR_CREATE_sm3tt2a_vector_indexed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm3tt2a_vector_indexed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt2a, Rd, Rn, Rm, imm2, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM3TT2A instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM3TT2A &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.S[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">imm2</td><td>The immediate index for Rm </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adb519d88a648193384b9a6038b69c95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb519d88a648193384b9a6038b69c95f">&#9670;&nbsp;</a></span>INSTR_CREATE_sm3tt2b_vector_indexed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm3tt2b_vector_indexed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sm3tt2b, Rd, Rn, Rm, imm2, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM3TT2B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM3TT2B &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.S[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">imm2</td><td>The immediate index for Rm </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7a08fab96784bebd37fe2a01d5afc59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a08fab96784bebd37fe2a01d5afc59d">&#9670;&nbsp;</a></span>INSTR_CREATE_sm4e_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm4e_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sm4e, Zdn, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM4E instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM4E    &lt;Zdn&gt;.S, &lt;Zdn&gt;.S, &lt;Zm&gt;.S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acf416c051649a24ba3fee9d7be17fd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf416c051649a24ba3fee9d7be17fd90">&#9670;&nbsp;</a></span>INSTR_CREATE_sm4e_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm4e_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sm4e, Rd, Rn, Rn_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM4E instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM4E    &lt;Sd&gt;.4S, &lt;Sn&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn_elsz</td><td>The element size for Rn, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a695a841eb58d175fbb524b29bbdac2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695a841eb58d175fbb524b29bbdac2f5">&#9670;&nbsp;</a></span>INSTR_CREATE_sm4ekey_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm4ekey_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sm4ekey, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM4EKEY instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM4EKEY &lt;Zd&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad80429a0675d2a59fab533368c3032f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80429a0675d2a59fab533368c3032f6">&#9670;&nbsp;</a></span>INSTR_CREATE_sm4ekey_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sm4ekey_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm_elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sm4ekey, Rd, Rn, Rm, Rm_elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SM4EKEY instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SM4EKEY &lt;Sd&gt;.4S, &lt;Sn&gt;.4S, &lt;Sm&gt;.4S
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm_elsz</td><td>The element size for Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a37a9077e36412053c361b6cdae8f39ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a9077e36412053c361b6cdae8f39ae">&#9670;&nbsp;</a></span>INSTR_CREATE_smax_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smax_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smax, Zdn, Zdn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMAX    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7800714e030513955a6dde8f880a4ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7800714e030513955a6dde8f880a4ef9">&#9670;&nbsp;</a></span>INSTR_CREATE_smax_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smax_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smax, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMAX    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aaf9c7dcc89ce87a9f60d6aa74bfabfde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9c7dcc89ce87a9f60d6aa74bfabfde">&#9670;&nbsp;</a></span>INSTR_CREATE_smax_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smax_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smax, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMAX vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a18e9afeee5740dc2ccba98fa1ceeef8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e9afeee5740dc2ccba98fa1ceeef8e">&#9670;&nbsp;</a></span>INSTR_CREATE_smaxp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smaxp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smaxp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMAXP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMAXP   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3713bea55e1f79923f793f96264fe318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3713bea55e1f79923f793f96264fe318">&#9670;&nbsp;</a></span>INSTR_CREATE_smaxp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smaxp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smaxp, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMAXP vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad10a14db57f6d9db87a4c15b22258fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad10a14db57f6d9db87a4c15b22258fd1">&#9670;&nbsp;</a></span>INSTR_CREATE_smaxv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smaxv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smaxv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMAXV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMAXV   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits), B (byte, 8 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afb03c6ec0f7672616b6fd31e683abaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb03c6ec0f7672616b6fd31e683abaec">&#9670;&nbsp;</a></span>INSTR_CREATE_smin_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smin_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smin, Zdn, Zdn, simm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMIN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMIN    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">simm</td><td>The signed immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a91298640fd3383ae588bf2d5f8191ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91298640fd3383ae588bf2d5f8191ca9">&#9670;&nbsp;</a></span>INSTR_CREATE_smin_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smin_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smin, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMIN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMIN    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa87989b93e83fb5ca747756f94b093c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87989b93e83fb5ca747756f94b093c9">&#9670;&nbsp;</a></span>INSTR_CREATE_smin_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smin_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smin, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMIN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2c306cd05f39b24020fa0b5173adedf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c306cd05f39b24020fa0b5173adedf5">&#9670;&nbsp;</a></span>INSTR_CREATE_sminp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sminp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sminp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMINP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMINP   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8e7e62104815f17b363e895efb29ba25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7e62104815f17b363e895efb29ba25">&#9670;&nbsp;</a></span>INSTR_CREATE_sminp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sminp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sminp, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMINP vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9a704b6b1b3ca90ec3ac8aff91515d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a704b6b1b3ca90ec3ac8aff91515d57">&#9670;&nbsp;</a></span>INSTR_CREATE_sminv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sminv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sminv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMINV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMINV   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits), B (byte, 8 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aea6b86727454636dfa55d783c42af12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6b86727454636dfa55d783c42af12f">&#9670;&nbsp;</a></span>INSTR_CREATE_smlal2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlal2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlal2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLAL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ade953b2a950412032ce491b59edb3b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade953b2a950412032ce491b59edb3b4d">&#9670;&nbsp;</a></span>INSTR_CREATE_smlal_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlal_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea0988778ace5262922611e9d074d5ad85">OP_smlal</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLAL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a40658e272d6c35645b2b8da5f2fb7b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40658e272d6c35645b2b8da5f2fb7b8a">&#9670;&nbsp;</a></span>INSTR_CREATE_smlalb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlalb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlalb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLALB  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0b1e7b5f53a8d94e73765b9820e5c357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1e7b5f53a8d94e73765b9820e5c357">&#9670;&nbsp;</a></span>INSTR_CREATE_smlalb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlalb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlalb, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLALB  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SMLALB  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a29615aaf495ae9a5318f8ce4d00fce6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29615aaf495ae9a5318f8ce4d00fce6b">&#9670;&nbsp;</a></span>INSTR_CREATE_smlalt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlalt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlalt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLALT  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3bf55a6a62fdd1088ca8dfa6d07c993e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bf55a6a62fdd1088ca8dfa6d07c993e">&#9670;&nbsp;</a></span>INSTR_CREATE_smlalt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlalt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlalt, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLALT  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SMLALT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab8adae5652755ce24b0288e4339ee565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8adae5652755ce24b0288e4339ee565">&#9670;&nbsp;</a></span>INSTR_CREATE_smlsl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlsl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlsl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLSL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adfbe51a813d8d7c4068ff498235b3daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbe51a813d8d7c4068ff498235b3daf">&#9670;&nbsp;</a></span>INSTR_CREATE_smlsl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlsl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlsl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLSL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3438cec975c5ed3e51ded3f4a73361b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3438cec975c5ed3e51ded3f4a73361b3">&#9670;&nbsp;</a></span>INSTR_CREATE_smlslb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlslb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlslb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLSLB  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a391ee02d51ea019e528332816967b9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a391ee02d51ea019e528332816967b9e3">&#9670;&nbsp;</a></span>INSTR_CREATE_smlslb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlslb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlslb, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLSLB  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SMLSLB  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af14a9639355cf2ef0bfce909bda2ac4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14a9639355cf2ef0bfce909bda2ac4c">&#9670;&nbsp;</a></span>INSTR_CREATE_smlslt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlslt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smlslt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLSLT  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab5f2cd2525fe3a8732f70d0077f31408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f2cd2525fe3a8732f70d0077f31408">&#9670;&nbsp;</a></span>INSTR_CREATE_smlslt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smlslt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_smlslt, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMLSLT  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SMLSLT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab66d38926edb12c789d5c16b41f201c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66d38926edb12c789d5c16b41f201c3">&#9670;&nbsp;</a></span>INSTR_CREATE_smmla_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smmla_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaff4b6740c17dd5e092fe3138e0d433ff">OP_smmla</a>, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMMLA   &lt;Zda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aec0e426e21d8704cc093d526f0f2cc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0e426e21d8704cc093d526f0f2cc20">&#9670;&nbsp;</a></span>INSTR_CREATE_smmla_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smmla_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaff4b6740c17dd5e092fe3138e0d433ff">OP_smmla</a>, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMMLA   &lt;Vd&gt;.4S, &lt;Vn&gt;.16B, &lt;Vm&gt;.16B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The third source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af382d23c3a417a5fb93e63bfd7517ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af382d23c3a417a5fb93e63bfd7517ab5">&#9670;&nbsp;</a></span>INSTR_CREATE_smulh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smulh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smulh, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMULH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SMULH   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7b89f46068aa7a5e2c12c5629403beee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b89f46068aa7a5e2c12c5629403beee">&#9670;&nbsp;</a></span>INSTR_CREATE_smull2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smull2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smull2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMULL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6f37c873b39c1f023a5cffe2a9b00159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f37c873b39c1f023a5cffe2a9b00159">&#9670;&nbsp;</a></span>INSTR_CREATE_smull_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smull_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea4099d7020c84c21fed97871309220c2e">OP_smull</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMULL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5b5cc83a3c575d91d9e0395805c65833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5cc83a3c575d91d9e0395805c65833">&#9670;&nbsp;</a></span>INSTR_CREATE_smullb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smullb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smullb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMULLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMULLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ada33d7186890012894f5022f230f4232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada33d7186890012894f5022f230f4232">&#9670;&nbsp;</a></span>INSTR_CREATE_smullb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smullb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smullb, Zd, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMULLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMULLB  &lt;Zd&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SMULLB  &lt;Zd&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a05511949fbcea6534f38a38612b1bf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05511949fbcea6534f38a38612b1bf8a">&#9670;&nbsp;</a></span>INSTR_CREATE_smullt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smullt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_smullt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMULLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMULLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a18a00b856c18d2687ea3a916bf9393a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a00b856c18d2687ea3a916bf9393a3">&#9670;&nbsp;</a></span>INSTR_CREATE_smullt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_smullt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_smullt, Zd, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SMULLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SMULLT  &lt;Zd&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SMULLT  &lt;Zd&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5fad5c23382b30d0fc57f840382143fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fad5c23382b30d0fc57f840382143fc">&#9670;&nbsp;</a></span>INSTR_CREATE_splice_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_splice_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pv, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_splice, Zdn, Pv, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SPLICE instruction (destructive).</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SPLICE  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pv&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The second source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pv</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abf9734bcd6592f36911806cc1bfcea0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf9734bcd6592f36911806cc1bfcea0f">&#9670;&nbsp;</a></span>INSTR_CREATE_sqabs_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqabs_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqabs, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQABS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQABS   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab48d428f533bebaa75a6e2791b03bc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48d428f533bebaa75a6e2791b03bc65">&#9670;&nbsp;</a></span>INSTR_CREATE_sqadd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqadd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqadd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQADD   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a05aa658e448ce0f676c95c07ff09e218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05aa658e448ce0f676c95c07ff09e218">&#9670;&nbsp;</a></span>INSTR_CREATE_sqadd_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqadd_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqadd, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQADD   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for imm8 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab75b0175e9c3a3bc01c28f1ff95e397c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75b0175e9c3a3bc01c28f1ff95e397c">&#9670;&nbsp;</a></span>INSTR_CREATE_sqadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqadd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3bed180f2953eb51e62c2e841410e71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bed180f2953eb51e62c2e841410e71c">&#9670;&nbsp;</a></span>INSTR_CREATE_sqcadd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqcadd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqcadd, Zdn, Zdn, Zm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQCADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQCADD  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, &lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a061057ce45449dcbb63e39c1f8d5bbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a061057ce45449dcbb63e39c1f8d5bbb3">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECB  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1d5d1fc2ba1f24eefbc65838a5b74fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5d1fc2ba1f24eefbc65838a5b74fd1">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecb_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecb_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecb, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQDECB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECB  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8019fa6676b00a6f6de965cd7a69174c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8019fa6676b00a6f6de965cd7a69174c">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECD  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7ddd664d229fd2008eaff2da942ebe23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ddd664d229fd2008eaff2da942ebe23">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECD  &lt;Zdn&gt;.D{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af123b1e2486146dda5de6a5d096b3f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af123b1e2486146dda5de6a5d096b3f2f">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecd_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecd_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecd, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQDECD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECD  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a15536ea09f0f693f8ecda6cc5c0aac37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15536ea09f0f693f8ecda6cc5c0aac37">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdech</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdech</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdech, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECH  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a59ac747238f572df56cfc2a3eaabebbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ac747238f572df56cfc2a3eaabebbd">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdech_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdech_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdech, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECH  &lt;Zdn&gt;.H{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad61400ad6adada951a22c9e9da8805bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61400ad6adada951a22c9e9da8805bc">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdech_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdech_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdech, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQDECH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECH  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a17489e62d0dc853759bcd04a4a392ddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17489e62d0dc853759bcd04a4a392ddc">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecp_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecp_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdecp, Rdn, Rdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECP  &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4b5a4543abff34fc0d6d238160e5ea58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5a4543abff34fc0d6d238160e5ea58">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecp_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecp_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdecp, Zdn, Zdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECP  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a501873b5f7c43ddfe38791f71c79475d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501873b5f7c43ddfe38791f71c79475d">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecp_sve_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecp_sve_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdecp, Rdn, Pm, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0))</div>
</div><!-- fragment --><p>Creates a SQDECP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECP  &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;, &lt;Wdn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The second source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pm</td><td>The first source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="add27bc39c87e1c6d637275c5604c0c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add27bc39c87e1c6d637275c5604c0c8b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECW  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abcaf82afdaf29bf9edb3248957b9ed05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcaf82afdaf29bf9edb3248957b9ed05">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDECW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECW  &lt;Zdn&gt;.S{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4fc973c1ca43d3524021745167840212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc973c1ca43d3524021745167840212">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdecw_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdecw_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdecw, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQDECW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDECW  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad4e047b8fdf8c4afa2e125c9a5fce0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e047b8fdf8c4afa2e125c9a5fce0ff">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlal2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlal2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlal2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLAL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a722b8325be2a78c58009c86ddfd12a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722b8325be2a78c58009c86ddfd12a6e">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlal_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlal_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlal, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLAL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae74ddda0983054c0e9ad5eb07083d2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74ddda0983054c0e9ad5eb07083d2d3">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlalb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlalb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlalb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLALB &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a58221769a49f9f30eedabf43ba49c04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58221769a49f9f30eedabf43ba49c04b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlalb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlalb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlalb, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLALB &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQDMLALB &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac403c46c05eb6b455484c9ae7d9f0147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac403c46c05eb6b455484c9ae7d9f0147">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlalbt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlalbt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlalbt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLALBT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLALBT &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2a83151d5d577f19eb60d7c6d0ceccc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a83151d5d577f19eb60d7c6d0ceccc4">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlalt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlalt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlalt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLALT &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0dfe36022de35bd53f5f3a16c71e0de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfe36022de35bd53f5f3a16c71e0de8">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlalt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlalt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlalt, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLALT &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQDMLALT &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a241a231267b9365375caaf8101ab13dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241a231267b9365375caaf8101ab13dc">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlsl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlsl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlsl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLSL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1eac85b6c7fffbe1e4f14de83404503d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eac85b6c7fffbe1e4f14de83404503d">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlsl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlsl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlsl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLSL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a464b7f854136d714bd7b99d5a00743be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a464b7f854136d714bd7b99d5a00743be">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlslb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlslb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlslb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLSLB &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1b9b28a513a585cc4434f100fe82455c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9b28a513a585cc4434f100fe82455c">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlslb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlslb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlslb, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLSLB &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQDMLSLB &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a894963673118cf9c05472d7a5c77b9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a894963673118cf9c05472d7a5c77b9c6">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlslbt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlslbt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlslbt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLSLBT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLSLBT &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9796a2bdd0d5af34f96a8be760c1f969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9796a2bdd0d5af34f96a8be760c1f969">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlslt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlslt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmlslt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLSLT &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aff7132a3f893197e8d047b8bf4882ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7132a3f893197e8d047b8bf4882ceb">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmlslt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmlslt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqdmlslt, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMLSLT &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQDMLSLT &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8815e23a02e45cd110c4c6cd6c178444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8815e23a02e45cd110c4c6cd6c178444">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmulh_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmulh_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdmulh, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQDMULH &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5e6fb322f81658f09b787a52f1ab817a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e6fb322f81658f09b787a52f1ab817a">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmulh_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmulh_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i1&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmulh, Zd, Zn, Zm, i1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMULH &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D[&lt;index&gt;]
   SQDMULH &lt;Zd&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQDMULH &lt;Zd&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i1</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a426ce67fa69e89814f32c7d531e702c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426ce67fa69e89814f32c7d531e702c7">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmulh_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmulh_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmulh, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULH vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae978d6ab29947789b84a0edfc18162b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae978d6ab29947789b84a0edfc18162b7">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmull2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmull2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmull2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a15108c778f9b5dba01a568f768d97e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15108c778f9b5dba01a568f768d97e6b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmull_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmull_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmull, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a35651c7ee46bfcac02d20bb258c62018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35651c7ee46bfcac02d20bb258c62018">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmullb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmullb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdmullb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMULLB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a457e00a45bf8ddcb72a9be03eadd715f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457e00a45bf8ddcb72a9be03eadd715f">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmullb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmullb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmullb, Zd, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMULLB &lt;Zd&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQDMULLB &lt;Zd&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4ad6eae4e5e2ded478fcfb69ee21c78b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad6eae4e5e2ded478fcfb69ee21c78b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmullt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmullt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqdmullt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMULLT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9dd63d8a102b0710ac74394552b9a793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd63d8a102b0710ac74394552b9a793">&#9670;&nbsp;</a></span>INSTR_CREATE_sqdmullt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqdmullt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqdmullt, Zd, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQDMULLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQDMULLT &lt;Zd&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQDMULLT &lt;Zd&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a86b406eb3e353b5e77cf78bca5c4bae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b406eb3e353b5e77cf78bca5c4bae7">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCB  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6efa063c1cff42744377b9390941928d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efa063c1cff42744377b9390941928d">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincb_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincb_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincb, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQINCB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCB  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae76737d1cf8c570d8d9fc35fcdc0a389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76737d1cf8c570d8d9fc35fcdc0a389">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCD  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a27fdf8e65a7129ad1bc3ceb912968109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27fdf8e65a7129ad1bc3ceb912968109">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCD  &lt;Zdn&gt;.D{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa453a7f47b7924b25910a3dcd0b143ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa453a7f47b7924b25910a3dcd0b143ae">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincd_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincd_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincd, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQINCD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCD  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6167eb21a729e4f551d909bfd26c45c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6167eb21a729e4f551d909bfd26c45c9">&#9670;&nbsp;</a></span>INSTR_CREATE_sqinch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqinch</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqinch, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCH  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9939eb3fad5fea059295094cc421f378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9939eb3fad5fea059295094cc421f378">&#9670;&nbsp;</a></span>INSTR_CREATE_sqinch_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqinch_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqinch, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCH  &lt;Zdn&gt;.H{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae98fcf74b17db1c633b74b2468db204c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98fcf74b17db1c633b74b2468db204c">&#9670;&nbsp;</a></span>INSTR_CREATE_sqinch_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqinch_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqinch, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQINCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCH  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a39d1a4fa17c372a079056b5c0dcb06e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d1a4fa17c372a079056b5c0dcb06e1">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincp_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincp_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqincp, Rdn, Rdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCP  &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab12cc9451168e694adcd604976b27e47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12cc9451168e694adcd604976b27e47">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincp_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincp_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqincp, Zdn, Zdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCP  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1174941aa3b71dae3a8bd0402b6e727a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1174941aa3b71dae3a8bd0402b6e727a">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincp_sve_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincp_sve_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqincp, Rdn, Pm, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0))</div>
</div><!-- fragment --><p>Creates a SQINCP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCP  &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;, &lt;Wdn&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The second source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">Pm</td><td>The first source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5e4e75d0029b2e8de7cc45d066ef27ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e4e75d0029b2e8de7cc45d066ef27ba">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCW  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa711e9d89c889fb8ffcff7376cc12789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa711e9d89c889fb8ffcff7376cc12789">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQINCW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCW  &lt;Zdn&gt;.S{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9e09a5847d2112574960fa62736875ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e09a5847d2112574960fa62736875ba">&#9670;&nbsp;</a></span>INSTR_CREATE_sqincw_wide</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqincw_wide</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqincw, Rdn,                                         \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(Rdn) - DR_REG_X0 + DR_REG_W0), \</div>
<div class="line">                           pattern, <a class="code" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</div>
</div><!-- fragment --><p>Creates a SQINCW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQINCW  &lt;Xdn&gt;, &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register, X (Extended, 64 bits). The 32 bit result from the source register is sign extended to 64 bits. </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab88e0bb133a84f4292b74fe4529e0fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88e0bb133a84f4292b74fe4529e0fdf">&#9670;&nbsp;</a></span>INSTR_CREATE_sqneg_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqneg_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqneg, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQNEG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQNEG   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a675b33234af1a21e739fbcd5b9b0e9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675b33234af1a21e739fbcd5b9b0e9bc">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdcmlah_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdcmlah_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdcmlah, Zda, Zda, Zn, Zm, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDCMLAH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRDCMLAH &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, &lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rotation which must be 0, 90, 180 or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa5fa0410af66bb8494c1afa54e7af1dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fa0410af66bb8494c1afa54e7af1dd">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdcmlah_sve_idx_imm_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdcmlah_sve_idx_imm_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sqrdcmlah, Zda, Zda, Zn, Zm, i1, rot)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDCMLAH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRDCMLAH &lt;Zda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;imm&gt;], &lt;const&gt;
   SQRDCMLAH &lt;Zda&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;imm&gt;], &lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i1</td><td>The immediate index for Zm. </td></tr>
    <tr><td class="paramname">rot</td><td>The immediate rotation which must be 0, 90, 180 or 270. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6a524bd6f724a97d57240fc39edde448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a524bd6f724a97d57240fc39edde448">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlah_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlah_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmlah, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLAH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQRDMLAH &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac271b83a83bda0aa60db4ad13b580d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac271b83a83bda0aa60db4ad13b580d65">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlah_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlah_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i1&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdmlah, Zda, Zda, Zn, Zm, i1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLAH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRDMLAH &lt;Zda&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D[&lt;index&gt;]
   SQRDMLAH &lt;Zda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQRDMLAH &lt;Zda&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i1</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aacfe5e5dff6441db73ae03c3bf4e096f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacfe5e5dff6441db73ae03c3bf4e096f">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlsh_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlsh_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLSH scalar instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a047364daf20b3e720d97f0108a19cc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047364daf20b3e720d97f0108a19cc82">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlsh_scalar_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlsh_scalar_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn, index, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLSH scalar indexed instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">index</td><td>The first input register's vector element index. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4657f6acd9141e9583391990cf57f67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4657f6acd9141e9583391990cf57f67c">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlsh_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlsh_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmlsh, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLSH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQRDMLSH &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8b8c4281e3f3289c2a4c182d75893ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8c4281e3f3289c2a4c182d75893ced">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlsh_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlsh_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i1&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdmlsh, Zda, Zda, Zn, Zm, i1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLSH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRDMLSH &lt;Zda&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D[&lt;index&gt;]
   SQRDMLSH &lt;Zda&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQRDMLSH &lt;Zda&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i1</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac21a30b3a44014fdb23b6e9be260788e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21a30b3a44014fdb23b6e9be260788e">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlsh_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlsh_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLSH vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a85ef518a0ec4df2bd78a923f18f09d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ef518a0ec4df2bd78a923f18f09d0b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmlsh_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmlsh_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">elsz&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sqrdmlsh, Rd, Rd, Rm, Rn, index, elsz)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMLSH vector indexed instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">index</td><td>The first input register's vector element index. </td></tr>
    <tr><td class="paramname">elsz</td><td>The vector element size. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0192c12ace734c6f1377adfd91109991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0192c12ace734c6f1377adfd91109991">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmulh_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmulh_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqrdmulh, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMULH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQRDMULH &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acb9ad611249b5019debf88e5e09a6dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9ad611249b5019debf88e5e09a6dc3">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmulh_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmulh_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i1&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmulh, Zd, Zn, Zm, i1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMULH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRDMULH &lt;Zd&gt;.D, &lt;Zn&gt;.D, &lt;Zm&gt;.D[&lt;index&gt;]
   SQRDMULH &lt;Zd&gt;.S, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   SQRDMULH &lt;Zd&gt;.H, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.d, Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i1</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aab36210f5c5925473baae55520a2bb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab36210f5c5925473baae55520a2bb48">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrdmulh_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrdmulh_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrdmulh, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRDMULH vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac159134c1584d26ffb122febeb356b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac159134c1584d26ffb122febeb356b6b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrshl_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrshl_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshl, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRSHL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRSHL  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5ac77b2aa7856caeccec7b6ff41bca48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac77b2aa7856caeccec7b6ff41bca48">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrshl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrshl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRSHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a74f09813944e11cf62823e19ac5c9d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f09813944e11cf62823e19ac5c9d50">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrshlr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrshlr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshlr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRSHLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRSHLR &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4b844e2d68e0b5aad3d6711e34fcfdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b844e2d68e0b5aad3d6711e34fcfdf3">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrshrnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrshrnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqrshrnb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRSHRNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRSHRNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4fb569a0a7a33068f88c2891aa9e8e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fb569a0a7a33068f88c2891aa9e8e0f">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrshrnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrshrnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshrnt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRSHRNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRSHRNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abac1a2f4e98bd8cfb01d9ea3451a62db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac1a2f4e98bd8cfb01d9ea3451a62db">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrshrunb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrshrunb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqrshrunb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRSHRUNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRSHRUNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a42909e396ad9cde0a3d825d7cca6ebb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42909e396ad9cde0a3d825d7cca6ebb9">&#9670;&nbsp;</a></span>INSTR_CREATE_sqrshrunt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqrshrunt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqrshrunt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQRSHRUNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQRSHRUNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a20e9ab41bc19ba2289a629a197a00947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20e9ab41bc19ba2289a629a197a00947">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshl_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshl_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm_imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshl, Zdn, Pg, Zdn, Zm_imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSHL   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
   SQSHL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm_imm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d or an immediate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a106329c2a89462109f154f3f1904c4ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106329c2a89462109f154f3f1904c4ff">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a244137be8a118306f1d1a25ddef3125b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244137be8a118306f1d1a25ddef3125b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshlr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshlr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshlr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSHLR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a104a203ce03d46ac246b978c1185d815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a104a203ce03d46ac246b978c1185d815">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshlu_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshlu_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshlu, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHLU instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSHLU  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9bc324808c6ca6fa5224cc313b6d4d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc324808c6ca6fa5224cc313b6d4d3e">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshrnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshrnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqshrnb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHRNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSHRNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ade96255b17915d6cb1e37ac03aff8ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade96255b17915d6cb1e37ac03aff8ca7">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshrnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshrnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshrnt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHRNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSHRNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aca94ff151767128294fe96b76fa9de45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca94ff151767128294fe96b76fa9de45">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshrunb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshrunb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqshrunb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHRUNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSHRUNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a31618b8a66af4343d860a02c6803a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31618b8a66af4343d860a02c6803a70f">&#9670;&nbsp;</a></span>INSTR_CREATE_sqshrunt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqshrunt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqshrunt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSHRUNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSHRUNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6e2d6cad51db3d4980f94b9b6aa97aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2d6cad51db3d4980f94b9b6aa97aab">&#9670;&nbsp;</a></span>INSTR_CREATE_sqsub_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqsub_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqsub, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQSUB   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0c9dedc4fa47cdeb2490e7ac98f654a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c9dedc4fa47cdeb2490e7ac98f654a4">&#9670;&nbsp;</a></span>INSTR_CREATE_sqsub_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqsub_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sqsub, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SQSUB   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for imm8 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0cbffdc0d08d9d05ca75b99eff30f17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cbffdc0d08d9d05ca75b99eff30f17b">&#9670;&nbsp;</a></span>INSTR_CREATE_sqsub_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqsub_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqsub, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSUB vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aab94b0d62faf4702c54791dc575b277e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab94b0d62faf4702c54791dc575b277e">&#9670;&nbsp;</a></span>INSTR_CREATE_sqsubr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqsubr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sqsubr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQSUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQSUBR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a08f593539caebec102ee8ce9cf1bf167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f593539caebec102ee8ce9cf1bf167">&#9670;&nbsp;</a></span>INSTR_CREATE_sqxtnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqxtnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sqxtnb, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQXTNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQXTNB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a609be0d50e5e15ac6565c6577cb93f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609be0d50e5e15ac6565c6577cb93f3f">&#9670;&nbsp;</a></span>INSTR_CREATE_sqxtnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqxtnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqxtnt, Zd, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQXTNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQXTNT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac3a6fcc8cd3b74032d820aac9d4dc493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a6fcc8cd3b74032d820aac9d4dc493">&#9670;&nbsp;</a></span>INSTR_CREATE_sqxtunb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqxtunb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sqxtunb, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQXTUNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQXTUNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac5eccb5176277fadb4a892ff520a28f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5eccb5176277fadb4a892ff520a28f5">&#9670;&nbsp;</a></span>INSTR_CREATE_sqxtunt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sqxtunt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sqxtunt, Zd, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SQXTUNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SQXTUNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4430525dad3c431c1be352c9dbf59767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4430525dad3c431c1be352c9dbf59767">&#9670;&nbsp;</a></span>INSTR_CREATE_srhadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_srhadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srhadd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRHADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SRHADD  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad4190369daad351a7d414b8c03f3a583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4190369daad351a7d414b8c03f3a583">&#9670;&nbsp;</a></span>INSTR_CREATE_srhadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_srhadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srhadd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRHADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a035266f6194f6ee2487b960f7a42daec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035266f6194f6ee2487b960f7a42daec">&#9670;&nbsp;</a></span>INSTR_CREATE_sri_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sri_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sri, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SRI     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a943fa1f18d513686f1d3ae01ba2736f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943fa1f18d513686f1d3ae01ba2736f6">&#9670;&nbsp;</a></span>INSTR_CREATE_srshl_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_srshl_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshl, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRSHL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SRSHL   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a198536dac9bc84a819674bdb0a3303e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198536dac9bc84a819674bdb0a3303e1">&#9670;&nbsp;</a></span>INSTR_CREATE_srshl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_srshl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRSHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acaacb097e47e9e0b2751ce8f4393a72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaacb097e47e9e0b2751ce8f4393a72b">&#9670;&nbsp;</a></span>INSTR_CREATE_srshlr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_srshlr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshlr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRSHLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SRSHLR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a738b953d7aea95ca94352bbf99872396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a738b953d7aea95ca94352bbf99872396">&#9670;&nbsp;</a></span>INSTR_CREATE_srshr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_srshr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srshr, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRSHR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SRSHR   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae054504a4aa722d0bbc4dd1e0de36426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae054504a4aa722d0bbc4dd1e0de36426">&#9670;&nbsp;</a></span>INSTR_CREATE_srsra_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_srsra_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_srsra, Zda, Zda, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SRSRA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SRSRA   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af1b4aa013e60357636a5f426e3016391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b4aa013e60357636a5f426e3016391">&#9670;&nbsp;</a></span>INSTR_CREATE_sshl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sshl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_sshl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8d8ea39f35b5370782f28aff83b2103e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8ea39f35b5370782f28aff83b2103e">&#9670;&nbsp;</a></span>INSTR_CREATE_sshllb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sshllb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sshllb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSHLLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSHLLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa53c1f71af4cb1691510099d1c88d774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53c1f71af4cb1691510099d1c88d774">&#9670;&nbsp;</a></span>INSTR_CREATE_sshllt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sshllt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sshllt, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSHLLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSHLLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae23ae8750693a234bba4fea8c1c7b8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23ae8750693a234bba4fea8c1c7b8a9">&#9670;&nbsp;</a></span>INSTR_CREATE_ssra_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssra_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssra, Zda, Zda, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSRA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSRA    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9dff8724a28dcc322bfec1592fed1ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dff8724a28dcc322bfec1592fed1ee2">&#9670;&nbsp;</a></span>INSTR_CREATE_ssubl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssubl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab7aa78ae7dffbbfa8a5166a16330b5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7aa78ae7dffbbfa8a5166a16330b5f8">&#9670;&nbsp;</a></span>INSTR_CREATE_ssubl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssubl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afd792a2e1ee27f0b9616d5e23634387a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd792a2e1ee27f0b9616d5e23634387a">&#9670;&nbsp;</a></span>INSTR_CREATE_ssublb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssublb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssublb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSUBLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af39ca0fd3807ccf81bc9334bb7c85ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39ca0fd3807ccf81bc9334bb7c85ce1">&#9670;&nbsp;</a></span>INSTR_CREATE_ssublbt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssublbt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssublbt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBLBT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSUBLBT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3c70d9352d7ea9c0efd8f07d268245e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c70d9352d7ea9c0efd8f07d268245e8">&#9670;&nbsp;</a></span>INSTR_CREATE_ssublt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssublt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssublt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSUBLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a55291f1a6ed62c17645d02919b97577c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55291f1a6ed62c17645d02919b97577c">&#9670;&nbsp;</a></span>INSTR_CREATE_ssubltb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssubltb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssubltb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBLTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSUBLTB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3d07af4c29c35544b3150822c30c758f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d07af4c29c35544b3150822c30c758f">&#9670;&nbsp;</a></span>INSTR_CREATE_ssubw2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssubw2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubw2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBW2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7bce6d475c2b5de378c7375f6501d954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bce6d475c2b5de378c7375f6501d954">&#9670;&nbsp;</a></span>INSTR_CREATE_ssubw_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssubw_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ssubw, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBW vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5805d642de03beb47f470cea5a899a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5805d642de03beb47f470cea5a899a42">&#9670;&nbsp;</a></span>INSTR_CREATE_ssubwb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssubwb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssubwb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBWB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSUBWB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a817d2cb42ccb5211c183dc477c0bc7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817d2cb42ccb5211c183dc477c0bc7cc">&#9670;&nbsp;</a></span>INSTR_CREATE_ssubwt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ssubwt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ssubwt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SSUBWT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SSUBWT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a63dd772b440767906efc610fb1421809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63dd772b440767906efc610fb1421809">&#9670;&nbsp;</a></span>INSTR_CREATE_st1_multi_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st1_multi_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">q, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1, r, q, s)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an Advanced SIMD (NEON) ST1 instruction to store multiple single element structures from one vector register, e.g. ST1 {V1.2S},[X1]. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination memory operand. </td></tr>
    <tr><td class="paramname">q</td><td>The source vector register operand. </td></tr>
    <tr><td class="paramname">s</td><td>The size of the vector element. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a17430843fab3e0932003908b7a318b05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17430843fab3e0932003908b7a318b05">&#9670;&nbsp;</a></span>INSTR_CREATE_st1b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st1b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1b, Rn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST1B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST1B    { &lt;Zt&gt;.&lt;Ts&gt; }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    ST1B    { &lt;Zt&gt;.&lt;Ts&gt; }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
*    ST1B    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    ST1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    ST1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    ST1B    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    ST1B    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, Rm, For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: DR_EXTEND_UXTX, 0, 0, 0, OPSZ_1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / (8 * opnd_size_to_bytes(Ts)))) For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 64), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6155f8c4dba69e60d72d4f2a2e4921ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6155f8c4dba69e60d72d4f2a2e4921ad">&#9670;&nbsp;</a></span>INSTR_CREATE_st1d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st1d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1d, Zn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST1D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    ST1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3]
*    ST1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    ST1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #3]
*    ST1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    ST1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    ST1D    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 8), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #3] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #3] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 3) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / (8 * opnd_size_to_bytes(Ts)))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6e499091cc9200dce29d6069ccae03c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e499091cc9200dce29d6069ccae03c4">&#9670;&nbsp;</a></span>INSTR_CREATE_st1h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st1h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1h, Zn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST1H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    ST1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    ST1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1]
*    ST1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    ST1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1]
*    ST1H    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    ST1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1]
*    ST1H    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
*    ST1H    { &lt;Zt&gt;.&lt;Ts&gt; }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    ST1H    { &lt;Zt&gt;.&lt;Ts&gt; }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 32), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #1] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 1) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> /8/16/32), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / opnd_size_to_bytes(Ts))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1f56faef59f7ddcc7229bbb30df9f9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f56faef59f7ddcc7229bbb30df9f9ee">&#9670;&nbsp;</a></span>INSTR_CREATE_st1w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st1w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_st1w, Zn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST1W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Zn&gt;.S{, #&lt;imm&gt;}]
*    ST1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Zn&gt;.D{, #&lt;imm&gt;}]
*    ST1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #2]
*    ST1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D]
*    ST1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #2]
*    ST1W    { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;]
*    ST1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #2]
*    ST1W    { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;]
*    ST1W    { &lt;Zt&gt;.&lt;Ts&gt; }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    ST1W    { &lt;Zt&gt;.&lt;Ts&gt; }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector base register with an immediate offset, constructed with the function: For the [&lt;Zn&gt;.S{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_4, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 8), 0) For the [&lt;Zn&gt;.D{, #&lt;imm&gt;}] variant: opnd_create_vector_base_disp_aarch64(Zn, DR_REG_NULL, OPSZ_8, DR_EXTEND_UXTX, 0, imm5, 0, opnd_size_from_bytes(dr_get_sve_vl() / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, LSL #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, DR_EXTEND_UXTX, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt; #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.D, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_8, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 16), 0) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt; #2] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, true, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 2) For the [&lt;Xn|SP&gt;, &lt;Zm&gt;.S, &lt;extend&gt;] variant: opnd_create_vector_base_disp_aarch64(Xn, Zm, OPSZ_4, extend, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 0) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8/16), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / (8 * opnd_size_to_bytes(Ts)))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a282947ccb31083d9d1279fd009020b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282947ccb31083d9d1279fd009020b53">&#9670;&nbsp;</a></span>INSTR_CREATE_st2b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st2b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2b, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST2B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST2B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    ST2B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1a46d8ab8253ce383a8140134144735f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a46d8ab8253ce383a8140134144735f">&#9670;&nbsp;</a></span>INSTR_CREATE_st2d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st2d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2d, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST2D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST2D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    ST2D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a919a206984340dcdb74a757f7a8992d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919a206984340dcdb74a757f7a8992d8">&#9670;&nbsp;</a></span>INSTR_CREATE_st2g_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st2g_offset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_st2g, Rn, Rt)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST2G instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   ST2G    &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, simm, 0, OPSZ_0) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1b3a8fb42e6c181b2ba8a24950cebf1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3a8fb42e6c181b2ba8a24950cebf1b">&#9670;&nbsp;</a></span>INSTR_CREATE_st2g_post</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st2g_post</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_st2g, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), simm)</div>
</div><!-- fragment --><p>Creates a ST2G instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   ST2G    &lt;Xt&gt;, [&lt;Xn|SP&gt;], #&lt;simm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_0) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The immediate integer offset, must be a multiple of 16 between -4096 and 4080. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abb1fbf2f3784e923b1c970c049913daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1fbf2f3784e923b1c970c049913daf">&#9670;&nbsp;</a></span>INSTR_CREATE_st2g_pre</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st2g_pre</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_st2g, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)),                      \</div>
<div class="line">                           <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="code" href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a>(Rn)))</div>
</div><!-- fragment --><p>Creates a ST2G instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   ST2G    &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]!
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_0) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a06d7ce04dce2ba1778b738ca31a2b572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d7ce04dce2ba1778b738ca31a2b572">&#9670;&nbsp;</a></span>INSTR_CREATE_st2h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st2h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2h, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST2H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST2H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    ST2H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a940555a207cdf2c4e8456d37db7932d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940555a207cdf2c4e8456d37db7932d3">&#9670;&nbsp;</a></span>INSTR_CREATE_st2w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st2w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_st2w, Rn, Zt, <a class="el" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ST2W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST2W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    ST2W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(2 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a505ecf9bed02c0edf1868573f9fb2f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a505ecf9bed02c0edf1868573f9fb2f6b">&#9670;&nbsp;</a></span>INSTR_CREATE_st3b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st3b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_st3b, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Pg)</div>
</div><!-- fragment --><p>Creates a ST3B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST3B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    ST3B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a396366a3e8e28567300b7e8b6df0be6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396366a3e8e28567300b7e8b6df0be6e">&#9670;&nbsp;</a></span>INSTR_CREATE_st3d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st3d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_st3d, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Pg)</div>
</div><!-- fragment --><p>Creates a ST3D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST3D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    ST3D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afe0feae643e768f062ad211e2e2a6e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0feae643e768f062ad211e2e2a6e9f">&#9670;&nbsp;</a></span>INSTR_CREATE_st3h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st3h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_st3h, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Pg)</div>
</div><!-- fragment --><p>Creates a ST3H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST3H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    ST3H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1d44d556af22233e633d5725a7d831c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d44d556af22233e633d5725a7d831c1">&#9670;&nbsp;</a></span>INSTR_CREATE_st3w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st3w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_st3w, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2), Pg)</div>
</div><!-- fragment --><p>Creates a ST3W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST3W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    ST3W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(3 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8c1589b420ba389e293d13c6419f450c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1589b420ba389e293d13c6419f450c">&#9670;&nbsp;</a></span>INSTR_CREATE_st4b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st4b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_st4b, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                      \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Pg)</div>
</div><!-- fragment --><p>Creates a ST4B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST4B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B, &lt;Zt4&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    ST4B    { &lt;Zt1&gt;.B, &lt;Zt2&gt;.B, &lt;Zt3&gt;.B, &lt;Zt4&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) For the [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abcf7416b886eeb5e4bb6138d28b9d82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf7416b886eeb5e4bb6138d28b9d82b">&#9670;&nbsp;</a></span>INSTR_CREATE_st4d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st4d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_st4d, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                      \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Pg)</div>
</div><!-- fragment --><p>Creates a ST4D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST4D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D, &lt;Zt4&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    ST4D    { &lt;Zt1&gt;.D, &lt;Zt2&gt;.D, &lt;Zt3&gt;.D, &lt;Zt4&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 3) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a54a2c40e3a52babe32ea35089f866b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a2c40e3a52babe32ea35089f866b6c">&#9670;&nbsp;</a></span>INSTR_CREATE_st4h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st4h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_st4h, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                      \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Pg)</div>
</div><!-- fragment --><p>Creates a ST4H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST4H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H, &lt;Zt4&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    ST4H    { &lt;Zt1&gt;.H, &lt;Zt2&gt;.H, &lt;Zt3&gt;.H, &lt;Zt4&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6c682f2fd83b59d963f0fa0347641939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c682f2fd83b59d963f0fa0347641939">&#9670;&nbsp;</a></span>INSTR_CREATE_st4w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_st4w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_st4w, Rn, Zt, <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 1), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 2),                      \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a>(Zt, 3), Pg)</div>
</div><!-- fragment --><p>Creates a ST4W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ST4W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S, &lt;Zt4&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    ST4W    { &lt;Zt1&gt;.S, &lt;Zt2&gt;.S, &lt;Zt3&gt;.S, &lt;Zt4&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm4, opnd_size_from_bytes(4 * (<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8))) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aae48670e0431ba6093648f1f218a69d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae48670e0431ba6093648f1f218a69d3">&#9670;&nbsp;</a></span>INSTR_CREATE_stg_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stg_offset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stg, Rn, Rt)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STG     &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, simm, 0, OPSZ_0) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aaf7fbfe57fc5421d91811e0278aa19fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7fbfe57fc5421d91811e0278aa19fe">&#9670;&nbsp;</a></span>INSTR_CREATE_stg_post</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stg_post</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_stg, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), simm)</div>
</div><!-- fragment --><p>Creates a STG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STG     &lt;Xt&gt;, [&lt;Xn|SP&gt;], #&lt;simm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_0) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The immediate integer offset, must be a multiple of 16 between -4096 and 4080. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a52addc269f7845c032080c815102c62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52addc269f7845c032080c815102c62a">&#9670;&nbsp;</a></span>INSTR_CREATE_stg_pre</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stg_pre</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_stg, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)),                     \</div>
<div class="line">                           <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="code" href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a>(Rn)))</div>
</div><!-- fragment --><p>Creates a STG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STG     &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]!
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_0) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aca0f104476cea401081ae0a2bcdc3dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0f104476cea401081ae0a2bcdc3dea">&#9670;&nbsp;</a></span>INSTR_CREATE_stgp_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stgp_offset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stgp, Rn, Rt, Rt2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STGP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STGP    &lt;Xt&gt;, &lt;Xt2&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The third source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, simm, 0, OPSZ_16) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rt2</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afe1ea3643303c09bcef90d6fbfd3257b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1ea3643303c09bcef90d6fbfd3257b">&#9670;&nbsp;</a></span>INSTR_CREATE_stgp_post</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stgp_post</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad9d5f8f4ba5dd21474d65f5ed74b9afe">instr_create_2dst_4src</a>(dc, OP_stgp, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, Rt2, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), simm)</div>
</div><!-- fragment --><p>Creates a STGP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STGP    &lt;Xt&gt;, &lt;Xt2&gt;, [&lt;Xn|SP&gt;], #&lt;simm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The third source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_16) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rt2</td><td>The second source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The immediate integer offset, must be a multiple of 16 between -1024 and 1008. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9179bb291a6dc8ce6810cce2aa630574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9179bb291a6dc8ce6810cce2aa630574">&#9670;&nbsp;</a></span>INSTR_CREATE_stgp_pre</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stgp_pre</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad9d5f8f4ba5dd21474d65f5ed74b9afe">instr_create_2dst_4src</a>(dc, OP_stgp, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, Rt2, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)),                           \</div>
<div class="line">                           <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="code" href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a>(Rn)))</div>
</div><!-- fragment --><p>Creates a STGP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STGP    &lt;Xt&gt;, &lt;Xt2&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]!
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The third source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_16) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rt2</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abf16cf83601b7cac2bcb48a956aa40dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf16cf83601b7cac2bcb48a956aa40dc">&#9670;&nbsp;</a></span>INSTR_CREATE_stllr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stllr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stllr, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STLLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STLLR   &lt;Wt&gt;, [&lt;Xn|SP&gt;]
*    STLLR   &lt;Xt&gt;, [&lt;Xn|SP&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The first destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits)</td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register. Can be X (Extended, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae15b998ffe7d882dd865d2d0f67f23f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15b998ffe7d882dd865d2d0f67f23f5">&#9670;&nbsp;</a></span>INSTR_CREATE_stllrb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stllrb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stllrb, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STLLRB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STLLRB  &lt;Wt&gt;, [&lt;Xn|SP&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The first destination register, W (Word, 32 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a04b27d3f9c460eed8002d94b2f6dc73f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b27d3f9c460eed8002d94b2f6dc73f">&#9670;&nbsp;</a></span>INSTR_CREATE_stllrh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stllrh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stllrh, Rt, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STLLRH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STLLRH  &lt;Wt&gt;, [&lt;Xn|SP&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The first destination register, W (Word, 32 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source register, X (Extended, 64 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6f191805e8a48d3350497f1902f02365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f191805e8a48d3350497f1902f02365">&#9670;&nbsp;</a></span>INSTR_CREATE_stlur</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stlur</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stlur, mem, Rt)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STLUR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STLUR  &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
*    STLUR  &lt;Xt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The source register, W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The destination memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_4) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8079b6dae43c2674707f5e879bd4e690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8079b6dae43c2674707f5e879bd4e690">&#9670;&nbsp;</a></span>INSTR_CREATE_stlurb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stlurb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stlurb, mem, Rt)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STLURB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STLURB &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The source register, W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The destination memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_1) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3bda6cfb01793682f91de4349bd96ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bda6cfb01793682f91de4349bd96ca0">&#9670;&nbsp;</a></span>INSTR_CREATE_stlurh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stlurh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stlurh, mem, Rt)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STLURH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STLURH &lt;Wt&gt;, [&lt;Xn|SP&gt;{, #&lt;simm&gt;}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The source register, W (Word, 32 bits). </td></tr>
    <tr><td class="paramname">mem</td><td>The destination memory address operand constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_2) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abfbbd9155b0b5a5b0b319e5675f433a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbbd9155b0b5a5b0b319e5675f433a9">&#9670;&nbsp;</a></span>INSTR_CREATE_stnt1b_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stnt1b_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1b, Rn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STNT1B instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STNT1B  { &lt;Zt&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;]
*    STNT1B  { &lt;Zt&gt;.B }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;] variant: opnd_create_base_disp_aarch64(Rn, Rm, DR_EXTEND_UXTX, 0, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a47e3a003a6885ad607bd7f7de3d5f1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47e3a003a6885ad607bd7f7de3d5f1db">&#9670;&nbsp;</a></span>INSTR_CREATE_stnt1d_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stnt1d_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1d, Rn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STNT1D instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STNT1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3]
*    STNT1D  { &lt;Zt&gt;.D }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 3) For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #3] variant: For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8437ab0dd5a23ea14a3a45530a8bc929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8437ab0dd5a23ea14a3a45530a8bc929">&#9670;&nbsp;</a></span>INSTR_CREATE_stnt1h_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stnt1h_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1h, Rn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STNT1H instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STNT1H  { &lt;Zt&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1]
*    STNT1H  { &lt;Zt&gt;.H }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #1] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 1) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad8c71ba5f1e836cf4a22a4e9be2a1fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c71ba5f1e836cf4a22a4e9be2a1fbb">&#9670;&nbsp;</a></span>INSTR_CREATE_stnt1w_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stnt1w_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_stnt1w, Rn, Zt, Pg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STNT1W instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    STNT1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2]
*    STNT1W  { &lt;Zt&gt;.S }, &lt;Pg&gt;, [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zt</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source base register with a register offset, constructed with the function: For the [&lt;Xn|SP&gt;, &lt;Xm&gt;, LSL #2] variant: opnd_create_base_disp_shift_aarch64(Rn, Rm, DR_EXTEND_UXTX, true, 0, 0, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8), 2) For the [&lt;Xn|SP&gt;{, #&lt;imm&gt;, MUL VL}] variant: opnd_create_base_disp(Rn, DR_REG_NULL, 0, imm, opnd_size_from_bytes(<a class="el" href="dr__ir__encode_8h.html#ac91a4885ba762cd73ef41650b931ed56">dr_get_sve_vector_length()</a> / 8)) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0872986540822ce59775c827ba687e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0872986540822ce59775c827ba687e89">&#9670;&nbsp;</a></span>INSTR_CREATE_str_imm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_str_imm</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Xn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635aa6a46b02d917c3dc07fb77fc1864c37f">OP_str</a>, Rt, Xn, Xt, Xn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STR immediate instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rt</td><td>The output memory disposition. </td></tr>
    <tr><td class="paramname">Xt</td><td>The input register or stack pointer. </td></tr>
    <tr><td class="paramname">Xn</td><td>The output register </td></tr>
    <tr><td class="paramname">imm</td><td>Immediate int of the output register offset </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7f9f1378d925251bf5e7ef23e19d6f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9f1378d925251bf5e7ef23e19d6f5d">&#9670;&nbsp;</a></span>INSTR_CREATE_stz2g_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stz2g_offset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stz2g, Rn, Rt)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STZ2G instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STZ2G   &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, simm, 0, OPSZ_32) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad21db7bb2a7249d24a2f674b54f263ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21db7bb2a7249d24a2f674b54f263ee">&#9670;&nbsp;</a></span>INSTR_CREATE_stz2g_post</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stz2g_post</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_stz2g, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), simm)</div>
</div><!-- fragment --><p>Creates a STZ2G instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STZ2G   &lt;Xt&gt;, [&lt;Xn|SP&gt;], #&lt;simm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_32) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The immediate integer offset, must be a multiple of 16 between -4096 and 4080. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a640d5e411652cc90de4c45651babe679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640d5e411652cc90de4c45651babe679">&#9670;&nbsp;</a></span>INSTR_CREATE_stz2g_pre</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stz2g_pre</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_stz2g, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)),                       \</div>
<div class="line">                           <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="code" href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a>(Rn)))</div>
</div><!-- fragment --><p>Creates a STZ2G instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STZ2G   &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]!
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_32) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5e6e1e659df0d6340dd81f0a86bbedb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e6e1e659df0d6340dd81f0a86bbedb8">&#9670;&nbsp;</a></span>INSTR_CREATE_stzg_offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stzg_offset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_stzg, Rn, Rt)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a STZG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STZG    &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, simm, 0, OPSZ_16) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aed4e6bbb56eaa7b736af08c6a5884bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4e6bbb56eaa7b736af08c6a5884bca">&#9670;&nbsp;</a></span>INSTR_CREATE_stzg_post</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stzg_post</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">simm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_stzg, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), simm)</div>
</div><!-- fragment --><p>Creates a STZG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STZG    &lt;Xt&gt;, [&lt;Xn|SP&gt;], #&lt;simm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp_aarch64(Rn, DR_REG_NULL, DR_EXTEND_UXTX, 0, 0, 0, OPSZ_16) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">simm</td><td>The immediate integer offset, must be a multiple of 16 between -4096 and 4080. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2393dd84ec5065479f0a9e4e667f71d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2393dd84ec5065479f0a9e4e667f71d0">&#9670;&nbsp;</a></span>INSTR_CREATE_stzg_pre</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_stzg_pre</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rt&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a>(dc, OP_stzg, Rn, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)), Rt, \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a>(Rn)),                      \</div>
<div class="line">                           <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="code" href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a>(Rn)))</div>
</div><!-- fragment --><p>Creates a STZG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   STZG    &lt;Xt&gt;, [&lt;Xn|SP&gt;, #&lt;simm&gt;]!
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source and destination base register with an immediate offset, constructed with the function: opnd_create_base_disp(Rn, DR_REG_NULL, 0, simm, OPSZ_16) </td></tr>
    <tr><td class="paramname">Rt</td><td>The first source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a84afae3df58e90c0aaa046733ab7219f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84afae3df58e90c0aaa046733ab7219f">&#9670;&nbsp;</a></span>INSTR_CREATE_sub_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sub_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUB     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a03f4c04a0788ffe1e496572d5c37faa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f4c04a0788ffe1e496572d5c37faa1">&#9670;&nbsp;</a></span>INSTR_CREATE_sub_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sub_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUB     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The second source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa79a22a7a61ef4ed2ffe59b29d1cdcd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79a22a7a61ef4ed2ffe59b29d1cdcd0">&#9670;&nbsp;</a></span>INSTR_CREATE_sub_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sub_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUB     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for imm8 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0c810be3214d2a937f9f34965188ccf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c810be3214d2a937f9f34965188ccf4">&#9670;&nbsp;</a></span>INSTR_CREATE_sub_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sub_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a0c4b2b125daa3c94937be8625441d6f5">OP_sub</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUB vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad87133e96224541804091afedc18ea92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87133e96224541804091afedc18ea92">&#9670;&nbsp;</a></span>INSTR_CREATE_subg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subg, Rd, Rn, imm1, imm2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBG instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SUBG    &lt;Xd|SP&gt;, &lt;Xn|SP&gt;, #&lt;imm1&gt;, #&lt;imm2&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">imm1</td><td>The immediate unsigned imm (must be a multiple of 16). </td></tr>
    <tr><td class="paramname">imm2</td><td>The immediate unsigned imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a562e2100e58f566e6a41c29e708a8182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562e2100e58f566e6a41c29e708a8182">&#9670;&nbsp;</a></span>INSTR_CREATE_subhn2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subhn2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subhn2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBHN2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac62fb645f27676f8efb9b58939251643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62fb645f27676f8efb9b58939251643">&#9670;&nbsp;</a></span>INSTR_CREATE_subhn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subhn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subhn, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBHN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a342add79f7f63b3a9cb70de7f7005452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342add79f7f63b3a9cb70de7f7005452">&#9670;&nbsp;</a></span>INSTR_CREATE_subhnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subhnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_subhnb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBHNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SUBHNB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad5d9758920b424197f855ad552e1a1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d9758920b424197f855ad552e1a1a1">&#9670;&nbsp;</a></span>INSTR_CREATE_subhnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subhnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subhnt, Zd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBHNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SUBHNT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6eacabac79fea04382ef9d943a214642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eacabac79fea04382ef9d943a214642">&#9670;&nbsp;</a></span>INSTR_CREATE_subp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_subp, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SUBP    &lt;Xd&gt;, &lt;Xn|SP&gt;, &lt;Xm|SP&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a08d971e2f7541138c02f9745bd604ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d971e2f7541138c02f9745bd604ea9">&#9670;&nbsp;</a></span>INSTR_CREATE_subps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subps</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635ac9ebfa34fca4e82060c20cdc90999536">OP_subps</a>, Rd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBPS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SUBPS   &lt;Xd&gt;, &lt;Xn|SP&gt;, &lt;Xm|SP&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The destination register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a50328be536f3a54d37e70d6b9f942223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50328be536f3a54d37e70d6b9f942223">&#9670;&nbsp;</a></span>INSTR_CREATE_subr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_subr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUBR    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The second source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a61cbfb29062f88bd78e3a9e4f42a9b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cbfb29062f88bd78e3a9e4f42a9b57">&#9670;&nbsp;</a></span>INSTR_CREATE_subr_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_subr_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_subr, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUBR    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for imm8 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a35c09ecc6c0494f33cb73d6ef554e63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c09ecc6c0494f33cb73d6ef554e63d">&#9670;&nbsp;</a></span>INSTR_CREATE_sudot_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sudot_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_sudot, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUDOT   &lt;Zda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a70c47e71f8a62949638cf00238746985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c47e71f8a62949638cf00238746985">&#9670;&nbsp;</a></span>INSTR_CREATE_sudot_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sudot_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_sudot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUDOT   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Tb&gt;, &lt;Vm&gt;.4B[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The third source and destination vector register. Can be Q (quadword, 128 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source vector register. Can be Q (quadword, 128 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm, in the range 0-3. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="add7dd3e2d5ddc64877456fb2187bd328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7dd3e2d5ddc64877456fb2187bd328">&#9670;&nbsp;</a></span>INSTR_CREATE_sunpkhi_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sunpkhi_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sunpkhi, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUNPKHI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUNPKHI &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). The destination vector element size, &lt;Ts&gt; (H, S, D) is twice the size of the source vector element size, &lt;Tb&gt; (B, H, S). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6132d221bf929be6d0711abc00b9e689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6132d221bf929be6d0711abc00b9e689">&#9670;&nbsp;</a></span>INSTR_CREATE_sunpklo_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sunpklo_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_sunpklo, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUNPKLO instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SUNPKLO &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). The destination vector element size, &lt;Ts&gt; (H, S, D) is twice the size of the source vector element size, &lt;Tb&gt; (B, H, S). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a177bee8ead4f6b48d57aac8a442787fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a177bee8ead4f6b48d57aac8a442787fb">&#9670;&nbsp;</a></span>INSTR_CREATE_suqadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_suqadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_suqadd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SUQADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   SUQADD  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af4c0754f1c22f9aebba79c0b6f2f479d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c0754f1c22f9aebba79c0b6f2f479d">&#9670;&nbsp;</a></span>INSTR_CREATE_sve_add_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sve_add_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__x86_8h.html#a726ca809ffd3d67ab4b8476646f26635a21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, Rd, Rm, Rn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an ADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output SVE register (created with opnd_create_reg_element_vector). </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input SVE register (created with opnd_create_reg_element_vector). </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input SVE register (created with opnd_create_reg_element_vector). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3258272b783d0ca2a820223a77c5062e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3258272b783d0ca2a820223a77c5062e">&#9670;&nbsp;</a></span>INSTR_CREATE_sxtb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sxtb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac88e91ac23413ee461613979698cd123">OP_sxtb</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SXTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SXTB    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4f8ec2def46b5c522afe89f7cbf111a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8ec2def46b5c522afe89f7cbf111a3">&#9670;&nbsp;</a></span>INSTR_CREATE_sxth_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sxth_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaeebafed7492c08338d76593fa8182d5e">OP_sxth</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SXTH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SXTH    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ababd44dd7b4cce1d280b93150ae27910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababd44dd7b4cce1d280b93150ae27910">&#9670;&nbsp;</a></span>INSTR_CREATE_sxtw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_sxtw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_sxtw, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a SXTW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    SXTW    &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1d4e8aebb0749bcad000df2f637aff5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4e8aebb0749bcad000df2f637aff5c">&#9670;&nbsp;</a></span>INSTR_CREATE_tbl_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_tbl_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_tbl, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a TBL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    TBL     &lt;Zd&gt;.&lt;Ts&gt;, { &lt;Zn&gt;.&lt;Ts&gt; }, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a22512629538003ff3977a1ee2958e3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22512629538003ff3977a1ee2958e3b0">&#9670;&nbsp;</a></span>INSTR_CREATE_tbx_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_tbx_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_tbx, Zd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a TBX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    TBX     &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7289e4b71fd8ce4e31dc5c6f024fa7cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7289e4b71fd8ce4e31dc5c6f024fa7cd">&#9670;&nbsp;</a></span>INSTR_CREATE_trn1_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_trn1_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn1, Pd, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a TRN1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    TRN1    &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a23377361864ed8e22596c249acfd0d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23377361864ed8e22596c249acfd0d9f">&#9670;&nbsp;</a></span>INSTR_CREATE_trn1_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_trn1_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn1, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a TRN1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    TRN1    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
*    TRN1    &lt;Zd&gt;.Q, &lt;Zn&gt;.Q, &lt;Zm&gt;.Q
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad3bdc7b78303bcc47861ab2280f9c3ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3bdc7b78303bcc47861ab2280f9c3ba">&#9670;&nbsp;</a></span>INSTR_CREATE_trn2_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_trn2_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn2, Pd, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a TRN2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    TRN2    &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac61643723059b0dddcd08c8fc4ac2dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61643723059b0dddcd08c8fc4ac2dac">&#9670;&nbsp;</a></span>INSTR_CREATE_trn2_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_trn2_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_trn2, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a TRN2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    TRN2    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
*    TRN2    &lt;Zd&gt;.Q, &lt;Zn&gt;.Q, &lt;Zm&gt;.Q
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1f4654647af065994c8e691890db6df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4654647af065994c8e691890db6df9">&#9670;&nbsp;</a></span>INSTR_CREATE_uaba_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaba_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaba, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UABA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UABA    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa854dcfcc0a4c16ed91d05b329355371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa854dcfcc0a4c16ed91d05b329355371">&#9670;&nbsp;</a></span>INSTR_CREATE_uaba_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaba_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaba, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UABA vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a488db39302f8327134d5dda265df579f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488db39302f8327134d5dda265df579f">&#9670;&nbsp;</a></span>INSTR_CREATE_uabal2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabal2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabal2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UABAL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a719f0041510be0a01b2c527880bb0231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719f0041510be0a01b2c527880bb0231">&#9670;&nbsp;</a></span>INSTR_CREATE_uabal_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabal_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabal, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UABAL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5d0bff976be42b18bf1d19c80f25c17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d0bff976be42b18bf1d19c80f25c17b">&#9670;&nbsp;</a></span>INSTR_CREATE_uabalb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabalb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabalb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UABALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UABALB  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7f7ee09ad6f3d2731d920c23f5c99eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7ee09ad6f3d2731d920c23f5c99eb0">&#9670;&nbsp;</a></span>INSTR_CREATE_uabalt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabalt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabalt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UABALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UABALT  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abb1aaab2639d966d267de2f6d996dc60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1aaab2639d966d267de2f6d996dc60">&#9670;&nbsp;</a></span>INSTR_CREATE_uabd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UABD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UABD    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a640a225d16edc923653e5f9a43dd6887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640a225d16edc923653e5f9a43dd6887">&#9670;&nbsp;</a></span>INSTR_CREATE_uabd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UABD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2dbd31c7bbf0af2ca4a2c4eca054b35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dbd31c7bbf0af2ca4a2c4eca054b35b">&#9670;&nbsp;</a></span>INSTR_CREATE_uabdl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabdl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabdl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UABDL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab93d533826c8f86c5d611acb287e5bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93d533826c8f86c5d611acb287e5bbf">&#9670;&nbsp;</a></span>INSTR_CREATE_uabdl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabdl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uabdl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UABDL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a74d656c5cc6c97159e52b2cd700305c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74d656c5cc6c97159e52b2cd700305c5">&#9670;&nbsp;</a></span>INSTR_CREATE_uabdlb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabdlb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uabdlb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UABDLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UABDLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afe8044c7ca0ab94526e671478cdc7df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8044c7ca0ab94526e671478cdc7df7">&#9670;&nbsp;</a></span>INSTR_CREATE_uabdlt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uabdlt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uabdlt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UABDLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UABDLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a84ae57150094bdaec115f72155ee9496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ae57150094bdaec115f72155ee9496">&#9670;&nbsp;</a></span>INSTR_CREATE_uadalp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uadalp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uadalp, Zda, Zda, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UADALP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UADALP  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Tb&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a74fe1941f10bee301e7e538ddb588602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74fe1941f10bee301e7e538ddb588602">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UADDL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6a28b0aa1db3174064e8f44750c82dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a28b0aa1db3174064e8f44750c82dcc">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UADDL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a715446be72242292ef3f2bcbe054bbc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715446be72242292ef3f2bcbe054bbc7">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddlb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddlb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddlb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UADDLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UADDLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afa0e163239ba82eeae70d0d3588f7192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0e163239ba82eeae70d0d3588f7192">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddlt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddlt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddlt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UADDLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UADDLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae686da8027d82edc3ca8043eee09dd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae686da8027d82edc3ca8043eee09dd72">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UADDV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UADDV   &lt;Dd&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register, D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae59c0eca74a4538102d7418e8cef9981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59c0eca74a4538102d7418e8cef9981">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddw2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddw2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddw2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UADDW2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acc18f07dd235c2a72d430809b021ba98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc18f07dd235c2a72d430809b021ba98">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddw_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddw_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uaddw, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UADDW vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a671ab814c58177da4a98ba28b9a49f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671ab814c58177da4a98ba28b9a49f07">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddwb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddwb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddwb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UADDWB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UADDWB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad364a437c01c4b4d787fe1dd49a3c017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad364a437c01c4b4d787fe1dd49a3c017">&#9670;&nbsp;</a></span>INSTR_CREATE_uaddwt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uaddwt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uaddwt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UADDWT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UADDWT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abbecbbf38e6ee22c0eb76211938cac0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbecbbf38e6ee22c0eb76211938cac0e">&#9670;&nbsp;</a></span>INSTR_CREATE_ucvtf_scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ucvtf_scalar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_ucvtf, Rd, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UCVTF floating point instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Integer input register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af6eed6bdd7c0fd182d851fb5c72bd47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6eed6bdd7c0fd182d851fb5c72bd47a">&#9670;&nbsp;</a></span>INSTR_CREATE_ucvtf_scalar_fixed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ucvtf_scalar_fixed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">fbits&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ucvtf, Rd, Rm, fbits)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UCVTF scalar floating-point to fixed-point convert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>Floating-point output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>Integer input register. </td></tr>
    <tr><td class="paramname">fbits</td><td>The number of bits after the binary point in the fixed-point input. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a753ba326f832888fe1cd05780c484e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753ba326f832888fe1cd05780c484e6d">&#9670;&nbsp;</a></span>INSTR_CREATE_ucvtf_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ucvtf_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ucvtf, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UCVTF instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UCVTF   &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.H
*    UCVTF   &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    UCVTF   &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    UCVTF   &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.S
*    UCVTF   &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    UCVTF   &lt;Zd&gt;.H, &lt;Pg&gt;/M, &lt;Zn&gt;.D
*    UCVTF   &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a22f86525989a6e0ba588b40018c53fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f86525989a6e0ba588b40018c53fff">&#9670;&nbsp;</a></span>INSTR_CREATE_ucvtf_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ucvtf_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ucvtf, Rd, Rm, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UCVTF vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">width</td><td>Immediate int of the vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a774ec6ded3816ccc68e8af468392fbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774ec6ded3816ccc68e8af468392fbfc">&#9670;&nbsp;</a></span>INSTR_CREATE_ucvtf_vector_fixed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ucvtf_vector_fixed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">fbits&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ucvtf, Rd, Rm, width, fbits)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UCVTF vector floating-point to fixed-point convert instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Must be <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>. </td></tr>
    <tr><td class="paramname">fbits</td><td>The number of bits after the binary point in the fixed-point destination element. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abaedf20c13b112e0b3b040286e937de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaedf20c13b112e0b3b040286e937de9">&#9670;&nbsp;</a></span>INSTR_CREATE_udiv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_udiv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea62a14ebcfaba68bf681a40a001169064">OP_udiv</a>, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UDIV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UDIV    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a75bec3cb32a316ab91e7687826cb5f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75bec3cb32a316ab91e7687826cb5f71">&#9670;&nbsp;</a></span>INSTR_CREATE_udivr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_udivr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_udivr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UDIVR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UDIVR   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a01af2ca2065b64648706e5e0c2a6fb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01af2ca2065b64648706e5e0c2a6fb79">&#9670;&nbsp;</a></span>INSTR_CREATE_udot_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_udot_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_udot, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UDOT    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a080a74b4c76d867d369583f8e7d8a475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080a74b4c76d867d369583f8e7d8a475">&#9670;&nbsp;</a></span>INSTR_CREATE_udot_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_udot_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_udot, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UDOT    &lt;Zda&gt;.D, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
*    UDOT    &lt;Zda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Zm. In the range 0-1 for the 64-bit (D) variant or 0-3 for the 32-bit (S) variant. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa46859f566dab04b5c4af6c0e27fa08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa46859f566dab04b5c4af6c0e27fa08c">&#9670;&nbsp;</a></span>INSTR_CREATE_udot_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_udot_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_udot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UDOT    &lt;Sd&gt;.&lt;Ts&gt;, &lt;Bn&gt;.&lt;Tb&gt;, &lt;Bm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9ce79c85b606354c09291ab6223cf644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce79c85b606354c09291ab6223cf644">&#9670;&nbsp;</a></span>INSTR_CREATE_udot_vector_indexed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_udot_vector_indexed</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_udot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UDOT    &lt;Sd&gt;.&lt;Ts&gt;, &lt;Bn&gt;.&lt;Tb&gt;, &lt;Bm&gt;.4B[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first source and destination vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, D (doubleword, 64 bits) or Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8bd2c8f6c70b761d53eed0fcc91962eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd2c8f6c70b761d53eed0fcc91962eb">&#9670;&nbsp;</a></span>INSTR_CREATE_uhadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uhadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhadd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UHADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UHADD   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aad3857343078072d756065f9b73834b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3857343078072d756065f9b73834b6">&#9670;&nbsp;</a></span>INSTR_CREATE_uhadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uhadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhadd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UHADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a10de8840e7d6030dc7c420e2465248a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10de8840e7d6030dc7c420e2465248a9">&#9670;&nbsp;</a></span>INSTR_CREATE_uhsub_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uhsub_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhsub, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UHSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UHSUB   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8aca03db2c1fc8d350a970351fe5565d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aca03db2c1fc8d350a970351fe5565d">&#9670;&nbsp;</a></span>INSTR_CREATE_uhsub_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uhsub_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhsub, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UHSUB vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abd642c91b2d63bf630312856468cd5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd642c91b2d63bf630312856468cd5fc">&#9670;&nbsp;</a></span>INSTR_CREATE_uhsubr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uhsubr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uhsubr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UHSUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UHSUBR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab1865cbf6dc1e1cf38678b5318ddf5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1865cbf6dc1e1cf38678b5318ddf5c3">&#9670;&nbsp;</a></span>INSTR_CREATE_umax_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umax_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umax, Zdn, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMAX    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a63f2a527d1406046734563db73c34e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f2a527d1406046734563db73c34e0c">&#9670;&nbsp;</a></span>INSTR_CREATE_umax_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umax_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umax, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMAX instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMAX    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a19dd965cd2bcb4ffa1a28d18e786497e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19dd965cd2bcb4ffa1a28d18e786497e">&#9670;&nbsp;</a></span>INSTR_CREATE_umax_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umax_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umax, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMAX vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a95e7bdd7a89287cdbe62d44ffda1dd7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e7bdd7a89287cdbe62d44ffda1dd7b">&#9670;&nbsp;</a></span>INSTR_CREATE_umaxp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umaxp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umaxp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMAXP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMAXP   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a18686267686dc2b74707195cea640151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18686267686dc2b74707195cea640151">&#9670;&nbsp;</a></span>INSTR_CREATE_umaxp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umaxp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umaxp, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMAXP vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a50f66fc44c4a93864dc24090520333c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f66fc44c4a93864dc24090520333c3">&#9670;&nbsp;</a></span>INSTR_CREATE_umaxv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umaxv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umaxv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMAXV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMAXV   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits), B (byte, 8 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afb8331f95eeb625aca25c8eb35dd4a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8331f95eeb625aca25c8eb35dd4a7b">&#9670;&nbsp;</a></span>INSTR_CREATE_umin_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umin_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umin, Zdn, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMIN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMIN    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a64f0acc9779b4b65695221cc2d364af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f0acc9779b4b65695221cc2d364af4">&#9670;&nbsp;</a></span>INSTR_CREATE_umin_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umin_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umin, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMIN instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMIN    &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a01342e393695e9d458d930f4beece0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01342e393695e9d458d930f4beece0be">&#9670;&nbsp;</a></span>INSTR_CREATE_umin_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umin_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umin, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMIN vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a390bc339587a218d5a58885ce8916748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390bc339587a218d5a58885ce8916748">&#9670;&nbsp;</a></span>INSTR_CREATE_uminp_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uminp_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uminp, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMINP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMINP   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a05f8aaef4baca66e81eae71d959174e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f8aaef4baca66e81eae71d959174e1">&#9670;&nbsp;</a></span>INSTR_CREATE_uminp_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uminp_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uminp, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMINP vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a72608ad09fd5dd99763fc263b44e16e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72608ad09fd5dd99763fc263b44e16e0">&#9670;&nbsp;</a></span>INSTR_CREATE_uminv_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uminv_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Vd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uminv, Vd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMINV instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMINV   &lt;V&gt;&lt;d&gt;, &lt;Pg&gt;, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Vd</td><td>The destination register. Can be H (halfword, 16 bits), S (singleword, 32 bits), B (byte, 8 bits) or D (doubleword, 64 bits). </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8461589463e06d31a31c709aa2253145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8461589463e06d31a31c709aa2253145">&#9670;&nbsp;</a></span>INSTR_CREATE_umlal2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlal2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlal2, Rd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMLAL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3814c5f8a744542cdfbdd59440a89ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3814c5f8a744542cdfbdd59440a89ff6">&#9670;&nbsp;</a></span>INSTR_CREATE_umlal_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlal_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea13fd20e8386a92999a6ae88a7f018532">OP_umlal</a>, Rd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMLAL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a071757449ade1ce195c71822fcbfd107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071757449ade1ce195c71822fcbfd107">&#9670;&nbsp;</a></span>INSTR_CREATE_umlalb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlalb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlalb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLALB  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a02cba4aa01d9e47b93bb2a5eded027a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02cba4aa01d9e47b93bb2a5eded027a9">&#9670;&nbsp;</a></span>INSTR_CREATE_umlalb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlalb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlalb, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLALB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLALB  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   UMLALB  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2c7644debd12381daee875dab42194be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c7644debd12381daee875dab42194be">&#9670;&nbsp;</a></span>INSTR_CREATE_umlalt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlalt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlalt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLALT  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a312427c59620ea73787ca28c501be608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a312427c59620ea73787ca28c501be608">&#9670;&nbsp;</a></span>INSTR_CREATE_umlalt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlalt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlalt, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLALT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLALT  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   UMLALT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5e351e3b781d9bd67a69915c0061518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e351e3b781d9bd67a69915c0061518d">&#9670;&nbsp;</a></span>INSTR_CREATE_umlsl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlsl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlsl2, Rd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMLSL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a464122310aac375dd56481c14dfd8fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a464122310aac375dd56481c14dfd8fba">&#9670;&nbsp;</a></span>INSTR_CREATE_umlsl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlsl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlsl, Rd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMLSL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a175eed082332084c3d089e5f320df8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175eed082332084c3d089e5f320df8e2">&#9670;&nbsp;</a></span>INSTR_CREATE_umlslb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlslb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlslb, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLSLB  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a188ada2a38e63420e6e66081b032757a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a188ada2a38e63420e6e66081b032757a">&#9670;&nbsp;</a></span>INSTR_CREATE_umlslb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlslb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlslb, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLSLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLSLB  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   UMLSLB  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a82df91536929a17f0fdbcac5fa7995cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82df91536929a17f0fdbcac5fa7995cc">&#9670;&nbsp;</a></span>INSTR_CREATE_umlslt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlslt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umlslt, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLSLT  &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a09576380f1127ebb7378630d246c1909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09576380f1127ebb7378630d246c1909">&#9670;&nbsp;</a></span>INSTR_CREATE_umlslt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umlslt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_umlslt, Zda, Zda, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMLSLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMLSLT  &lt;Zda&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   UMLSLT  &lt;Zda&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adab688c15190c715268607e44b528fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab688c15190c715268607e44b528fa0">&#9670;&nbsp;</a></span>INSTR_CREATE_ummla_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ummla_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ummla, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMMLA   &lt;Zda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a31beb397e40a457499428f8223630132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31beb397e40a457499428f8223630132">&#9670;&nbsp;</a></span>INSTR_CREATE_ummla_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ummla_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_ummla, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMMLA   &lt;Vd&gt;.4S, &lt;Vn&gt;.16B, &lt;Vm&gt;.16B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The third source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa10e1c6868acb5aa00be9a8d2ca6ac9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10e1c6868acb5aa00be9a8d2ca6ac9e">&#9670;&nbsp;</a></span>INSTR_CREATE_umulh_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umulh_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umulh, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMULH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UMULH   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afeb686b71b0c5a1b2c5120587794cbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb686b71b0c5a1b2c5120587794cbbe">&#9670;&nbsp;</a></span>INSTR_CREATE_umull2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umull2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umull2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMULL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a485627318c52c4e45dd9456df6ff9931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a485627318c52c4e45dd9456df6ff9931">&#9670;&nbsp;</a></span>INSTR_CREATE_umull_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umull_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eaf3a58f323f14881f941342b3087c826d">OP_umull</a>, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UMULL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a087ae816f629e72ee952d08c8d9f347b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087ae816f629e72ee952d08c8d9f347b">&#9670;&nbsp;</a></span>INSTR_CREATE_umullb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umullb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umullb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMULLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMULLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a727f1c4d33c543e127a35b67b3c8fb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a727f1c4d33c543e127a35b67b3c8fb17">&#9670;&nbsp;</a></span>INSTR_CREATE_umullb_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umullb_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umullb, Zd, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMULLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMULLB  &lt;Zd&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   UMULLB  &lt;Zd&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a96d1536061861968cdab0598d267bdda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d1536061861968cdab0598d267bdda">&#9670;&nbsp;</a></span>INSTR_CREATE_umullt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umullt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_umullt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMULLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMULLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a94b91fb76675cc3575bda1dc73c2dc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b91fb76675cc3575bda1dc73c2dc8a">&#9670;&nbsp;</a></span>INSTR_CREATE_umullt_sve_idx_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_umullt_sve_idx_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_umullt, Zd, Zn, Zm, i2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UMULLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UMULLT  &lt;Zd&gt;.D, &lt;Zn&gt;.S, &lt;Zm&gt;.S[&lt;index&gt;]
   UMULLT  &lt;Zd&gt;.S, &lt;Zn&gt;.H, &lt;Zm&gt;.H[&lt;index&gt;]
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.d or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.s or Z.h. </td></tr>
    <tr><td class="paramname">i2</td><td>The immediate index for Zm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac5b46a171cbfac087befb91bf23eb24d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b46a171cbfac087befb91bf23eb24d">&#9670;&nbsp;</a></span>INSTR_CREATE_uqadd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqadd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqadd, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQADD   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3b3155edd0cc34b827602cd5bc8b5e78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3155edd0cc34b827602cd5bc8b5e78">&#9670;&nbsp;</a></span>INSTR_CREATE_uqadd_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqadd_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqadd, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQADD   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for imm8 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afdbc43689d2ceab32d189d02a23146eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbc43689d2ceab32d189d02a23146eb">&#9670;&nbsp;</a></span>INSTR_CREATE_uqadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqadd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6a0f8ec855c16056994aac30c2de9483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a0f8ec855c16056994aac30c2de9483">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdecb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdecb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECB  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQDECB  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2e2eb143f8cbc21b4d956657924ca3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2eb143f8cbc21b4d956657924ca3af">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdecd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdecd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECD  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQDECD  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a321c239027304160d5423583b05a7f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321c239027304160d5423583b05a7f8a">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdecd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdecd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECD  &lt;Zdn&gt;.D{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac4182616f1cb2178eaf7a2012eac5779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4182616f1cb2178eaf7a2012eac5779">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdech</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdech</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdech, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECH  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQDECH  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a62b1da8d637b7f475e1acb6310e71127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b1da8d637b7f475e1acb6310e71127">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdech_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdech_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdech, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECH  &lt;Zdn&gt;.H{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abd0cded747941403a258c8a726bb905d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0cded747941403a258c8a726bb905d">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdecp_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdecp_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqdecp, Rdn, Rdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECP  &lt;Wdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
*    UQDECP  &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5249aed9bda17df3c70df0eecbc4ab01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5249aed9bda17df3c70df0eecbc4ab01">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdecp_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdecp_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqdecp, Zdn, Zdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECP  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a935dbe887d68c9df92fac1574aeeb37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935dbe887d68c9df92fac1574aeeb37b">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdecw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdecw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECW  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQDECW  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a57d18eb97e7ebc8a60fbe87992be9560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d18eb97e7ebc8a60fbe87992be9560">&#9670;&nbsp;</a></span>INSTR_CREATE_uqdecw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqdecw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqdecw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQDECW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQDECW  &lt;Zdn&gt;.S{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3c6239d7dec77447ce644bf8d2ebbbcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6239d7dec77447ce644bf8d2ebbbcf">&#9670;&nbsp;</a></span>INSTR_CREATE_uqincb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqincb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincb, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCB  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQINCB  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9d6e8a0df4fa73417d0de14dcdd8686e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6e8a0df4fa73417d0de14dcdd8686e">&#9670;&nbsp;</a></span>INSTR_CREATE_uqincd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqincd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincd, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCD  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQINCD  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1046c334f50c99a4842eb4093d7a0cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1046c334f50c99a4842eb4093d7a0cd6">&#9670;&nbsp;</a></span>INSTR_CREATE_uqincd_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqincd_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincd, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCD  &lt;Zdn&gt;.D{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2385d2da6de9643b3ee36b03a5e05d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2385d2da6de9643b3ee36b03a5e05d25">&#9670;&nbsp;</a></span>INSTR_CREATE_uqinch</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqinch</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqinch, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCH  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQINCH  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa79654f850dc0146c5e07450373d76fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79654f850dc0146c5e07450373d76fb">&#9670;&nbsp;</a></span>INSTR_CREATE_uqinch_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqinch_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqinch, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCH  &lt;Zdn&gt;.H{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a76e3778eca7b63a761ef9e7bb39f03c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e3778eca7b63a761ef9e7bb39f03c1">&#9670;&nbsp;</a></span>INSTR_CREATE_uqincp_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqincp_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqincp, Rdn, Rdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCP  &lt;Wdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
*    UQINCP  &lt;Xdn&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="acb8791c7b6c7b242832d22fe2ea6111e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb8791c7b6c7b242832d22fe2ea6111e">&#9670;&nbsp;</a></span>INSTR_CREATE_uqincp_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqincp_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqincp, Zdn, Zdn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCP instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCP  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab0aa78112f65acb6640e7871103d4b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0aa78112f65acb6640e7871103d4b2e">&#9670;&nbsp;</a></span>INSTR_CREATE_uqincw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqincw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincw, Rdn, Rdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCW  &lt;Wdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
*    UQINCW  &lt;Xdn&gt;{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rdn</td><td>The first source and destination register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9279174151e65f80a79efefd278ad282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9279174151e65f80a79efefd278ad282">&#9670;&nbsp;</a></span>INSTR_CREATE_uqincw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqincw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pattern, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqincw, Zdn, Zdn, pattern, <a class="el" href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a>(), imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQINCW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQINCW  &lt;Zdn&gt;.S{, &lt;pattern&gt;{, MUL #&lt;imm&gt;}}
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">pattern</td><td>The predicate constraint, see <a class="el" href="dr__ir__opnd_8h.html#a4c3c8a31fcd71ad74132cc6484a3d6c3">dr_pred_constr_type_t</a>. </td></tr>
    <tr><td class="paramname">imm</td><td>The imm used as the predicate constraint multiplier. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a14b74f4c2fbb1b600849be57c3e05390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b74f4c2fbb1b600849be57c3e05390">&#9670;&nbsp;</a></span>INSTR_CREATE_uqrshl_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqrshl_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshl, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQRSHL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQRSHL  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a63f9ae38cfdf20ef10fe7dbcc53493f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f9ae38cfdf20ef10fe7dbcc53493f1">&#9670;&nbsp;</a></span>INSTR_CREATE_uqrshl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqrshl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQRSHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1b29c66ba891205095353d693604a860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b29c66ba891205095353d693604a860">&#9670;&nbsp;</a></span>INSTR_CREATE_uqrshlr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqrshlr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshlr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQRSHLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQRSHLR &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8b1c220fc9e8422bc78af2cb234ec90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1c220fc9e8422bc78af2cb234ec90f">&#9670;&nbsp;</a></span>INSTR_CREATE_uqrshrnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqrshrnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqrshrnb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQRSHRNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQRSHRNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad143833bc214fa814fc01d15be1ab2fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad143833bc214fa814fc01d15be1ab2fc">&#9670;&nbsp;</a></span>INSTR_CREATE_uqrshrnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqrshrnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqrshrnt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQRSHRNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQRSHRNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ace37cfc053cefa2ffb56ef4e6bf12907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace37cfc053cefa2ffb56ef4e6bf12907">&#9670;&nbsp;</a></span>INSTR_CREATE_uqshl_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqshl_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm_imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshl, Zdn, Pg, Zdn, Zm_imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQSHL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQSHL   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
   SQSHL &lt;Zdn&gt;.&lt;T&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;T&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm_imm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d or can be an immediate. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a93f2d6cab7aa3f85dd0739d6289200be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f2d6cab7aa3f85dd0739d6289200be">&#9670;&nbsp;</a></span>INSTR_CREATE_uqshl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqshl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQSHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a17ba132c8a7170016673cc4645fb0607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17ba132c8a7170016673cc4645fb0607">&#9670;&nbsp;</a></span>INSTR_CREATE_uqshlr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqshlr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshlr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQSHLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQSHLR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac9ff89ae82bc841c6fd7628a2a6c3d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ff89ae82bc841c6fd7628a2a6c3d28">&#9670;&nbsp;</a></span>INSTR_CREATE_uqshrn_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqshrn_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshrn, Rd, Rn, width, shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQSHRN vector unsigned saturating shift right narrow (immediate) instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The input register. </td></tr>
    <tr><td class="paramname">width</td><td>The output vector element width. Use <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
    <tr><td class="paramname">shift</td><td>The number of bits to shift the result by. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a381aa93d6e7eef53d8ca226b7b83a0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381aa93d6e7eef53d8ca226b7b83a0a7">&#9670;&nbsp;</a></span>INSTR_CREATE_uqshrnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqshrnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqshrnb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQSHRNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQSHRNB &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac623928387a2e484ab4a016c39ed0cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac623928387a2e484ab4a016c39ed0cd0">&#9670;&nbsp;</a></span>INSTR_CREATE_uqshrnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqshrnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqshrnt, Zd, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQSHRNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQSHRNT &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7cdf8afff13b3789784f9d5b8e5c453d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cdf8afff13b3789784f9d5b8e5c453d">&#9670;&nbsp;</a></span>INSTR_CREATE_uqsub_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqsub_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqsub, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQSUB   &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4120185f2c23ed5acee9828a922a9cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4120185f2c23ed5acee9828a922a9cb3">&#9670;&nbsp;</a></span>INSTR_CREATE_uqsub_sve_shift</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqsub_sve_shift</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_uqsub, Zdn, Zdn, imm, <a class="el" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), shift)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQSUB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UQSUB   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;imm&gt;, &lt;shift&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and first destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm </td></tr>
    <tr><td class="paramname">shift</td><td>The immediate shiftOp for imm8 </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac62a7b70b73a1efb59b89f2ad8d7fe25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62a7b70b73a1efb59b89f2ad8d7fe25">&#9670;&nbsp;</a></span>INSTR_CREATE_uqsub_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqsub_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqsub, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a UQSUB vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae2833cfae5b98c3a92f3d1628dcc4c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2833cfae5b98c3a92f3d1628dcc4c7d">&#9670;&nbsp;</a></span>INSTR_CREATE_uqsubr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqsubr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_uqsubr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQSUBR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQSUBR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abbe8d30388311c9665b0e1d7a57edaf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe8d30388311c9665b0e1d7a57edaf6">&#9670;&nbsp;</a></span>INSTR_CREATE_uqxtnb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqxtnb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_uqxtnb, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQXTNB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQXTNB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a08a7ffd7f28c7e090234840f76b29688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a7ffd7f28c7e090234840f76b29688">&#9670;&nbsp;</a></span>INSTR_CREATE_uqxtnt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uqxtnt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uqxtnt, Zd, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UQXTNT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UQXTNT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The source and destination vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1dcc170a56ce28c1d73c2a930582afd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dcc170a56ce28c1d73c2a930582afd7">&#9670;&nbsp;</a></span>INSTR_CREATE_urecpe_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_urecpe_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_urecpe, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an URECPE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   URECPE  &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.S
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z.s. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afdfc627f3182b1e9537e751836f566e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfc627f3182b1e9537e751836f566e4">&#9670;&nbsp;</a></span>INSTR_CREATE_urhadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_urhadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urhadd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an URHADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   URHADD  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac5bc683ee50db764e4a2868b22bb5d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5bc683ee50db764e4a2868b22bb5d11">&#9670;&nbsp;</a></span>INSTR_CREATE_urhadd_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_urhadd_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urhadd, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a URHADD vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9fe821e76d004c4ca5c2bbafa562bdaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe821e76d004c4ca5c2bbafa562bdaa">&#9670;&nbsp;</a></span>INSTR_CREATE_urshl_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_urshl_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshl, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an URSHL instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   URSHL   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aca778247d3ec31dfc138b91d680c7977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca778247d3ec31dfc138b91d680c7977">&#9670;&nbsp;</a></span>INSTR_CREATE_urshl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_urshl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a URSHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a447825d795dafd66ae89ae9caf1033bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447825d795dafd66ae89ae9caf1033bc">&#9670;&nbsp;</a></span>INSTR_CREATE_urshlr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_urshlr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshlr, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an URSHLR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   URSHLR  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abd6c7ca9e5ca78c305efcbd609c332c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6c7ca9e5ca78c305efcbd609c332c7">&#9670;&nbsp;</a></span>INSTR_CREATE_urshr_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_urshr_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_urshr, Zdn, Pg, Zdn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an URSHR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   URSHR   &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa433fbbb4e3da491c77f2b69dd6190ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa433fbbb4e3da491c77f2b69dd6190ec">&#9670;&nbsp;</a></span>INSTR_CREATE_ursqrte_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ursqrte_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ursqrte, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an URSQRTE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   URSQRTE &lt;Zd&gt;.S, &lt;Pg&gt;/M, &lt;Zn&gt;.S
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z.s. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a581b61b7e2cd186762ebf549666734ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a581b61b7e2cd186762ebf549666734ac">&#9670;&nbsp;</a></span>INSTR_CREATE_ursra_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ursra_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ursra, Zda, Zda, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an URSRA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   URSRA   &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a338fe73e23b0d3d9c66b966d34250ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a338fe73e23b0d3d9c66b966d34250ffd">&#9670;&nbsp;</a></span>INSTR_CREATE_usdot_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usdot_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usdot, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    USDOT   &lt;Zda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8649e690c37e3ab06d0c40a512ddc999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8649e690c37e3ab06d0c40a512ddc999">&#9670;&nbsp;</a></span>INSTR_CREATE_usdot_sve_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usdot_sve_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_usdot, Zda, Zda, Zn, Zm, index)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    USDOT   &lt;Zda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2646f64dde5d295f025adfce4e2e18e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2646f64dde5d295f025adfce4e2e18e3">&#9670;&nbsp;</a></span>INSTR_CREATE_usdot_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usdot_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_usdot, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    USDOT   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Tb&gt;, &lt;Vm&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The third source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4afd6a2650e9c9d4d753fc2bf53e0eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4afd6a2650e9c9d4d753fc2bf53e0eaf">&#9670;&nbsp;</a></span>INSTR_CREATE_usdot_vector_idx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usdot_vector_idx</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a>(dc, OP_usdot, Rd, Rd, Rn, Rm, index, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USDOT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    USDOT   &lt;Vd&gt;.&lt;Ts&gt;, &lt;Vn&gt;.&lt;Tb&gt;, &lt;Vm&gt;.4B[&lt;index&gt;]
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The third source and destination vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source vector register. Can be D (doubleword, 64 bits) or Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">index</td><td>The immediate index for Rm, in the range 0-3. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa1d3d954ef40230f4ab26e02396e38a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d3d954ef40230f4ab26e02396e38a1">&#9670;&nbsp;</a></span>INSTR_CREATE_ushl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ushl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ushl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a USHL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae487e61dbe95d775d2b0c9adcbf284ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae487e61dbe95d775d2b0c9adcbf284ac">&#9670;&nbsp;</a></span>INSTR_CREATE_ushllb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ushllb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ushllb, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USHLLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USHLLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aca4720b77854ae3c4b7a61c9aa1fa5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4720b77854ae3c4b7a61c9aa1fa5de">&#9670;&nbsp;</a></span>INSTR_CREATE_ushllt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_ushllt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_ushllt, Zd, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USHLLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USHLLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aab8f9edc06627f9d3b976b4927710387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8f9edc06627f9d3b976b4927710387">&#9670;&nbsp;</a></span>INSTR_CREATE_usmmla_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usmmla_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usmmla, Zda, Zda, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    USMMLA  &lt;Zda&gt;.S, &lt;Zn&gt;.B, &lt;Zm&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The third source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aab56e3878240d507116b10bafb2dac33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab56e3878240d507116b10bafb2dac33">&#9670;&nbsp;</a></span>INSTR_CREATE_usmmla_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usmmla_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_usmmla, Rd, Rd, Rn, Rm, <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USMMLA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    USMMLA  &lt;Vd&gt;.4S, &lt;Vn&gt;.16B, &lt;Vm&gt;.16B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The third source and destination vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source vector register, Q (quadword, 128 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source vector register, Q (quadword, 128 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aee1bbb75e452ac191f507e68cc751dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1bbb75e452ac191f507e68cc751dfd">&#9670;&nbsp;</a></span>INSTR_CREATE_usqadd_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usqadd_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usqadd, Zdn, Pg, Zdn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USQADD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USQADD  &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac6a2200ba8f13aae2b471691d7af8976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a2200ba8f13aae2b471691d7af8976">&#9670;&nbsp;</a></span>INSTR_CREATE_usra_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usra_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zda, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usra, Zda, Zda, Zn, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USRA instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USRA    &lt;Zda&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zda</td><td>The source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a397c72454593a88d75667c1e19174855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397c72454593a88d75667c1e19174855">&#9670;&nbsp;</a></span>INSTR_CREATE_usubl2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usubl2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubl2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a USUBL2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="adc40f3aca9f2fdbe9624dfff238afda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc40f3aca9f2fdbe9624dfff238afda1">&#9670;&nbsp;</a></span>INSTR_CREATE_usubl_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usubl_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubl, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a USUBL vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a480c56e2a6e488ea1868041792cf38bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a480c56e2a6e488ea1868041792cf38bf">&#9670;&nbsp;</a></span>INSTR_CREATE_usublb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usublb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usublb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USUBLB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USUBLB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af77f4b447446ab0197f6f6cf366612dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af77f4b447446ab0197f6f6cf366612dd">&#9670;&nbsp;</a></span>INSTR_CREATE_usublt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usublt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usublt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USUBLT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USUBLT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a765336f2af73dffffda0f2deb87cd7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a765336f2af73dffffda0f2deb87cd7c5">&#9670;&nbsp;</a></span>INSTR_CREATE_usubw2_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usubw2_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubw2, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a USUBW2 vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1e8af9d8829e92d545c4416cd86a1802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8af9d8829e92d545c4416cd86a1802">&#9670;&nbsp;</a></span>INSTR_CREATE_usubw_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usubw_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_usubw, Rd, Rm, Rn, width)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a USUBW vector instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The output register. </td></tr>
    <tr><td class="paramname">Rm</td><td>The first input register. </td></tr>
    <tr><td class="paramname">Rn</td><td>The second input register. </td></tr>
    <tr><td class="paramname">width</td><td>The input vector element width. Use either <a class="el" href="dr__ir__macros__aarch64_8h.html#a9c57dfea6090119e2ef1f7b2aea4c12a">OPND_CREATE_BYTE()</a>, <a class="el" href="dr__ir__macros__aarch64_8h.html#a87515dc76fae3be0e92a171f81cbb65d">OPND_CREATE_HALF()</a> or <a class="el" href="dr__ir__macros__aarch64_8h.html#a24dca05089893aac1b7be58819fc8506">OPND_CREATE_SINGLE()</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a47afeea9a3891ca84553414d26d823be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47afeea9a3891ca84553414d26d823be">&#9670;&nbsp;</a></span>INSTR_CREATE_usubwb_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usubwb_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usubwb, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USUBWB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USUBWB  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad8837152a141828220c1df0e588cfcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8837152a141828220c1df0e588cfcdd">&#9670;&nbsp;</a></span>INSTR_CREATE_usubwt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_usubwt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_usubwt, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an USUBWT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   USUBWT  &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Tb&gt;   </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register. Can be Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h or Z.s. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab5df95a17f1ea5e9b147945f114313a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5df95a17f1ea5e9b147945f114313a1">&#9670;&nbsp;</a></span>INSTR_CREATE_uunpkhi_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uunpkhi_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_uunpkhi, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UUNPKHI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UUNPKHI &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). The destination vector element size, &lt;Ts&gt; (H, S, D) is twice the size of the source vector element size, &lt;Tb&gt; (B, H, S). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8414f3f9f189385f2c74ff7bb0b44ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8414f3f9f189385f2c74ff7bb0b44ad3">&#9670;&nbsp;</a></span>INSTR_CREATE_uunpklo_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uunpklo_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_uunpklo, Zd, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UUNPKLO instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UUNPKLO &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Tb&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable). The destination vector element size, &lt;Ts&gt; (H, S, D) is twice the size of the source vector element size, &lt;Tb&gt; (B, H, S). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="abb96a8e66de0bebb679a16863e00e498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb96a8e66de0bebb679a16863e00e498">&#9670;&nbsp;</a></span>INSTR_CREATE_uxtb_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uxtb_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eae4d7e0edfd60c340513d7bda1019919f">OP_uxtb</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UXTB instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UXTB    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a923bcd4a7e881164b2ebdb5f83028709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a923bcd4a7e881164b2ebdb5f83028709">&#9670;&nbsp;</a></span>INSTR_CREATE_uxth_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uxth_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, <a class="el" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea8bc54a93086ce78fc896d2b6e7bc894f">OP_uxth</a>, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UXTH instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UXTH    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Pg&gt;/M, &lt;Zn&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9dd1417128e244676499a142183653a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd1417128e244676499a142183653a6">&#9670;&nbsp;</a></span>INSTR_CREATE_uxtw_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uxtw_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uxtw, Zd, Pg, Zn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UXTW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UXTW    &lt;Zd&gt;.D, &lt;Pg&gt;/M, &lt;Zn&gt;.D
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable) </td></tr>
    <tr><td class="paramname">Pg</td><td>The governing predicate register, P (Predicate) </td></tr>
    <tr><td class="paramname">Zn</td><td>The source vector register, Z (Scalable) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2022a1bf9a2b7434f10dfdf77c377d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2022a1bf9a2b7434f10dfdf77c377d9e">&#9670;&nbsp;</a></span>INSTR_CREATE_uzp1_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uzp1_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp1, Pd, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UZP1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UZP1    &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad21785936b724721ab7a18eb59ef5e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21785936b724721ab7a18eb59ef5e0a">&#9670;&nbsp;</a></span>INSTR_CREATE_uzp1_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uzp1_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp1, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UZP1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   UZP1    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
   UZP1    &lt;Zd&gt;.Q, &lt;Zn&gt;.Q, &lt;Zm&gt;.Q
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a365362d3a780f24d6d7f750ae578116b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365362d3a780f24d6d7f750ae578116b">&#9670;&nbsp;</a></span>INSTR_CREATE_uzp2_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uzp2_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp2, Pd, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UZP2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UZP2    &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a88e6a22ba3b9b609f33a96f1f7a592bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e6a22ba3b9b609f33a96f1f7a592bf">&#9670;&nbsp;</a></span>INSTR_CREATE_uzp2_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_uzp2_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_uzp2, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates an UZP2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    UZP2    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
*    UZP2    &lt;Zd&gt;.Q, &lt;Zn&gt;.Q, &lt;Zm&gt;.Q
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a67b7c1b37913b03b729104c2bb686c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67b7c1b37913b03b729104c2bb686c35">&#9670;&nbsp;</a></span>INSTR_CREATE_whilege_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilege_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilege, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILEGE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   WHILEGE &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b, P.h, P.s or P.d. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeb765fba426a4dc41196c955869822d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb765fba426a4dc41196c955869822d9">&#9670;&nbsp;</a></span>INSTR_CREATE_whilegt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilegt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilegt, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILEGT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   WHILEGT &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b, P.h, P.s or P.d. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae13a88b5f24241c50789cee5165add51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae13a88b5f24241c50789cee5165add51">&#9670;&nbsp;</a></span>INSTR_CREATE_whilehi_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilehi_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilehi, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILEHI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   WHILEHI &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b, P.h, P.s or P.d. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9bc81e8cab176634d41b6b4909ed6df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc81e8cab176634d41b6b4909ed6df7">&#9670;&nbsp;</a></span>INSTR_CREATE_whilehs_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilehs_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilehs, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILEHS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   WHILEHS &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b, P.h, P.s or P.d. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3781a2d18e927e9e9fd5df60828a2d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3781a2d18e927e9e9fd5df60828a2d3b">&#9670;&nbsp;</a></span>INSTR_CREATE_whilele_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilele_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilele, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILELE instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    WHILELE &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab117220d95fd9658df185d03795c380e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab117220d95fd9658df185d03795c380e">&#9670;&nbsp;</a></span>INSTR_CREATE_whilelo_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilelo_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilelo, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILELO instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    WHILELO &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a080d593b7aa5ad58eb3bb418df844b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080d593b7aa5ad58eb3bb418df844b67">&#9670;&nbsp;</a></span>INSTR_CREATE_whilels_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilels_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilels, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILELS instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    WHILELS &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0cee2935fdbfc72ee6ee3ed6737f9d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cee2935fdbfc72ee6ee3ed6737f9d11">&#9670;&nbsp;</a></span>INSTR_CREATE_whilelt_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilelt_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilelt, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILELT instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    WHILELT &lt;Pd&gt;.&lt;Ts&gt;, &lt;R&gt;&lt;n&gt;, &lt;R&gt;&lt;m&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register. Can be W (Word, 32 bits) or X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2e799810e0a528823a19ff5b7dfc93d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e799810e0a528823a19ff5b7dfc93d8">&#9670;&nbsp;</a></span>INSTR_CREATE_whilerw_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilerw_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilerw, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILERW instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   WHILERW &lt;Pd&gt;.&lt;Ts&gt;, &lt;Xn&gt;, &lt;Xm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b, P.h, P.s or P.d. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6374aaca524197e070ff48a592bf2061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6374aaca524197e070ff48a592bf2061">&#9670;&nbsp;</a></span>INSTR_CREATE_whilewr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_whilewr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_whilewr, Pd, Rn, Rm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WHILEWR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   WHILEWR &lt;Pd&gt;.&lt;Ts&gt;, &lt;Xn&gt;, &lt;Xm&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register. Can be P.b, P.h, P.s or P.d. </td></tr>
    <tr><td class="paramname">Rn</td><td>The first source register, X (Extended, 64 bits). </td></tr>
    <tr><td class="paramname">Rm</td><td>The second source register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a30b1d3e0e41faffabf8557b76052fdde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b1d3e0e41faffabf8557b76052fdde">&#9670;&nbsp;</a></span>INSTR_CREATE_wrffr_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_wrffr_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a>(dc, OP_wrffr, Pn)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a WRFFR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    WRFFR   &lt;Pn&gt;.B
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pn</td><td>The source predicate register, P (Predicate) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a64d83506835ca09d5d0ee171dca743f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d83506835ca09d5d0ee171dca743f7">&#9670;&nbsp;</a></span>INSTR_CREATE_xar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_xar</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm6&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, OP_xar, Rd, Rn, Rm, imm6, <a class="el" href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE</a>())</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a XAR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    XAR     &lt;Dd&gt;.2D, &lt;Dn&gt;.2D, &lt;Dm&gt;.2D, #&lt;imm&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The first destination vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rn</td><td>The second source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">Rm</td><td>The third source vector register, Q (quadword, 128 bits) </td></tr>
    <tr><td class="paramname">imm6</td><td>The immediate imm </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aaa3619fa5266dc73f31fe26ed12eec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa3619fa5266dc73f31fe26ed12eec89">&#9670;&nbsp;</a></span>INSTR_CREATE_xar_sve</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_xar_sve</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zdn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_xar, Zdn, Zdn, Zm, imm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a XAR instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">   XAR     &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zdn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;, #&lt;const&gt;
</pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zdn</td><td>The first source and destination vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register. Can be Z.b, Z.h, Z.s or Z.d. </td></tr>
    <tr><td class="paramname">imm</td><td>The immediate imm1. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab624d1dda2fe64879d64e6aa19a90267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab624d1dda2fe64879d64e6aa19a90267">&#9670;&nbsp;</a></span>INSTR_CREATE_xpacd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_xpacd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_xpacd, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a XPACD instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    XPACD   &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aba779414eb8acdf1d5f5497ade5b7adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba779414eb8acdf1d5f5497ade5b7adc">&#9670;&nbsp;</a></span>INSTR_CREATE_xpaci</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_xpaci</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Rd&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_xpaci, Rd, Rd)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a XPACI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    XPACI   &lt;Xd&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Rd</td><td>The source and destination register, X (Extended, 64 bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afeb0ab0c4af3e65793809de7a767e48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb0ab0c4af3e65793809de7a767e48e">&#9670;&nbsp;</a></span>INSTR_CREATE_xpaclri</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_xpaclri</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    <a class="code" href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a>(dc, OP_xpaclri, <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30), \</div>
<div class="line">                           <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30))</div>
</div><!-- fragment --><p>Creates a XPACLRI instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    XPACLRI
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa018137996a86e7f30bdb4481567006a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa018137996a86e7f30bdb4481567006a">&#9670;&nbsp;</a></span>INSTR_CREATE_zip1_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_zip1_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip1, Pd, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ZIP1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ZIP1    &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4daab36a764f235d95f56fced11f9f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4daab36a764f235d95f56fced11f9f29">&#9670;&nbsp;</a></span>INSTR_CREATE_zip1_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_zip1_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip1, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ZIP1 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ZIP1    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
*    ZIP1    &lt;Zd&gt;.Q, &lt;Zn&gt;.Q, &lt;Zm&gt;.Q
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8b110ef552ae121937e862f48eb581e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b110ef552ae121937e862f48eb581e4">&#9670;&nbsp;</a></span>INSTR_CREATE_zip2_sve_pred</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_zip2_sve_pred</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Pm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip2, Pd, Pn, Pm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ZIP2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ZIP2    &lt;Pd&gt;.&lt;Ts&gt;, &lt;Pn&gt;.&lt;Ts&gt;, &lt;Pm&gt;.&lt;Ts&gt;
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Pd</td><td>The destination predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pn</td><td>The first source predicate register, P (Predicate). </td></tr>
    <tr><td class="paramname">Pm</td><td>The second source predicate register, P (Predicate). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3d45db56ee411a2014ef125b305dae77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d45db56ee411a2014ef125b305dae77">&#9670;&nbsp;</a></span>INSTR_CREATE_zip2_sve_vector</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INSTR_CREATE_zip2_sve_vector</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zd, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zn, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Zm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_zip2, Zd, Zn, Zm)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Creates a ZIP2 instruction.</p>
<p>This macro is used to encode the forms: </p><pre class="fragment">*    ZIP2    &lt;Zd&gt;.&lt;Ts&gt;, &lt;Zn&gt;.&lt;Ts&gt;, &lt;Zm&gt;.&lt;Ts&gt;
*    ZIP2    &lt;Zd&gt;.Q, &lt;Zn&gt;.Q, &lt;Zm&gt;.Q
* </pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">Zd</td><td>The destination vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zn</td><td>The first source vector register, Z (Scalable). </td></tr>
    <tr><td class="paramname">Zm</td><td>The second source vector register, Z (Scalable). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a54b8bd667a8a940e94bfcc7842c958eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b8bd667a8a940e94bfcc7842c958eb">&#9670;&nbsp;</a></span>OPND_CREATE_ABSMEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_ABSMEM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">size&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a6d1d3033c01b8dc8cadc3dd84e8b983e">opnd_create_rel_addr</a>(addr, size)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create an absolute address operand encoded as pc-relative. Encoding will fail if addr is out of the maximum signed displacement reach for the architecture. </p>

</div>
</div>
<a id="a9c57dfea6090119e2ef1f7b2aea4c12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c57dfea6090119e2ef1f7b2aea4c12a">&#9670;&nbsp;</a></span>OPND_CREATE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_BYTE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#aedab3b65ad211bd7510542247ce95a7c">VECTOR_ELEM_WIDTH_BYTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Operand denoting 8 bit vector element width for the other operands of the containing instruction. </p>

</div>
</div>
<a id="abc0827a4d3590c1f4dbb10e85f7326e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc0827a4d3590c1f4dbb10e85f7326e6">&#9670;&nbsp;</a></span>OPND_CREATE_DOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_DOUBLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#a811e5bfe8a5e4f964e3e6e8f5809282f">VECTOR_ELEM_WIDTH_DOUBLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Operand denoting 64 bit vector element width for the other operands of the containing instruction. </p>

</div>
</div>
<a id="a87515dc76fae3be0e92a171f81cbb65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87515dc76fae3be0e92a171f81cbb65d">&#9670;&nbsp;</a></span>OPND_CREATE_HALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_HALF</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#aab69967d6ead84edba4ab117f4116f34">VECTOR_ELEM_WIDTH_HALF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Operand denoting 16 bit vector element width for the other operands of the containing instruction. </p>

</div>
</div>
<a id="aaaaa7dc76fd64fbfe69faa2be5c1c909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaaa7dc76fd64fbfe69faa2be5c1c909">&#9670;&nbsp;</a></span>OPND_CREATE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a74d7ad05e5371236dfd5b91b0767b690">OPND_CREATE_INTPTR</a>(val)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create an immediate integer operand. For AArch64 the size of an immediate is ignored when encoding, so there is no need to specify the final size. </p>

</div>
</div>
<a id="abbaf6e38e7df5134310a779b97e16be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbaf6e38e7df5134310a779b97e16be1">&#9670;&nbsp;</a></span>OPND_CREATE_LSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_LSL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a046a311e95587f18a507c231749ed30a">opnd_add_flags</a>(<a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="el" href="dr__ir__opnd_8h.html#a69ec8bd64ab30124cb8807e1d73fdd96a35fc72df89f489af688cf31f62823d6f">DR_SHIFT_LSL</a>), <a class="el" href="dr__ir__opnd_8h.html#a7fd06e4caec9a02043d179ee25a9f60caae2e47152138cb160794601bd130e070">DR_OPND_IS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create an operand specifying LSL, the default shift type when there is no shift. </p>

</div>
</div>
<a id="afe62aa83b4e18021c3c4880dc573f78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe62aa83b4e18021c3c4880dc573f78c">&#9670;&nbsp;</a></span>OPND_CREATE_MUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_MUL</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#a046a311e95587f18a507c231749ed30a">opnd_add_flags</a>(<a class="el" href="dr__ir__macros__arm_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(<a class="el" href="dr__ir__opnd_8h.html#a69ec8bd64ab30124cb8807e1d73fdd96ae685d7324fe9e94091c276d7cd88eeaa">DR_SHIFT_MUL</a>), <a class="el" href="dr__ir__opnd_8h.html#a7fd06e4caec9a02043d179ee25a9f60caae2e47152138cb160794601bd130e070">DR_OPND_IS_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create an operand specifying MUL, a multiplier operand. </p>

</div>
</div>
<a id="a24dca05089893aac1b7be58819fc8506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24dca05089893aac1b7be58819fc8506">&#9670;&nbsp;</a></span>OPND_CREATE_SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_SINGLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#ad4728ea383659d1eecc80c33bfc8f796">VECTOR_ELEM_WIDTH_SINGLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Operand denoting 32 bit vector element width for the other operands of the containing instruction. </p>

</div>
</div>
<a id="a558ba3fb3352b374652c745790db7ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a558ba3fb3352b374652c745790db7ce0">&#9670;&nbsp;</a></span>OPND_CREATE_ZR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPND_CREATE_ZR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(reg) == <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a> ? DR_REG_WZR : DR_REG_XZR)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Create a zero register operand of the same size as reg. </p>

</div>
</div>
<a id="aedab3b65ad211bd7510542247ce95a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedab3b65ad211bd7510542247ce95a7c">&#9670;&nbsp;</a></span>VECTOR_ELEM_WIDTH_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VECTOR_ELEM_WIDTH_BYTE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used in an additional immediate source operand to a vector operation, denotes 8 bit vector element width. See <a class="el" href="API_BT.html#sec_IR_AArch64">AArch64 IR Variations</a>. </p>

</div>
</div>
<a id="a811e5bfe8a5e4f964e3e6e8f5809282f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811e5bfe8a5e4f964e3e6e8f5809282f">&#9670;&nbsp;</a></span>VECTOR_ELEM_WIDTH_DOUBLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VECTOR_ELEM_WIDTH_DOUBLE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used in an additional immediate source operand to a vector operation, denotes 64 bit vector element width. See <a class="el" href="API_BT.html#sec_IR_AArch64">AArch64 IR Variations</a>. </p>

</div>
</div>
<a id="aab69967d6ead84edba4ab117f4116f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab69967d6ead84edba4ab117f4116f34">&#9670;&nbsp;</a></span>VECTOR_ELEM_WIDTH_HALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VECTOR_ELEM_WIDTH_HALF&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used in an additional immediate source operand to a vector operation, denotes 16 bit vector element width. See <a class="el" href="API_BT.html#sec_IR_AArch64">AArch64 IR Variations</a>. </p>

</div>
</div>
<a id="ae162fe6c767888537f2d1cdf3dfb992f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae162fe6c767888537f2d1cdf3dfb992f">&#9670;&nbsp;</a></span>VECTOR_ELEM_WIDTH_QUAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VECTOR_ELEM_WIDTH_QUAD&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used in an additional immediate source operand to a vector operation, denotes full size 128 bit vector width. See <a class="el" href="API_BT.html#sec_IR_AArch64">AArch64 IR Variations</a>. </p>

</div>
</div>
<a id="ad4728ea383659d1eecc80c33bfc8f796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4728ea383659d1eecc80c33bfc8f796">&#9670;&nbsp;</a></span>VECTOR_ELEM_WIDTH_SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VECTOR_ELEM_WIDTH_SINGLE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used in an additional immediate source operand to a vector operation, denotes 32 bit vector element width. See <a class="el" href="API_BT.html#sec_IR_AArch64">AArch64 IR Variations</a>. </p>

</div>
</div>
<a id="a0cda7689cd077cc10bd2ffded339ff51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cda7689cd077cc10bd2ffded339ff51">&#9670;&nbsp;</a></span>XINST_CREATE_add</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_add</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a90f771585c3c11982b6c1604e249cdbf">INSTR_CREATE_add</a>(dc, d, d, s)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an addition instruction that does not affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a701b0de8ed4b4f0e76c599589f9b4fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701b0de8ed4b4f0e76c599589f9b4fe6">&#9670;&nbsp;</a></span>XINST_CREATE_add_2src</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_add_2src</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a90f771585c3c11982b6c1604e249cdbf">INSTR_CREATE_add</a>(dc, d, s1, s2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an addition instruction that does not affect the status flags and takes two sources plus a destination. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s1</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit first source operand for the instruction. This must be a register. </td></tr>
    <tr><td class="paramname">s2</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. This can be either a register or an immediate integer. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3bdba0152ea793351d06199f30c942f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdba0152ea793351d06199f30c942f7">&#9670;&nbsp;</a></span>XINST_CREATE_add_s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_add_s</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#aa428eb4393bbb974493f732e83ac1ca4">INSTR_CREATE_adds</a>(dc, d, d, s)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an addition instruction that does affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4e456d2d204fa85b0cbf4bf88bb432fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e456d2d204fa85b0cbf4bf88bb432fb">&#9670;&nbsp;</a></span>XINST_CREATE_add_sll</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_add_sll</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s2_toshift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift_amount&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    INSTR_CREATE_add_shift((dc), (d), (s1), (s2_toshift), <a class="code" href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a>(), \</div>
<div class="line">                           <a class="code" href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a>(shift_amount))</div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an addition instruction that does not affect the status flags and takes two register sources plus a destination, with one source being shifted logically left by an immediate amount that is limited to either 0, 1, 2, or 3. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s1</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit first source operand for the instruction. This must be a register. </td></tr>
    <tr><td class="paramname">s2_toshift</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. This must be a register. </td></tr>
    <tr><td class="paramname">shift_amount</td><td>An integer value that must be either 0, 1, 2, or 3. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4a53b90dc030b0340082a9b036c09ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a53b90dc030b0340082a9b036c09ba3">&#9670;&nbsp;</a></span>XINST_CREATE_and_s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_and_s</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#aeef243dc81dfcee564e3f573852173fb">INSTR_CREATE_ands</a>(dc, d, d, s)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a bitwise and instruction that does affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab995997474e88057f2fa74e9d029148e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab995997474e88057f2fa74e9d029148e">&#9670;&nbsp;</a></span>XINST_CREATE_call</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_call</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#aebe9013d0ead44c795af661f0718de90">INSTR_CREATE_bl</a>(dc, t)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an unconditional branch instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">t</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand for the instruction, which can be either a pc (opnd_create_pc)()) or an <a class="el" href="structinstr__t.html">instr_t</a> (<a class="el" href="dr__ir__opnd_8h.html#aa6e23358c282b96c7a0329f3079d2259">opnd_create_instr()</a>). Be sure to ensure that the limited reach of this short branch will reach the target (a pc operand is not suitable for most uses unless you know precisely where this instruction will be encoded). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad41781007830814d79636efa0bb93c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad41781007830814d79636efa0bb93c3f">&#9670;&nbsp;</a></span>XINST_CREATE_call_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_call_reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_blr(dc, r)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an indirect call instr through a register. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. This should be a reg_id_t operand with the address of the subroutine. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3e9ea23c5fe946505d0834e07e4ad0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9ea23c5fe946505d0834e07e4ad0c5">&#9670;&nbsp;</a></span>XINST_CREATE_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_cmp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#ab7f1835f5cb49d0d2c0136bcf273d0a1">INSTR_CREATE_cmp</a>(dc, s1, s2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a comparison instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">s1</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
    <tr><td class="paramname">s2</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a193d2b0123b3bdf0b9200f34a54d8002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193d2b0123b3bdf0b9200f34a54d8002">&#9670;&nbsp;</a></span>XINST_CREATE_debug_instr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_debug_instr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;INSTR_CREATE_brk((dc), <a class="el" href="dr__ir__macros_8h.html#ac2d087cee8f6726f09d76852c156e0cc">OPND_CREATE_INT16</a>(0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a debug trap instruction, automatically supplying any implicit operands. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9ba5c4719963cf94390e7338becd491d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba5c4719963cf94390e7338becd491d">&#9670;&nbsp;</a></span>XINST_CREATE_interrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_interrupt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ae068595f1daa4d7834f80f60dddd8bda">INSTR_CREATE_svc</a>(dc, (i))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a software interrupt instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">i</td><td>The source integer constant <a class="el" href="structopnd__t.html">opnd_t</a> operand. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af4527eb10daaa1db2680036952f2ccb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4527eb10daaa1db2680036952f2ccb3">&#9670;&nbsp;</a></span>XINST_CREATE_jump</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_jump</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an unconditional branch instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">t</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand for the instruction, which can be either a pc (opnd_create_pc)()) or an <a class="el" href="structinstr__t.html">instr_t</a> (<a class="el" href="dr__ir__opnd_8h.html#aa6e23358c282b96c7a0329f3079d2259">opnd_create_instr()</a>). Be sure to ensure that the limited reach of this short branch will reach the target (a pc operand is not suitable for most uses unless you know precisely where this instruction will be encoded). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a684a52784e1696b33643ce69a91d599e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684a52784e1696b33643ce69a91d599e">&#9670;&nbsp;</a></span>XINST_CREATE_jump_cond</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_jump_cond</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pred, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(<a class="el" href="dr__ir__macros_8h.html#a12de9191087b89556340223520f1ddf0">INSTR_PRED</a>(<a class="el" href="dr__ir__macros__aarch64_8h.html#acdaad3b14b4840395bfa1b095b5d901c">INSTR_CREATE_bcond</a>((dc), (t)), (pred)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a conditional branch instruction that branches if the previously-set condition codes indicate the condition indicated by <code>pred</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">pred</td><td>The <a class="el" href="dr__ir__instr_8h.html#a855ff8e66c8493c78515f5e8f37ee914">dr_pred_type_t</a> condition to match. </td></tr>
    <tr><td class="paramname">t</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand for the instruction, which can be either a pc (opnd_create_pc)()) or an <a class="el" href="structinstr__t.html">instr_t</a> (<a class="el" href="dr__ir__opnd_8h.html#aa6e23358c282b96c7a0329f3079d2259">opnd_create_instr()</a>). Be sure to ensure that the limited reach of this short branch will reach the target (a pc operand is not suitable for most uses unless you know precisely where this instruction will be encoded). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aac63f67b836d81e36c269008f617a5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac63f67b836d81e36c269008f617a5c2">&#9670;&nbsp;</a></span>XINST_CREATE_jump_reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_jump_reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_br((dc), (r))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an indirect jump instruction through a register. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The register opnd holding the target. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a61985a50f11cffbe3ea84daeb2c1e6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61985a50f11cffbe3ea84daeb2c1e6c0">&#9670;&nbsp;</a></span>XINST_CREATE_jump_short</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_jump_short</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#ac5d81be95e4fa77f5540804352b5f4bc">INSTR_CREATE_b</a>((dc), (t))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an unconditional branch instruction with the smallest available reach. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">t</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> target operand for the instruction, which can be either a pc (opnd_create_pc)()) or an <a class="el" href="structinstr__t.html">instr_t</a> (<a class="el" href="dr__ir__opnd_8h.html#aa6e23358c282b96c7a0329f3079d2259">opnd_create_instr()</a>). Be sure to ensure that the limited reach of this short branch will reach the target (a pc operand is not suitable for most uses unless you know precisely where this instruction will be encoded). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aad24f4f2a447e6556931d254afb87e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad24f4f2a447e6556931d254afb87e06">&#9670;&nbsp;</a></span>XINST_CREATE_load</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    ((<a class="code" href="dr__ir__opnd_8h.html#ac3cc66fd1a43008c1faf1a6f9a9695b2">opnd_is_base_disp</a>(m) &amp;&amp;                                                          \</div>
<div class="line">      (<a class="code" href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a>(m) &lt; 0 ||                                                         \</div>
<div class="line">       opnd_get_disp(m) % <a class="code" href="dr__ir__opnd_8h.html#a40b831f95abf3ee22f584a63e86a96c3">opnd_size_in_bytes</a>(<a class="code" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(m)) != 0))                  \</div>
<div class="line">         ? INSTR_CREATE_ldur(                                                          \</div>
<div class="line">               dc,                                                                     \</div>
<div class="line">               <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(m))), \</div>
<div class="line">               m)                                                                      \</div>
<div class="line">         : <a class="code" href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a>(                                                           \</div>
<div class="line">               dc,                                                                     \</div>
<div class="line">               <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(m))), \</div>
<div class="line">               m))</div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 4-byte or 8-byte memory load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0b2f157460f1201c2df4409a2d31560f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2f157460f1201c2df4409a2d31560f">&#9670;&nbsp;</a></span>XINST_CREATE_load_1byte</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_1byte</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a1d9da1d3e206eddccdb6d29b79f26e00">INSTR_CREATE_ldrb</a>(dc, r, m)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 1-byte memory load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3dde526fc3b4c3ab5ed02d0fc60a3781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dde526fc3b4c3ab5ed02d0fc60a3781">&#9670;&nbsp;</a></span>XINST_CREATE_load_1byte_zext4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_1byte_zext4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a1d9da1d3e206eddccdb6d29b79f26e00">INSTR_CREATE_ldrb</a>(dc, r, m)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> which loads 1 byte from memory, zero-extends it to 4 bytes, and writes it to a 4 byte destination register. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad142a38034d157d6e3b97ca80055da09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad142a38034d157d6e3b97ca80055da09">&#9670;&nbsp;</a></span>XINST_CREATE_load_2bytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_2bytes</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a916fc26d4e73c676e08942b299a05b9b">INSTR_CREATE_ldrh</a>(dc, r, m)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 2-byte memory load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad432bb80a82d76edae2071473f9b4318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad432bb80a82d76edae2071473f9b4318">&#9670;&nbsp;</a></span>XINST_CREATE_load_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_int</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code" href="dr__ir__opnd_8h.html#a77688bf46d20cc59361b79cb4c55f5f4">opnd_get_immed_int</a>(i) &lt; 0                                                     \</div>
<div class="line">         ? INSTR_CREATE_movn((dc), (r), <a class="code" href="dr__ir__macros_8h.html#aa32fcd12a03eb97ef42ded7b68a85203">OPND_CREATE_INT32</a>(~<a class="code" href="dr__ir__opnd_8h.html#a77688bf46d20cc59361b79cb4c55f5f4">opnd_get_immed_int</a>(i)), \</div>
<div class="line">                             <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0))                                   \</div>
<div class="line">         : INSTR_CREATE_movz((dc), (r), (i), <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0)))</div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for an immediate integer load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">i</td><td>The source immediate integer opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a274c966568324357b4bb5785738bcfb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274c966568324357b4bb5785738bcfb7">&#9670;&nbsp;</a></span>XINST_CREATE_load_pair</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_pair</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_ldp(dc, r1, r2, m)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This AArchXX-platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 2-register memory load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r1</td><td>The first register opnd. </td></tr>
    <tr><td class="paramname">r2</td><td>The second register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a929f24130c787f5a3fb7a04529d7af92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929f24130c787f5a3fb7a04529d7af92">&#9670;&nbsp;</a></span>XINST_CREATE_load_simd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_load_simd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a>((dc), (r), (m))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a multimedia register load instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">r</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">m</td><td>The source memory opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ae982a19519caa113cecc717a20d22a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae982a19519caa113cecc717a20d22a33">&#9670;&nbsp;</a></span>XINST_CREATE_move</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_move</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    ((<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(d) == <a class="code" href="dr__ir__opnd_8h.html#a06b4d3a410d453f25bb74309ef935757">DR_REG_XSP</a> || <a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(s) == <a class="code" href="dr__ir__opnd_8h.html#a06b4d3a410d453f25bb74309ef935757">DR_REG_XSP</a> ||  \</div>
<div class="line">      opnd_get_reg(d) == DR_REG_WSP || <a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(s) == DR_REG_WSP)    \</div>
<div class="line">         ? <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="code" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a>, d, s, <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0),  \</div>
<div class="line">                                  OPND_CREATE_LSL(), <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0)) \</div>
<div class="line">         : <a class="code" href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a>(dc, <a class="code" href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a>, d, <a class="code" href="dr__ir__macros__aarch64_8h.html#a558ba3fb3352b374652c745790db7ce0">OPND_CREATE_ZR</a>(d), s,   \</div>
<div class="line">                                  OPND_CREATE_LSL(), <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(0)))</div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a register to register move instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The destination register opnd. </td></tr>
    <tr><td class="paramname">s</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9e2b0349f40143324b0957a5a08c9f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e2b0349f40143324b0957a5a08c9f03">&#9670;&nbsp;</a></span>XINST_CREATE_nop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_nop</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a3482fc193707bd73b0751686226a266c">INSTR_CREATE_nop</a>(dc)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a nop instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3b18a7fc43ec27f1b495b5b25f73dcab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b18a7fc43ec27f1b495b5b25f73dcab">&#9670;&nbsp;</a></span>XINST_CREATE_return</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_return</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a6c173841b7e3ce7650d7f3bca4e8c934">INSTR_CREATE_ret</a>(dc, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(DR_REG_X30))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a return instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa1135f44453ab7b2c82edf75a99bfd26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1135f44453ab7b2c82edf75a99bfd26">&#9670;&nbsp;</a></span>XINST_CREATE_slr_s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_slr_s</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">rm_or_imm&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    (<a class="code" href="dr__ir__opnd_8h.html#aa4a4d5c6b8fd6d065b4719124f4dcafe">opnd_is_reg</a>(rm_or_imm)                                                           \</div>
<div class="line">         ? <a class="code" href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a>(dc, OP_lsrv, d, d, rm_or_imm)                       \</div>
<div class="line">         : <a class="code" href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a>(dc, OP_ubfm, d, d, rm_or_imm,                       \</div>
<div class="line">                                  <a class="code" href="dr__ir__opnd_8h.html#a6769b1787653c1a0fb2070df83d79a73">reg_is_32bit</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(d)) ? <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(31) \</div>
<div class="line">                                                                : <a class="code" href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a>(63)))</div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a logical right shift instruction that does affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">rm_or_imm</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1e3d6b69547cf435c33abe09e08cc5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3d6b69547cf435c33abe09e08cc5ad">&#9670;&nbsp;</a></span>XINST_CREATE_store</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">    ((<a class="code" href="dr__ir__opnd_8h.html#ac3cc66fd1a43008c1faf1a6f9a9695b2">opnd_is_base_disp</a>(m) &amp;&amp;                                                          \</div>
<div class="line">      (<a class="code" href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a>(m) &lt; 0 ||                                                         \</div>
<div class="line">       opnd_get_disp(m) % <a class="code" href="dr__ir__opnd_8h.html#a40b831f95abf3ee22f584a63e86a96c3">opnd_size_in_bytes</a>(<a class="code" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(m)) != 0))                  \</div>
<div class="line">         ? INSTR_CREATE_stur(                                                          \</div>
<div class="line">               dc, m,                                                                  \</div>
<div class="line">               <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(m)))) \</div>
<div class="line">         : <a class="code" href="dr__ir__macros__arm_8h.html#a8f83f8223e55cc0f4204ee06a827e565">INSTR_CREATE_str</a>(                                                           \</div>
<div class="line">               dc, m,                                                                  \</div>
<div class="line">               <a class="code" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="code" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="code" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="code" href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a>(m)))))</div>
</div><!-- fragment --><p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 4-byte or 8-byte memory store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af4cbe121b78dfcf93cea1a48f10f937c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cbe121b78dfcf93cea1a48f10f937c">&#9670;&nbsp;</a></span>XINST_CREATE_store_1byte</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store_1byte</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a3f771ce1c1f11e427e929aef9ca0e47e">INSTR_CREATE_strb</a>(dc, m, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="el" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 1-byte memory store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a53192b93a4055d4700421104b2af3e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53192b93a4055d4700421104b2af3e90">&#9670;&nbsp;</a></span>XINST_CREATE_store_2bytes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store_2bytes</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a604fab5bd80960803b5da7995d18410c">INSTR_CREATE_strh</a>(dc, m, <a class="el" href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a>(<a class="el" href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a>(<a class="el" href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a>(r), <a class="el" href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0ccef0d75b3f473bf275388804c8b85c">OPSZ_4</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 2-byte memory store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0af576a857ca51596cc247dfa5771370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af576a857ca51596cc247dfa5771370">&#9670;&nbsp;</a></span>XINST_CREATE_store_pair</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store_pair</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;INSTR_CREATE_stp(dc, m, r1, r2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This AArchXX-platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a 2-register memory store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r1</td><td>The first register opnd. </td></tr>
    <tr><td class="paramname">r2</td><td>The second register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a053c0202c5a4229fbc5575183afb02d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053c0202c5a4229fbc5575183afb02d7">&#9670;&nbsp;</a></span>XINST_CREATE_store_simd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_store_simd</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">m, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">r&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#af13c5f455cc09398684fe6d78cd95fbf">INSTR_CREATE_str</a>((dc), (m), (r))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a multimedia register store instruction. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">m</td><td>The destination memory opnd. </td></tr>
    <tr><td class="paramname">r</td><td>The source register opnd. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afdbcfb317d599ecde76215392878da1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdbcfb317d599ecde76215392878da1c">&#9670;&nbsp;</a></span>XINST_CREATE_sub</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_sub</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__x86_8h.html#a1e30a441767fbc382533bc4ccd60bcf4">INSTR_CREATE_sub</a>(dc, d, d, s)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a subtraction instruction that does not affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a4cbf96f2f31e7c637e8b824741ff418f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cbf96f2f31e7c637e8b824741ff418f">&#9670;&nbsp;</a></span>XINST_CREATE_sub_s</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XINST_CREATE_sub_s</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">d, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">s&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="dr__ir__macros__arm_8h.html#a47c5314f33f8f900274b5e14039515fd">INSTR_CREATE_subs</a>(dc, d, d, s)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This platform-independent macro creates an <a class="el" href="structinstr__t.html">instr_t</a> for a subtraction instruction that does affect the status flags. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dc</td><td>The void * dcontext used to allocate memory for the <a class="el" href="structinstr__t.html">instr_t</a>. </td></tr>
    <tr><td class="paramname">d</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit destination operand for the instruction. </td></tr>
    <tr><td class="paramname">s</td><td>The <a class="el" href="structopnd__t.html">opnd_t</a> explicit source operand for the instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="adr__ir__opnd_8h_html_a0d7061649ceb8fa7af5b7aceeb8465ef"><div class="ttname"><a href="dr__ir__opnd_8h.html#a0d7061649ceb8fa7af5b7aceeb8465ef">OPSZ_sys</a></div><div class="ttdeci">#define OPSZ_sys</div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:273</div></div>
<div class="ttc" id="adr__ir__macros__arm_8h_html_a6f30cf38f185da77631098a78a0ceebc"><div class="ttname"><a href="dr__ir__macros__arm_8h.html#a6f30cf38f185da77631098a78a0ceebc">INSTR_CREATE_ldr</a></div><div class="ttdeci">#define INSTR_CREATE_ldr(dc, Rd, mem)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_arm.h:1821</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a5d8f8a71494683ce0fe5ba1995246906"><div class="ttname"><a href="dr__ir__instr_8h.html#a5d8f8a71494683ce0fe5ba1995246906">instr_create_2dst_2src</a></div><div class="ttdeci">DR_API instr_t * instr_create_2dst_2src(void *drcontext, int opcode, opnd_t dst1, opnd_t dst2, opnd_t src1, opnd_t src2)</div></div>
<div class="ttc" id="adr__ir__macros__arm_8h_html_a8f83f8223e55cc0f4204ee06a827e565"><div class="ttname"><a href="dr__ir__macros__arm_8h.html#a8f83f8223e55cc0f4204ee06a827e565">INSTR_CREATE_str</a></div><div class="ttdeci">#define INSTR_CREATE_str(dc, mem, Rt)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_arm.h:1874</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a49e73cb4bc542e1b20aae716a3437fbe"><div class="ttname"><a href="dr__ir__instr_8h.html#a49e73cb4bc542e1b20aae716a3437fbe">instr_create_1dst_0src</a></div><div class="ttdeci">DR_API instr_t * instr_create_1dst_0src(void *drcontext, int opcode, opnd_t dst)</div></div>
<div class="ttc" id="adr__ir__macros__aarch64_8h_html_afe62aa83b4e18021c3c4880dc573f78c"><div class="ttname"><a href="dr__ir__macros__aarch64_8h.html#afe62aa83b4e18021c3c4880dc573f78c">OPND_CREATE_MUL</a></div><div class="ttdeci">#define OPND_CREATE_MUL()</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_aarch64.h:118</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a3408612a2953255e7c3572cf76d296c1"><div class="ttname"><a href="dr__ir__opnd_8h.html#a3408612a2953255e7c3572cf76d296c1">opnd_create_predicate_reg</a></div><div class="ttdeci">DR_API INSTR_INLINE opnd_t opnd_create_predicate_reg(reg_id_t r, bool is_merge)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a048d3f53da2ae3bbce71c91ceaa95f79"><div class="ttname"><a href="dr__ir__instr_8h.html#a048d3f53da2ae3bbce71c91ceaa95f79">instr_create_1dst_1src</a></div><div class="ttdeci">DR_API instr_t * instr_create_1dst_1src(void *drcontext, int opcode, opnd_t dst, opnd_t src)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a68cff151182a9204f5d3168c095211c2"><div class="ttname"><a href="dr__ir__opnd_8h.html#a68cff151182a9204f5d3168c095211c2">opnd_get_size</a></div><div class="ttdeci">DR_API opnd_size_t opnd_get_size(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a06b4d3a410d453f25bb74309ef935757"><div class="ttname"><a href="dr__ir__opnd_8h.html#a06b4d3a410d453f25bb74309ef935757">DR_REG_XSP</a></div><div class="ttdeci">#define DR_REG_XSP</div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:1319</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_aaa12ec7efc16854dad9dcd7ae3c2e8a4"><div class="ttname"><a href="dr__ir__opnd_8h.html#aaa12ec7efc16854dad9dcd7ae3c2e8a4">opnd_create_increment_reg</a></div><div class="ttdeci">DR_API opnd_t opnd_create_increment_reg(opnd_t opnd, uint increment)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a1165bad1ad9859d6ffdcead0da1cd51a"><div class="ttname"><a href="dr__ir__instr_8h.html#a1165bad1ad9859d6ffdcead0da1cd51a">instr_create_1dst_4src</a></div><div class="ttdeci">DR_API instr_t * instr_create_1dst_4src(void *drcontext, int opcode, opnd_t dst, opnd_t src1, opnd_t src2, opnd_t src3, opnd_t src4)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a842dc7ac2aea828a00c51765465f5428"><div class="ttname"><a href="dr__ir__instr_8h.html#a842dc7ac2aea828a00c51765465f5428">instr_create_0dst_1src</a></div><div class="ttdeci">DR_API instr_t * instr_create_0dst_1src(void *drcontext, int opcode, opnd_t src)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_ac3cc66fd1a43008c1faf1a6f9a9695b2"><div class="ttname"><a href="dr__ir__opnd_8h.html#ac3cc66fd1a43008c1faf1a6f9a9695b2">opnd_is_base_disp</a></div><div class="ttdeci">DR_API bool opnd_is_base_disp(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a13cf175bc987a24b37fbbb294fe681e0"><div class="ttname"><a href="dr__ir__opnd_8h.html#a13cf175bc987a24b37fbbb294fe681e0">opnd_create_base_disp</a></div><div class="ttdeci">DR_API opnd_t opnd_create_base_disp(reg_id_t base_reg, reg_id_t index_reg, int scale, int disp, opnd_size_t data_size)</div></div>
<div class="ttc" id="adr__ir__macros_8h_html_a0cf77f656e96684678c30892c0c718af"><div class="ttname"><a href="dr__ir__macros_8h.html#a0cf77f656e96684678c30892c0c718af">OPND_CREATE_INT8</a></div><div class="ttdeci">#define OPND_CREATE_INT8(val)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros.h:136</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_ac63dd4374971e41477dc9f1dd7c7509d"><div class="ttname"><a href="dr__ir__instr_8h.html#ac63dd4374971e41477dc9f1dd7c7509d">instr_create_0dst_2src</a></div><div class="ttdeci">DR_API instr_t * instr_create_0dst_2src(void *drcontext, int opcode, opnd_t src1, opnd_t src2)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a2ad1058d00bd03758ab946f4852195f7"><div class="ttname"><a href="dr__ir__instr_8h.html#a2ad1058d00bd03758ab946f4852195f7">instr_create_3dst_2src</a></div><div class="ttdeci">DR_API instr_t * instr_create_3dst_2src(void *drcontext, int opcode, opnd_t dst1, opnd_t dst2, opnd_t dst3, opnd_t src1, opnd_t src2)</div></div>
<div class="ttc" id="adr__ir__macros_8h_html_aa32fcd12a03eb97ef42ded7b68a85203"><div class="ttname"><a href="dr__ir__macros_8h.html#aa32fcd12a03eb97ef42ded7b68a85203">OPND_CREATE_INT32</a></div><div class="ttdeci">#define OPND_CREATE_INT32(val)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros.h:124</div></div>
<div class="ttc" id="adr__ir__macros__aarch64_8h_html_abc0827a4d3590c1f4dbb10e85f7326e6"><div class="ttname"><a href="dr__ir__macros__aarch64_8h.html#abc0827a4d3590c1f4dbb10e85f7326e6">OPND_CREATE_DOUBLE</a></div><div class="ttdeci">#define OPND_CREATE_DOUBLE()</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_aarch64.h:90</div></div>
<div class="ttc" id="adr__ir__macros__aarch64_8h_html_aaaaa7dc76fd64fbfe69faa2be5c1c909"><div class="ttname"><a href="dr__ir__macros__aarch64_8h.html#aaaaa7dc76fd64fbfe69faa2be5c1c909">OPND_CREATE_INT</a></div><div class="ttdeci">#define OPND_CREATE_INT(val)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_aarch64.h:108</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a0411cd49bb5b71852cecd93bcbf0ca2da4459927426a03d9d7ee499f43cbf7a95"><div class="ttname"><a href="dr__ir__opnd_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da4459927426a03d9d7ee499f43cbf7a95">OPSZ_2b</a></div><div class="ttdeci">@ OPSZ_2b</div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:169</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a8ef3aeb840262664fad8e94937ae82c2"><div class="ttname"><a href="dr__ir__opnd_8h.html#a8ef3aeb840262664fad8e94937ae82c2">reg_resize_to_opsz</a></div><div class="ttdeci">DR_API reg_id_t reg_resize_to_opsz(reg_id_t reg, opnd_size_t sz)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_ae6cf2a1e25144a7c81b3b3a4a89f8dda"><div class="ttname"><a href="dr__ir__opnd_8h.html#ae6cf2a1e25144a7c81b3b3a4a89f8dda">opnd_create_reg</a></div><div class="ttdeci">DR_API INSTR_INLINE opnd_t opnd_create_reg(reg_id_t r)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_ac731854c126d48461401bf1108e4be69"><div class="ttname"><a href="dr__ir__opnd_8h.html#ac731854c126d48461401bf1108e4be69">opnd_get_base</a></div><div class="ttdeci">DR_API reg_id_t opnd_get_base(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__opcodes__arm_8h_html_a61dadd085c1777f559549e05962b2c9eac96c42b4e0362fd9d7f86d59aaa44746"><div class="ttname"><a href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9eac96c42b4e0362fd9d7f86d59aaa44746">OP_ands</a></div><div class="ttdeci">@ OP_ands</div><div class="ttdef"><b>Definition:</b> dr_ir_opcodes_arm.h:77</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a4e7a3b0fe8aba75d1d25081422a6063c"><div class="ttname"><a href="dr__ir__instr_8h.html#a4e7a3b0fe8aba75d1d25081422a6063c">instr_create_5dst_5src</a></div><div class="ttdeci">DR_API instr_t * instr_create_5dst_5src(void *drcontext, int opcode, opnd_t dst1, opnd_t dst2, opnd_t dst3, opnd_t dst4, opnd_t dst5, opnd_t src1, opnd_t src2, opnd_t src3, opnd_t src4, opnd_t src5)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_afae7934b382c9878b415a3fdd8a55204"><div class="ttname"><a href="dr__ir__instr_8h.html#afae7934b382c9878b415a3fdd8a55204">instr_create_1dst_2src</a></div><div class="ttdeci">DR_API instr_t * instr_create_1dst_2src(void *drcontext, int opcode, opnd_t dst, opnd_t src1, opnd_t src2)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a40b831f95abf3ee22f584a63e86a96c3"><div class="ttname"><a href="dr__ir__opnd_8h.html#a40b831f95abf3ee22f584a63e86a96c3">opnd_size_in_bytes</a></div><div class="ttdeci">DR_API uint opnd_size_in_bytes(opnd_size_t size)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_abed82baf7f470b522273a3e37c24c600a3b7e285b0a732b7da09c0f65a66f7882"><div class="ttname"><a href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600a3b7e285b0a732b7da09c0f65a66f7882">DR_REG_NULL</a></div><div class="ttdeci">@ DR_REG_NULL</div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:296</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_aa4a4d5c6b8fd6d065b4719124f4dcafe"><div class="ttname"><a href="dr__ir__opnd_8h.html#aa4a4d5c6b8fd6d065b4719124f4dcafe">opnd_is_reg</a></div><div class="ttdeci">DR_API bool opnd_is_reg(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8"><div class="ttname"><a href="dr__ir__opnd_8h.html#abed82baf7f470b522273a3e37c24c600acc56139692ee246f01acdbcac55f3ad8">DR_REG_SP</a></div><div class="ttdeci">@ DR_REG_SP</div><div class="ttdef"><b>Definition:</b> dr_ir_opnd.h:337</div></div>
<div class="ttc" id="adr__ir__macros__aarch64_8h_html_a558ba3fb3352b374652c745790db7ce0"><div class="ttname"><a href="dr__ir__macros__aarch64_8h.html#a558ba3fb3352b374652c745790db7ce0">OPND_CREATE_ZR</a></div><div class="ttdeci">#define OPND_CREATE_ZR(reg)</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_aarch64.h:111</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_ad9d5f8f4ba5dd21474d65f5ed74b9afe"><div class="ttname"><a href="dr__ir__instr_8h.html#ad9d5f8f4ba5dd21474d65f5ed74b9afe">instr_create_2dst_4src</a></div><div class="ttdeci">DR_API instr_t * instr_create_2dst_4src(void *drcontext, int opcode, opnd_t dst1, opnd_t dst2, opnd_t src1, opnd_t src2, opnd_t src3, opnd_t src4)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a77688bf46d20cc59361b79cb4c55f5f4"><div class="ttname"><a href="dr__ir__opnd_8h.html#a77688bf46d20cc59361b79cb4c55f5f4">opnd_get_immed_int</a></div><div class="ttdeci">DR_API ptr_int_t opnd_get_immed_int(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_ac054e6a60d13039969c11f6094da4233"><div class="ttname"><a href="dr__ir__instr_8h.html#ac054e6a60d13039969c11f6094da4233">instr_create_1dst_5src</a></div><div class="ttdeci">DR_API instr_t * instr_create_1dst_5src(void *drcontext, int opcode, opnd_t dst, opnd_t src1, opnd_t src2, opnd_t src3, opnd_t src4, opnd_t src5)</div></div>
<div class="ttc" id="adr__ir__opcodes__arm_8h_html_a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7"><div class="ttname"><a href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea1007b292a67372eaf62e130ed8fba2a7">OP_orr</a></div><div class="ttdeci">@ OP_orr</div><div class="ttdef"><b>Definition:</b> dr_ir_opcodes_arm.h:188</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a6611c0b62af7eacca980cc887c125eab"><div class="ttname"><a href="dr__ir__opnd_8h.html#a6611c0b62af7eacca980cc887c125eab">opnd_get_disp</a></div><div class="ttdeci">DR_API int opnd_get_disp(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__opcodes__arm_8h_html_a61dadd085c1777f559549e05962b2c9ea22b2f9b1cc54ee8394841082b8e77b01"><div class="ttname"><a href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea22b2f9b1cc54ee8394841082b8e77b01">OP_and</a></div><div class="ttdeci">@ OP_and</div><div class="ttdef"><b>Definition:</b> dr_ir_opcodes_arm.h:76</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a6769b1787653c1a0fb2070df83d79a73"><div class="ttname"><a href="dr__ir__opnd_8h.html#a6769b1787653c1a0fb2070df83d79a73">reg_is_32bit</a></div><div class="ttdeci">DR_API bool reg_is_32bit(reg_id_t reg)</div></div>
<div class="ttc" id="adr__ir__opcodes__arm_8h_html_a61dadd085c1777f559549e05962b2c9ea21a776dbbf8d3e63ba27fb4854052d6a"><div class="ttname"><a href="dr__ir__opcodes__arm_8h.html#a61dadd085c1777f559549e05962b2c9ea21a776dbbf8d3e63ba27fb4854052d6a">OP_add</a></div><div class="ttdeci">@ OP_add</div><div class="ttdef"><b>Definition:</b> dr_ir_opcodes_arm.h:69</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_a930c98d46baab6d438dd81936c0666a4"><div class="ttname"><a href="dr__ir__instr_8h.html#a930c98d46baab6d438dd81936c0666a4">instr_create_1dst_3src</a></div><div class="ttdeci">DR_API instr_t * instr_create_1dst_3src(void *drcontext, int opcode, opnd_t dst, opnd_t src1, opnd_t src2, opnd_t src3)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_ad325ffad9f6165c311be190f6eaa9edc"><div class="ttname"><a href="dr__ir__instr_8h.html#ad325ffad9f6165c311be190f6eaa9edc">instr_create_2dst_3src</a></div><div class="ttdeci">DR_API instr_t * instr_create_2dst_3src(void *drcontext, int opcode, opnd_t dst1, opnd_t dst2, opnd_t src1, opnd_t src2, opnd_t src3)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a5213b9a7ac63b871a59d95ab6fb4ec74"><div class="ttname"><a href="dr__ir__opnd_8h.html#a5213b9a7ac63b871a59d95ab6fb4ec74">opnd_is_immed</a></div><div class="ttdeci">DR_API INSTR_INLINE bool opnd_is_immed(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_ac3ba48b3ee94afa0dde7fa025c199892"><div class="ttname"><a href="dr__ir__opnd_8h.html#ac3ba48b3ee94afa0dde7fa025c199892">opnd_get_reg</a></div><div class="ttdeci">DR_API reg_id_t opnd_get_reg(opnd_t opnd)</div></div>
<div class="ttc" id="adr__ir__instr_8h_html_abf0defc37827c54bf1cdec7c4ce375b2"><div class="ttname"><a href="dr__ir__instr_8h.html#abf0defc37827c54bf1cdec7c4ce375b2">instr_create_4dst_2src</a></div><div class="ttdeci">DR_API instr_t * instr_create_4dst_2src(void *drcontext, int opcode, opnd_t dst1, opnd_t dst2, opnd_t dst3, opnd_t dst4, opnd_t src1, opnd_t src2)</div></div>
<div class="ttc" id="adr__ir__macros__aarch64_8h_html_abbaf6e38e7df5134310a779b97e16be1"><div class="ttname"><a href="dr__ir__macros__aarch64_8h.html#abbaf6e38e7df5134310a779b97e16be1">OPND_CREATE_LSL</a></div><div class="ttdeci">#define OPND_CREATE_LSL()</div><div class="ttdef"><b>Definition:</b> dr_ir_macros_aarch64.h:115</div></div>
<div class="ttc" id="adr__ir__opnd_8h_html_a3eea72cb2bcbd6d414b327f0318589dc"><div class="ttname"><a href="dr__ir__opnd_8h.html#a3eea72cb2bcbd6d414b327f0318589dc">opnd_create_immed_int</a></div><div class="ttdeci">DR_API opnd_t opnd_create_immed_int(ptr_int_t i, opnd_size_t data_size)</div></div>
<!-- HTML footer for doxygen 1.8.17-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_1a46c2420fd9f02f18c0e3b904f8acc0.html">include</a></li><li class="navelem"><a class="el" href="dr__ir__macros__aarch64_8h.html">dr_ir_macros_aarch64.h</a></li>
    <li class="footer" style="float:none;text-align:center"><img border=0 src="favicon.png"> &nbsp;  DynamoRIO version 10.0.19656 --- Sat Nov 23 2024 20:38:48 &nbsp; <img border=0 src="favicon.png">
</small></address>
<!--END !GENERATE_TREEVIEW-->
</body>
</html>
