$date
	Mon Jan 16 00:24:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_top $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 ( a1 $end
$var wire 1 ) a2 $end
$var wire 1 * a3 $end
$var wire 1 + a4 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 ! out $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1&
#2
0&
1'
#3
1&
#4
1(
1!
0+
0&
0'
1%
1$
1#
1"
#5
0(
1)
1&
#6
1*
0)
0&
1'
#7
0*
1+
1&
