{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680268419663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680268419677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 07:13:39 2023 " "Processing started: Fri Mar 31 07:13:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680268419677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268419677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268419677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680268425180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680268425180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-behavioral " "Found design unit 1: div_frec-behavioral" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/div_frec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443168 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-behavioral " "Found design unit 1: registro-behavioral" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443178 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443209 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-behavioral " "Found design unit 1: divisor_datos-behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/divisor_datos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443240 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/divisor_datos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behavioral " "Found design unit 1: mux4-Behavioral" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443249 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_3-Behavioral " "Found design unit 1: mux2_3-Behavioral" {  } { { "mux2_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_3 " "Found entity 1: mux2_3" {  } { { "mux2_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_5-Behavioral " "Found design unit 1: mux2_5-Behavioral" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443385 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_5 " "Found entity 1: mux2_5" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680268443385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268443385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica4 " "Elaborating entity \"practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680268444121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:inst7 " "Elaborating entity \"registro\" for hierarchy \"registro:inst7\"" {  } { { "practica4.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { { 88 128 336 200 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268444395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:inst " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:inst\"" {  } { { "practica4.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { { -24 -32 112 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268444478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_3 mux2_3:inst5 " "Elaborating entity \"mux2_3\" for hierarchy \"mux2_3:inst5\"" {  } { { "practica4.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { { 88 1088 1248 200 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268444508 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux2_3.vhd(15) " "VHDL Process Statement warning at mux2_3.vhd(15): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux2_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_3.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680268444530 "|practica4|mux2_3:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] mux2_3.vhd(15) " "Inferred latch for \"O\[0\]\" at mux2_3.vhd(15)" {  } { { "mux2_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444530 "|practica4|mux2_3:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] mux2_3.vhd(15) " "Inferred latch for \"O\[1\]\" at mux2_3.vhd(15)" {  } { { "mux2_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444530 "|practica4|mux2_3:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] mux2_3.vhd(15) " "Inferred latch for \"O\[2\]\" at mux2_3.vhd(15)" {  } { { "mux2_3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444530 "|practica4|mux2_3:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst6 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst6\"" {  } { { "practica4.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { { -120 1072 1208 24 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268444540 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux4.vhd(17) " "VHDL Process Statement warning at mux4.vhd(17): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux4.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680268444543 "|practica4|mux4:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O mux4.vhd(17) " "Inferred latch for \"O\" at mux4.vhd(17)" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux4.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444543 "|practica4|mux4:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst8 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst8\"" {  } { { "practica4.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { { 88 640 856 232 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268444546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst3 " "Elaborating entity \"memory\" for hierarchy \"memory:inst3\"" {  } { { "practica4.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { { 88 392 560 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268444694 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(36) " "VHDL Process Statement warning at memory.vhd(36): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/memory.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680268444755 "|practica4|memory:inst3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[7\] memory.vhd(15) " "Using initial value X (don't care) for net \"internal_mem\[7\]\" at memory.vhd(15)" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444755 "|practica4|memory:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5 mux2_5:inst4 " "Elaborating entity \"mux2_5\" for hierarchy \"mux2_5:inst4\"" {  } { { "practica4.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/oac/practica4/practica4.bdf" { { 216 1000 1160 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268444755 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux2_5.vhd(15) " "VHDL Process Statement warning at mux2_5.vhd(15): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680268444768 "|practica4|mux2_5:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] mux2_5.vhd(15) " "Inferred latch for \"O\[0\]\" at mux2_5.vhd(15)" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444768 "|practica4|mux2_5:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] mux2_5.vhd(15) " "Inferred latch for \"O\[1\]\" at mux2_5.vhd(15)" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444768 "|practica4|mux2_5:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] mux2_5.vhd(15) " "Inferred latch for \"O\[2\]\" at mux2_5.vhd(15)" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444768 "|practica4|mux2_5:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] mux2_5.vhd(15) " "Inferred latch for \"O\[3\]\" at mux2_5.vhd(15)" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444768 "|practica4|mux2_5:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[4\] mux2_5.vhd(15) " "Inferred latch for \"O\[4\]\" at mux2_5.vhd(15)" {  } { { "mux2_5.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux2_5.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268444768 "|practica4|mux2_5:inst4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4:inst6\|O " "LATCH primitive \"mux4:inst6\|O\" is permanently enabled" {  } { { "mux4.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/practica4/mux4.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680268448147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680268450519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680268455711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680268455711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680268458650 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680268458650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680268458650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680268458650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680268458711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 07:14:18 2023 " "Processing ended: Fri Mar 31 07:14:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680268458711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680268458711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680268458711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680268458711 ""}
