Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: Soma4Alg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Soma4Alg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Soma4Alg"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : Soma4Alg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" in Library work.
Entity <soma4alg> compiled.
Entity <soma4alg> (Architecture <soma4algarch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Soma4Alg> in library <work> (architecture <soma4algarch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Soma4Alg> in library <work> (Architecture <soma4algarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" line 57: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <resultParcial>
Entity <Soma4Alg> analyzed. Unit <Soma4Alg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Soma4Alg>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd".
WARNING:Xst:647 - Input <carryIn<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <carryOutSaida>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greatequal for signal <carryOutSaida$cmp_ge0000> created at line 61.
    Found 5-bit adder for signal <result$addsub0000> created at line 63.
    Found 5-bit adder for signal <resultParcial>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Soma4Alg> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 5-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Soma4Alg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Soma4Alg, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Soma4Alg.ngr
Top Level Output File Name         : Soma4Alg
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 20
#      GND                         : 1
#      LUT2                        : 5
#      LUT4                        : 5
#      MUXCY                       : 4
#      XORCY                       : 5
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 16
#      IBUF                        : 10
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                        6  out of   5888     0%  
 Number of 4 input LUTs:                 10  out of  11776     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of    372     4%  
    IOB Flip Flops:                       1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)  | Load  |
-----------------------------------------------------+------------------------+-------+
carryOutSaida_cmp_ge0000(carryOutSaida_cmp_ge00001:O)| NONE(*)(carryOutSaida) | 1     |
-----------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 3.983ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: 10.131ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'carryOutSaida_cmp_ge0000'
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Offset:              3.983ns (Levels of Logic = 7)
  Source:            numA<0> (PAD)
  Destination:       carryOutSaida (LATCH)
  Destination Clock: carryOutSaida_cmp_ge0000 falling

  Data Path: numA<0> to carryOutSaida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.563  numA_0_IBUF (numA_0_IBUF)
     LUT2:I0->O            1   0.648   0.000  Madd_resultParcial_lut<0> (Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Madd_resultParcial_cy<0> (Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Madd_resultParcial_cy<1> (Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_resultParcial_cy<2> (Madd_resultParcial_cy<2>)
     MUXCY:CI->O           0   0.065   0.000  Madd_resultParcial_cy<3> (Madd_resultParcial_cy<3>)
     XORCY:CI->O           6   0.844   0.000  Madd_resultParcial_xor<4> (Madd_result_addsub0000_lut<4>)
     LD:D                      0.252          carryOutSaida
    ----------------------------------------
    Total                      3.983ns (3.420ns logic, 0.563ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'carryOutSaida_cmp_ge0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            carryOutSaida (LATCH)
  Destination:       carryOutSaida (PAD)
  Source Clock:      carryOutSaida_cmp_ge0000 falling

  Data Path: carryOutSaida to carryOutSaida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  carryOutSaida (carryOutSaida_OBUF)
     OBUF:I->O                 4.520          carryOutSaida_OBUF (carryOutSaida)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 154 / 5
-------------------------------------------------------------------------
Delay:               10.131ns (Levels of Logic = 9)
  Source:            numA<0> (PAD)
  Destination:       result<4> (PAD)

  Data Path: numA<0> to result<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.563  numA_0_IBUF (numA_0_IBUF)
     LUT2:I0->O            1   0.648   0.000  Madd_resultParcial_lut<0> (Madd_resultParcial_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Madd_resultParcial_cy<0> (Madd_resultParcial_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Madd_resultParcial_cy<1> (Madd_resultParcial_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_resultParcial_cy<2> (Madd_resultParcial_cy<2>)
     MUXCY:CI->O           0   0.065   0.000  Madd_resultParcial_cy<3> (Madd_resultParcial_cy<3>)
     XORCY:CI->O           6   0.844   0.812  Madd_resultParcial_xor<4> (Madd_result_addsub0000_lut<4>)
     LUT4:I0->O            1   0.648   0.420  result<4>1 (result_4_OBUF)
     OBUF:I->O                 4.520          result_4_OBUF (result<4>)
    ----------------------------------------
    Total                     10.131ns (8.336ns logic, 1.795ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 4.73 secs
 
--> 


Total memory usage is 500744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

