{
 "builder": {
  "_version": "2021.1",
  "_modelsim_ini": {
   "name": "d:\\GitHub\\signal_processing_components\\_hdl_checker\\modelsim.ini",
   "__class__": "Path"
  },
  "_logger": "hdl_checker.builders.msim",
  "_work_folder": "d:\\GitHub\\signal_processing_components\\_hdl_checker",
  "_builtin_libraries": [
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mc2_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mgc_ams",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "sv_std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "verilog",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiAvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "std_developerskit",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee_env",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiUPF",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiOvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "flps_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiPA",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "synopsys",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "modelsim_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiUvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vh_ux01v_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vhdlopt_lib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "osvvm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "mtiRnm",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "floatfixlib",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vital2000",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "infact",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "MSim"
 },
 "config_file": [
  {
   "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\hdl_checker_project_pid22432_lvcar2f4.json",
   "__class__": "Path"
  },
  1719647745.264837,
  "generated"
 ],
 "database": {
  "sources": [],
  "inferred_libraries": [
   {
    "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex-multiplier.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter copy\\FIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2aor4gye.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fixedpoint_log_calc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmpx3kpl6hy.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_iir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "complex_multiplier",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_iir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2aor4gye.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      39
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "neural_net_types",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      39
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\logarithm\\logarithm_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fixedpoint_log_calc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\complex_multiplier\\complex_multiplier_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_complex_multiplier",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\IIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "iir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "logic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      35
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "C:\\Users\\mamir\\AppData\\Local\\Temp\\tmp2aor4gye.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "logic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      35
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb_fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\IIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "logic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12,
      35
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\Neural_Network_Feedforward\\NNFF.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "neural_net",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      15,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "d:\\GitHub\\signal_processing_components\\FIR_filter\\FIR_filter_tb.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fir_filter",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16,
      39
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}