
VENDING_UNEDITED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e64  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08002f70  08002f70  00003f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003098  08003098  00005084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003098  08003098  00005084  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003098  08003098  00005084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003098  08003098  00004098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800309c  0800309c  0000409c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  080030a0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000084  08003124  00005084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08003124  0000528c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e7b  00000000  00000000  000050ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001755  00000000  00000000  0000cf28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0000e680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000077b  00000000  00000000  0000f040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001776e  00000000  00000000  0000f7bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000acf7  00000000  00000000  00026f29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000885e5  00000000  00000000  00031c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba205  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cf0  00000000  00000000  000ba248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000bcf38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f58 	.word	0x08002f58

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	08002f58 	.word	0x08002f58

0800014c <lcd_write_nibble>:
#define LCD_COLS 16 // Number of columns on the LCD

// Define global variable for backlight state
uint8_t backlight_state = 1;

void lcd_write_nibble(uint8_t nibble, uint8_t rs) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	460a      	mov	r2, r1
 8000156:	71fb      	strb	r3, [r7, #7]
 8000158:	4613      	mov	r3, r2
 800015a:	71bb      	strb	r3, [r7, #6]
  uint8_t data = nibble << D4_BIT;
 800015c:	79fb      	ldrb	r3, [r7, #7]
 800015e:	011b      	lsls	r3, r3, #4
 8000160:	73fb      	strb	r3, [r7, #15]
  data |= rs << RS_BIT;
 8000162:	7bfa      	ldrb	r2, [r7, #15]
 8000164:	79bb      	ldrb	r3, [r7, #6]
 8000166:	4313      	orrs	r3, r2
 8000168:	73fb      	strb	r3, [r7, #15]
  data |= backlight_state << BL_BIT; // Include backlight state in data
 800016a:	4b0f      	ldr	r3, [pc, #60]	@ (80001a8 <lcd_write_nibble+0x5c>)
 800016c:	781b      	ldrb	r3, [r3, #0]
 800016e:	b25b      	sxtb	r3, r3
 8000170:	00db      	lsls	r3, r3, #3
 8000172:	b25a      	sxtb	r2, r3
 8000174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000178:	4313      	orrs	r3, r2
 800017a:	b25b      	sxtb	r3, r3
 800017c:	73fb      	strb	r3, [r7, #15]
  data |= 1 << EN_BIT;
 800017e:	7bfb      	ldrb	r3, [r7, #15]
 8000180:	f043 0304 	orr.w	r3, r3, #4
 8000184:	73fb      	strb	r3, [r7, #15]
  GPIOA->ODR=data;
 8000186:	4a09      	ldr	r2, [pc, #36]	@ (80001ac <lcd_write_nibble+0x60>)
 8000188:	7bfb      	ldrb	r3, [r7, #15]
 800018a:	60d3      	str	r3, [r2, #12]
  HAL_Delay(1);
 800018c:	2001      	movs	r0, #1
 800018e:	f000 fed9 	bl	8000f44 <HAL_Delay>
  data &= ~(1 << EN_BIT);
 8000192:	7bfb      	ldrb	r3, [r7, #15]
 8000194:	f023 0304 	bic.w	r3, r3, #4
 8000198:	73fb      	strb	r3, [r7, #15]
  GPIOA->ODR=data;
 800019a:	4a04      	ldr	r2, [pc, #16]	@ (80001ac <lcd_write_nibble+0x60>)
 800019c:	7bfb      	ldrb	r3, [r7, #15]
 800019e:	60d3      	str	r3, [r2, #12]
}
 80001a0:	bf00      	nop
 80001a2:	3710      	adds	r7, #16
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	20000000 	.word	0x20000000
 80001ac:	40010800 	.word	0x40010800

080001b0 <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd) {
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b084      	sub	sp, #16
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	4603      	mov	r3, r0
 80001b8:	71fb      	strb	r3, [r7, #7]
  uint8_t upper_nibble = cmd >> 4;
 80001ba:	79fb      	ldrb	r3, [r7, #7]
 80001bc:	091b      	lsrs	r3, r3, #4
 80001be:	73fb      	strb	r3, [r7, #15]
  uint8_t lower_nibble = cmd & 0x0F;
 80001c0:	79fb      	ldrb	r3, [r7, #7]
 80001c2:	f003 030f 	and.w	r3, r3, #15
 80001c6:	73bb      	strb	r3, [r7, #14]
  lcd_write_nibble(upper_nibble, 0);
 80001c8:	7bfb      	ldrb	r3, [r7, #15]
 80001ca:	2100      	movs	r1, #0
 80001cc:	4618      	mov	r0, r3
 80001ce:	f7ff ffbd 	bl	800014c <lcd_write_nibble>
  lcd_write_nibble(lower_nibble, 0);
 80001d2:	7bbb      	ldrb	r3, [r7, #14]
 80001d4:	2100      	movs	r1, #0
 80001d6:	4618      	mov	r0, r3
 80001d8:	f7ff ffb8 	bl	800014c <lcd_write_nibble>
  if (cmd == 0x01 || cmd == 0x02) {
 80001dc:	79fb      	ldrb	r3, [r7, #7]
 80001de:	2b01      	cmp	r3, #1
 80001e0:	d002      	beq.n	80001e8 <lcd_send_cmd+0x38>
 80001e2:	79fb      	ldrb	r3, [r7, #7]
 80001e4:	2b02      	cmp	r3, #2
 80001e6:	d102      	bne.n	80001ee <lcd_send_cmd+0x3e>
    HAL_Delay(2);
 80001e8:	2002      	movs	r0, #2
 80001ea:	f000 feab 	bl	8000f44 <HAL_Delay>
  }
}
 80001ee:	bf00      	nop
 80001f0:	3710      	adds	r7, #16
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bd80      	pop	{r7, pc}

080001f6 <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 80001f6:	b580      	push	{r7, lr}
 80001f8:	b084      	sub	sp, #16
 80001fa:	af00      	add	r7, sp, #0
 80001fc:	4603      	mov	r3, r0
 80001fe:	71fb      	strb	r3, [r7, #7]
  uint8_t upper_nibble = data >> 4;
 8000200:	79fb      	ldrb	r3, [r7, #7]
 8000202:	091b      	lsrs	r3, r3, #4
 8000204:	73fb      	strb	r3, [r7, #15]
  uint8_t lower_nibble = data & 0x0F;
 8000206:	79fb      	ldrb	r3, [r7, #7]
 8000208:	f003 030f 	and.w	r3, r3, #15
 800020c:	73bb      	strb	r3, [r7, #14]
  lcd_write_nibble(upper_nibble, 1);
 800020e:	7bfb      	ldrb	r3, [r7, #15]
 8000210:	2101      	movs	r1, #1
 8000212:	4618      	mov	r0, r3
 8000214:	f7ff ff9a 	bl	800014c <lcd_write_nibble>
  lcd_write_nibble(lower_nibble, 1);
 8000218:	7bbb      	ldrb	r3, [r7, #14]
 800021a:	2101      	movs	r1, #1
 800021c:	4618      	mov	r0, r3
 800021e:	f7ff ff95 	bl	800014c <lcd_write_nibble>
}
 8000222:	bf00      	nop
 8000224:	3710      	adds	r7, #16
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}

0800022a <lcd_init>:

void lcd_init() {
 800022a:	b580      	push	{r7, lr}
 800022c:	af00      	add	r7, sp, #0
  HAL_Delay(50);
 800022e:	2032      	movs	r0, #50	@ 0x32
 8000230:	f000 fe88 	bl	8000f44 <HAL_Delay>
  lcd_write_nibble(0x03, 0);
 8000234:	2100      	movs	r1, #0
 8000236:	2003      	movs	r0, #3
 8000238:	f7ff ff88 	bl	800014c <lcd_write_nibble>
  HAL_Delay(5);
 800023c:	2005      	movs	r0, #5
 800023e:	f000 fe81 	bl	8000f44 <HAL_Delay>
  lcd_write_nibble(0x03, 0);
 8000242:	2100      	movs	r1, #0
 8000244:	2003      	movs	r0, #3
 8000246:	f7ff ff81 	bl	800014c <lcd_write_nibble>
  HAL_Delay(1);
 800024a:	2001      	movs	r0, #1
 800024c:	f000 fe7a 	bl	8000f44 <HAL_Delay>
  lcd_write_nibble(0x03, 0);
 8000250:	2100      	movs	r1, #0
 8000252:	2003      	movs	r0, #3
 8000254:	f7ff ff7a 	bl	800014c <lcd_write_nibble>
  HAL_Delay(1);
 8000258:	2001      	movs	r0, #1
 800025a:	f000 fe73 	bl	8000f44 <HAL_Delay>
  lcd_write_nibble(0x02, 0);
 800025e:	2100      	movs	r1, #0
 8000260:	2002      	movs	r0, #2
 8000262:	f7ff ff73 	bl	800014c <lcd_write_nibble>
  lcd_send_cmd(0x28);
 8000266:	2028      	movs	r0, #40	@ 0x28
 8000268:	f7ff ffa2 	bl	80001b0 <lcd_send_cmd>
  lcd_send_cmd(0x0C);
 800026c:	200c      	movs	r0, #12
 800026e:	f7ff ff9f 	bl	80001b0 <lcd_send_cmd>
  lcd_send_cmd(0x06);
 8000272:	2006      	movs	r0, #6
 8000274:	f7ff ff9c 	bl	80001b0 <lcd_send_cmd>
  lcd_send_cmd(0x01);
 8000278:	2001      	movs	r0, #1
 800027a:	f7ff ff99 	bl	80001b0 <lcd_send_cmd>
  HAL_Delay(2);
 800027e:	2002      	movs	r0, #2
 8000280:	f000 fe60 	bl	8000f44 <HAL_Delay>
}
 8000284:	bf00      	nop
 8000286:	bd80      	pop	{r7, pc}

08000288 <lcd_write_string>:

void lcd_write_string(char *str) {
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
  while (*str) {
 8000290:	e006      	b.n	80002a0 <lcd_write_string+0x18>
    lcd_send_data(*str++);
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	1c5a      	adds	r2, r3, #1
 8000296:	607a      	str	r2, [r7, #4]
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	4618      	mov	r0, r3
 800029c:	f7ff ffab 	bl	80001f6 <lcd_send_data>
  while (*str) {
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	781b      	ldrb	r3, [r3, #0]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d1f4      	bne.n	8000292 <lcd_write_string+0xa>
  }
}
 80002a8:	bf00      	nop
 80002aa:	bf00      	nop
 80002ac:	3708      	adds	r7, #8
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}

080002b2 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t column) {
 80002b2:	b580      	push	{r7, lr}
 80002b4:	b084      	sub	sp, #16
 80002b6:	af00      	add	r7, sp, #0
 80002b8:	4603      	mov	r3, r0
 80002ba:	460a      	mov	r2, r1
 80002bc:	71fb      	strb	r3, [r7, #7]
 80002be:	4613      	mov	r3, r2
 80002c0:	71bb      	strb	r3, [r7, #6]
    uint8_t address;
    switch (row) {
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d002      	beq.n	80002ce <lcd_set_cursor+0x1c>
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d003      	beq.n	80002d4 <lcd_set_cursor+0x22>
 80002cc:	e005      	b.n	80002da <lcd_set_cursor+0x28>
        case 0:
            address = 0x00;
 80002ce:	2300      	movs	r3, #0
 80002d0:	73fb      	strb	r3, [r7, #15]
            break;
 80002d2:	e004      	b.n	80002de <lcd_set_cursor+0x2c>
        case 1:
            address = 0x40;
 80002d4:	2340      	movs	r3, #64	@ 0x40
 80002d6:	73fb      	strb	r3, [r7, #15]
            break;
 80002d8:	e001      	b.n	80002de <lcd_set_cursor+0x2c>
        default:
            address = 0x00;
 80002da:	2300      	movs	r3, #0
 80002dc:	73fb      	strb	r3, [r7, #15]
    }
    address += column;
 80002de:	7bfa      	ldrb	r2, [r7, #15]
 80002e0:	79bb      	ldrb	r3, [r7, #6]
 80002e2:	4413      	add	r3, r2
 80002e4:	73fb      	strb	r3, [r7, #15]
    lcd_send_cmd(0x80 | address);
 80002e6:	7bfb      	ldrb	r3, [r7, #15]
 80002e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80002ec:	b2db      	uxtb	r3, r3
 80002ee:	4618      	mov	r0, r3
 80002f0:	f7ff ff5e 	bl	80001b0 <lcd_send_cmd>
}
 80002f4:	bf00      	nop
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}

080002fc <lcd_clear>:

void lcd_clear(void) {
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000300:	2001      	movs	r0, #1
 8000302:	f7ff ff55 	bl	80001b0 <lcd_send_cmd>
    HAL_Delay(2);
 8000306:	2002      	movs	r0, #2
 8000308:	f000 fe1c 	bl	8000f44 <HAL_Delay>
}
 800030c:	bf00      	nop
 800030e:	bd80      	pop	{r7, pc}

08000310 <HAL_GPIO_EXTI_Callback>:

char lcd_line1[20];
char lcd_line2[20];

// --- 1. HAM XU LY NGAT (Chi bat co) ---
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
 8000316:	4603      	mov	r3, r0
 8000318:	80fb      	strh	r3, [r7, #6]
    uint32_t current_time = HAL_GetTick();
 800031a:	f000 fe09 	bl	8000f30 <HAL_GetTick>
 800031e:	60f8      	str	r0, [r7, #12]

    // Nut NAP TIEN (PA3)
    if (GPIO_Pin == PAYMENT_INPUT_Pin) {
 8000320:	88fb      	ldrh	r3, [r7, #6]
 8000322:	2b08      	cmp	r3, #8
 8000324:	d10c      	bne.n	8000340 <HAL_GPIO_EXTI_Callback+0x30>
        if ((current_time - time_pay_press) > 250) {
 8000326:	4b18      	ldr	r3, [pc, #96]	@ (8000388 <HAL_GPIO_EXTI_Callback+0x78>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	68fa      	ldr	r2, [r7, #12]
 800032c:	1ad3      	subs	r3, r2, r3
 800032e:	2bfa      	cmp	r3, #250	@ 0xfa
 8000330:	d925      	bls.n	800037e <HAL_GPIO_EXTI_Callback+0x6e>
            flag_pay_pressed = 1;
 8000332:	4b16      	ldr	r3, [pc, #88]	@ (800038c <HAL_GPIO_EXTI_Callback+0x7c>)
 8000334:	2201      	movs	r2, #1
 8000336:	701a      	strb	r2, [r3, #0]
            time_pay_press = current_time;
 8000338:	4a13      	ldr	r2, [pc, #76]	@ (8000388 <HAL_GPIO_EXTI_Callback+0x78>)
 800033a:	68fb      	ldr	r3, [r7, #12]
 800033c:	6013      	str	r3, [r2, #0]
        if ((current_time - time_confirm_press) > 50) {
            flag_confirm_pressed = 1;
            time_confirm_press = current_time;
        }
    }
}
 800033e:	e01e      	b.n	800037e <HAL_GPIO_EXTI_Callback+0x6e>
    else if (GPIO_Pin == CHOOSE_INPUT_Pin) {
 8000340:	88fb      	ldrh	r3, [r7, #6]
 8000342:	2b01      	cmp	r3, #1
 8000344:	d10c      	bne.n	8000360 <HAL_GPIO_EXTI_Callback+0x50>
        if ((current_time - time_choose_press) > 250) {
 8000346:	4b12      	ldr	r3, [pc, #72]	@ (8000390 <HAL_GPIO_EXTI_Callback+0x80>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	68fa      	ldr	r2, [r7, #12]
 800034c:	1ad3      	subs	r3, r2, r3
 800034e:	2bfa      	cmp	r3, #250	@ 0xfa
 8000350:	d915      	bls.n	800037e <HAL_GPIO_EXTI_Callback+0x6e>
            flag_choose_pressed = 1;
 8000352:	4b10      	ldr	r3, [pc, #64]	@ (8000394 <HAL_GPIO_EXTI_Callback+0x84>)
 8000354:	2201      	movs	r2, #1
 8000356:	701a      	strb	r2, [r3, #0]
            time_choose_press = current_time;
 8000358:	4a0d      	ldr	r2, [pc, #52]	@ (8000390 <HAL_GPIO_EXTI_Callback+0x80>)
 800035a:	68fb      	ldr	r3, [r7, #12]
 800035c:	6013      	str	r3, [r2, #0]
}
 800035e:	e00e      	b.n	800037e <HAL_GPIO_EXTI_Callback+0x6e>
    else if (GPIO_Pin == CONFIRM_INPUT_Pin) {
 8000360:	88fb      	ldrh	r3, [r7, #6]
 8000362:	2b02      	cmp	r3, #2
 8000364:	d10b      	bne.n	800037e <HAL_GPIO_EXTI_Callback+0x6e>
        if ((current_time - time_confirm_press) > 50) {
 8000366:	4b0c      	ldr	r3, [pc, #48]	@ (8000398 <HAL_GPIO_EXTI_Callback+0x88>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	68fa      	ldr	r2, [r7, #12]
 800036c:	1ad3      	subs	r3, r2, r3
 800036e:	2b32      	cmp	r3, #50	@ 0x32
 8000370:	d905      	bls.n	800037e <HAL_GPIO_EXTI_Callback+0x6e>
            flag_confirm_pressed = 1;
 8000372:	4b0a      	ldr	r3, [pc, #40]	@ (800039c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000374:	2201      	movs	r2, #1
 8000376:	701a      	strb	r2, [r3, #0]
            time_confirm_press = current_time;
 8000378:	4a07      	ldr	r2, [pc, #28]	@ (8000398 <HAL_GPIO_EXTI_Callback+0x88>)
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	6013      	str	r3, [r2, #0]
}
 800037e:	bf00      	nop
 8000380:	3710      	adds	r7, #16
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	200000c0 	.word	0x200000c0
 800038c:	200000b4 	.word	0x200000b4
 8000390:	200000c4 	.word	0x200000c4
 8000394:	200000b5 	.word	0x200000b5
 8000398:	200000c8 	.word	0x200000c8
 800039c:	200000b6 	.word	0x200000b6

080003a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af00      	add	r7, sp, #0
  HAL_Init();
 80003a6:	f000 fd6b 	bl	8000e80 <HAL_Init>
  SystemClock_Config();
 80003aa:	f000 fac3 	bl	8000934 <SystemClock_Config>
  MX_GPIO_Init();
 80003ae:	f000 fbaf 	bl	8000b10 <MX_GPIO_Init>
  MX_TIM1_Init();
 80003b2:	f000 fb05 	bl	80009c0 <MX_TIM1_Init>

  // Bat PWM
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80003b6:	2100      	movs	r1, #0
 80003b8:	4896      	ldr	r0, [pc, #600]	@ (8000614 <main+0x274>)
 80003ba:	f001 fcef 	bl	8001d9c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80003be:	2104      	movs	r1, #4
 80003c0:	4894      	ldr	r0, [pc, #592]	@ (8000614 <main+0x274>)
 80003c2:	f001 fceb 	bl	8001d9c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80003c6:	2108      	movs	r1, #8
 80003c8:	4892      	ldr	r0, [pc, #584]	@ (8000614 <main+0x274>)
 80003ca:	f001 fce7 	bl	8001d9c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80003ce:	210c      	movs	r1, #12
 80003d0:	4890      	ldr	r0, [pc, #576]	@ (8000614 <main+0x274>)
 80003d2:	f001 fce3 	bl	8001d9c <HAL_TIM_PWM_Start>

  lcd_init();
 80003d6:	f7ff ff28 	bl	800022a <lcd_init>
  last_activity_tick = HAL_GetTick();
 80003da:	f000 fda9 	bl	8000f30 <HAL_GetTick>
 80003de:	4603      	mov	r3, r0
 80003e0:	4a8d      	ldr	r2, [pc, #564]	@ (8000618 <main+0x278>)
 80003e2:	6013      	str	r3, [r2, #0]
  last_lcd_refresh = HAL_GetTick();
 80003e4:	f000 fda4 	bl	8000f30 <HAL_GetTick>
 80003e8:	4603      	mov	r3, r0
 80003ea:	4a8c      	ldr	r2, [pc, #560]	@ (800061c <main+0x27c>)
 80003ec:	6013      	str	r3, [r2, #0]
  int update_lcd = 1;
 80003ee:	2301      	movs	r3, #1
 80003f0:	617b      	str	r3, [r7, #20]
    // ====================================================
    // A. XU LY LOGIC TU CAC CO (FLAGS)
    // ====================================================

    // 1. Xu ly NAP TIEN
    if (flag_pay_pressed == 1) {
 80003f2:	4b8b      	ldr	r3, [pc, #556]	@ (8000620 <main+0x280>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	b2db      	uxtb	r3, r3
 80003f8:	2b01      	cmp	r3, #1
 80003fa:	d11a      	bne.n	8000432 <main+0x92>
        flag_pay_pressed = 0;
 80003fc:	4b88      	ldr	r3, [pc, #544]	@ (8000620 <main+0x280>)
 80003fe:	2200      	movs	r2, #0
 8000400:	701a      	strb	r2, [r3, #0]
        last_activity_tick = HAL_GetTick();
 8000402:	f000 fd95 	bl	8000f30 <HAL_GetTick>
 8000406:	4603      	mov	r3, r0
 8000408:	4a83      	ldr	r2, [pc, #524]	@ (8000618 <main+0x278>)
 800040a:	6013      	str	r3, [r2, #0]

        if (press == 0 && motor_active == 0) {
 800040c:	4b85      	ldr	r3, [pc, #532]	@ (8000624 <main+0x284>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	2b00      	cmp	r3, #0
 8000412:	d10e      	bne.n	8000432 <main+0x92>
 8000414:	4b84      	ldr	r3, [pc, #528]	@ (8000628 <main+0x288>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d10a      	bne.n	8000432 <main+0x92>
            if (total_money < 100) {
 800041c:	4b83      	ldr	r3, [pc, #524]	@ (800062c <main+0x28c>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	2b63      	cmp	r3, #99	@ 0x63
 8000422:	dc06      	bgt.n	8000432 <main+0x92>
                total_money += 5;
 8000424:	4b81      	ldr	r3, [pc, #516]	@ (800062c <main+0x28c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	3305      	adds	r3, #5
 800042a:	4a80      	ldr	r2, [pc, #512]	@ (800062c <main+0x28c>)
 800042c:	6013      	str	r3, [r2, #0]
                update_lcd = 1;
 800042e:	2301      	movs	r3, #1
 8000430:	617b      	str	r3, [r7, #20]
            }
        }
    }

    // 2. Xu ly CHOOSE
    if (flag_choose_pressed == 1) {
 8000432:	4b7f      	ldr	r3, [pc, #508]	@ (8000630 <main+0x290>)
 8000434:	781b      	ldrb	r3, [r3, #0]
 8000436:	b2db      	uxtb	r3, r3
 8000438:	2b01      	cmp	r3, #1
 800043a:	d12f      	bne.n	800049c <main+0xfc>
        flag_choose_pressed = 0;
 800043c:	4b7c      	ldr	r3, [pc, #496]	@ (8000630 <main+0x290>)
 800043e:	2200      	movs	r2, #0
 8000440:	701a      	strb	r2, [r3, #0]
        last_activity_tick = HAL_GetTick();
 8000442:	f000 fd75 	bl	8000f30 <HAL_GetTick>
 8000446:	4603      	mov	r3, r0
 8000448:	4a73      	ldr	r2, [pc, #460]	@ (8000618 <main+0x278>)
 800044a:	6013      	str	r3, [r2, #0]

        if (motor_active == 0) {
 800044c:	4b76      	ldr	r3, [pc, #472]	@ (8000628 <main+0x288>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d123      	bne.n	800049c <main+0xfc>
            if (total_money == 0) {
 8000454:	4b75      	ldr	r3, [pc, #468]	@ (800062c <main+0x28c>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d111      	bne.n	8000480 <main+0xe0>
                 lcd_clear();
 800045c:	f7ff ff4e 	bl	80002fc <lcd_clear>
                 lcd_set_cursor(0,0); lcd_write_string(text_insert_coin);
 8000460:	2100      	movs	r1, #0
 8000462:	2000      	movs	r0, #0
 8000464:	f7ff ff25 	bl	80002b2 <lcd_set_cursor>
 8000468:	4b72      	ldr	r3, [pc, #456]	@ (8000634 <main+0x294>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ff0b 	bl	8000288 <lcd_write_string>
                 HAL_Delay(1000);
 8000472:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000476:	f000 fd65 	bl	8000f44 <HAL_Delay>
                 update_lcd = 1;
 800047a:	2301      	movs	r3, #1
 800047c:	617b      	str	r3, [r7, #20]
 800047e:	e00d      	b.n	800049c <main+0xfc>
            } else {
                press++;
 8000480:	4b68      	ldr	r3, [pc, #416]	@ (8000624 <main+0x284>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	3301      	adds	r3, #1
 8000486:	4a67      	ldr	r2, [pc, #412]	@ (8000624 <main+0x284>)
 8000488:	6013      	str	r3, [r2, #0]
                if (press > 5) press = 1;
 800048a:	4b66      	ldr	r3, [pc, #408]	@ (8000624 <main+0x284>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	2b05      	cmp	r3, #5
 8000490:	dd02      	ble.n	8000498 <main+0xf8>
 8000492:	4b64      	ldr	r3, [pc, #400]	@ (8000624 <main+0x284>)
 8000494:	2201      	movs	r2, #1
 8000496:	601a      	str	r2, [r3, #0]
                update_lcd = 1;
 8000498:	2301      	movs	r3, #1
 800049a:	617b      	str	r3, [r7, #20]
            }
        }
    }

    // 3. Xu ly CONFIRM
    if (flag_confirm_pressed == 1) {
 800049c:	4b66      	ldr	r3, [pc, #408]	@ (8000638 <main+0x298>)
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	f040 80ea 	bne.w	800067c <main+0x2dc>
        flag_confirm_pressed = 0;
 80004a8:	4b63      	ldr	r3, [pc, #396]	@ (8000638 <main+0x298>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	701a      	strb	r2, [r3, #0]
        last_activity_tick = HAL_GetTick();
 80004ae:	f000 fd3f 	bl	8000f30 <HAL_GetTick>
 80004b2:	4603      	mov	r3, r0
 80004b4:	4a58      	ldr	r2, [pc, #352]	@ (8000618 <main+0x278>)
 80004b6:	6013      	str	r3, [r2, #0]

        if (press == 0 || motor_active == 1) {
 80004b8:	4b5a      	ldr	r3, [pc, #360]	@ (8000624 <main+0x284>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	f000 80dd 	beq.w	800067c <main+0x2dc>
 80004c2:	4b59      	ldr	r3, [pc, #356]	@ (8000628 <main+0x288>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	2b01      	cmp	r3, #1
 80004c8:	f000 80d8 	beq.w	800067c <main+0x2dc>
             // Khong lam gi
        }
        else if (press == 5) { // Cancel
 80004cc:	4b55      	ldr	r3, [pc, #340]	@ (8000624 <main+0x284>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b05      	cmp	r3, #5
 80004d2:	d12a      	bne.n	800052a <main+0x18a>
            change = total_money;
 80004d4:	4b55      	ldr	r3, [pc, #340]	@ (800062c <main+0x28c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a58      	ldr	r2, [pc, #352]	@ (800063c <main+0x29c>)
 80004da:	6013      	str	r3, [r2, #0]
            total_money = 0;
 80004dc:	4b53      	ldr	r3, [pc, #332]	@ (800062c <main+0x28c>)
 80004de:	2200      	movs	r2, #0
 80004e0:	601a      	str	r2, [r3, #0]
            press = 0;
 80004e2:	4b50      	ldr	r3, [pc, #320]	@ (8000624 <main+0x284>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	601a      	str	r2, [r3, #0]
            lcd_clear();
 80004e8:	f7ff ff08 	bl	80002fc <lcd_clear>
            lcd_set_cursor(0,0); lcd_write_string(text_refund);
 80004ec:	2100      	movs	r1, #0
 80004ee:	2000      	movs	r0, #0
 80004f0:	f7ff fedf 	bl	80002b2 <lcd_set_cursor>
 80004f4:	4b52      	ldr	r3, [pc, #328]	@ (8000640 <main+0x2a0>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	4618      	mov	r0, r3
 80004fa:	f7ff fec5 	bl	8000288 <lcd_write_string>
            char temp[10]; sprintf(temp, "%d", change);
 80004fe:	4b4f      	ldr	r3, [pc, #316]	@ (800063c <main+0x29c>)
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	463b      	mov	r3, r7
 8000504:	494f      	ldr	r1, [pc, #316]	@ (8000644 <main+0x2a4>)
 8000506:	4618      	mov	r0, r3
 8000508:	f002 f876 	bl	80025f8 <siprintf>
            lcd_set_cursor(1,0); lcd_write_string(temp);
 800050c:	2100      	movs	r1, #0
 800050e:	2001      	movs	r0, #1
 8000510:	f7ff fecf 	bl	80002b2 <lcd_set_cursor>
 8000514:	463b      	mov	r3, r7
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff feb6 	bl	8000288 <lcd_write_string>
            HAL_Delay(2000);
 800051c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000520:	f000 fd10 	bl	8000f44 <HAL_Delay>
            update_lcd = 1;
 8000524:	2301      	movs	r3, #1
 8000526:	617b      	str	r3, [r7, #20]
 8000528:	e0a8      	b.n	800067c <main+0x2dc>
        }
        else if (press >= 1 && press <= 4) { // Mua SP
 800052a:	4b3e      	ldr	r3, [pc, #248]	@ (8000624 <main+0x284>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	f340 80a4 	ble.w	800067c <main+0x2dc>
 8000534:	4b3b      	ldr	r3, [pc, #236]	@ (8000624 <main+0x284>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2b04      	cmp	r3, #4
 800053a:	f300 809f 	bgt.w	800067c <main+0x2dc>
            int price = prices[press-1];
 800053e:	4b39      	ldr	r3, [pc, #228]	@ (8000624 <main+0x284>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	3b01      	subs	r3, #1
 8000544:	4a40      	ldr	r2, [pc, #256]	@ (8000648 <main+0x2a8>)
 8000546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800054a:	60fb      	str	r3, [r7, #12]
            int stock = 0; // Mac dinh la het hang
 800054c:	2300      	movs	r3, #0
 800054e:	613b      	str	r3, [r7, #16]

            // [CAP NHAT IR] Kiem tra hang theo tung san pham (IR: 0=Con, 1=Het)
            if (press == 1) {
 8000550:	4b34      	ldr	r3, [pc, #208]	@ (8000624 <main+0x284>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2b01      	cmp	r3, #1
 8000556:	d109      	bne.n	800056c <main+0x1cc>
                 if (HAL_GPIO_ReadPin(IR_SENSOR_1_GPIO_Port, IR_SENSOR_1_Pin) == GPIO_PIN_RESET) stock = 1;
 8000558:	2110      	movs	r1, #16
 800055a:	483c      	ldr	r0, [pc, #240]	@ (800064c <main+0x2ac>)
 800055c:	f000 ffa8 	bl	80014b0 <HAL_GPIO_ReadPin>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d12b      	bne.n	80005be <main+0x21e>
 8000566:	2301      	movs	r3, #1
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	e028      	b.n	80005be <main+0x21e>
            }
            else if (press == 2) {
 800056c:	4b2d      	ldr	r3, [pc, #180]	@ (8000624 <main+0x284>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	2b02      	cmp	r3, #2
 8000572:	d109      	bne.n	8000588 <main+0x1e8>
                 if (HAL_GPIO_ReadPin(IR_SENSOR_2_GPIO_Port, IR_SENSOR_2_Pin) == GPIO_PIN_RESET) stock = 1;
 8000574:	2120      	movs	r1, #32
 8000576:	4835      	ldr	r0, [pc, #212]	@ (800064c <main+0x2ac>)
 8000578:	f000 ff9a 	bl	80014b0 <HAL_GPIO_ReadPin>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d11d      	bne.n	80005be <main+0x21e>
 8000582:	2301      	movs	r3, #1
 8000584:	613b      	str	r3, [r7, #16]
 8000586:	e01a      	b.n	80005be <main+0x21e>
            }
            else if (press == 3) {
 8000588:	4b26      	ldr	r3, [pc, #152]	@ (8000624 <main+0x284>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2b03      	cmp	r3, #3
 800058e:	d109      	bne.n	80005a4 <main+0x204>
                 if (HAL_GPIO_ReadPin(IR_SENSOR_3_GPIO_Port, IR_SENSOR_3_Pin) == GPIO_PIN_RESET) stock = 1;
 8000590:	2140      	movs	r1, #64	@ 0x40
 8000592:	482e      	ldr	r0, [pc, #184]	@ (800064c <main+0x2ac>)
 8000594:	f000 ff8c 	bl	80014b0 <HAL_GPIO_ReadPin>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d10f      	bne.n	80005be <main+0x21e>
 800059e:	2301      	movs	r3, #1
 80005a0:	613b      	str	r3, [r7, #16]
 80005a2:	e00c      	b.n	80005be <main+0x21e>
            }
            else if (press == 4) {
 80005a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000624 <main+0x284>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b04      	cmp	r3, #4
 80005aa:	d108      	bne.n	80005be <main+0x21e>
                 if (HAL_GPIO_ReadPin(IR_SENSOR_4_GPIO_Port, IR_SENSOR_4_Pin) == GPIO_PIN_RESET) stock = 1;
 80005ac:	2180      	movs	r1, #128	@ 0x80
 80005ae:	4827      	ldr	r0, [pc, #156]	@ (800064c <main+0x2ac>)
 80005b0:	f000 ff7e 	bl	80014b0 <HAL_GPIO_ReadPin>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d101      	bne.n	80005be <main+0x21e>
 80005ba:	2301      	movs	r3, #1
 80005bc:	613b      	str	r3, [r7, #16]
            }

            if (stock == 0) {
 80005be:	693b      	ldr	r3, [r7, #16]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d10f      	bne.n	80005e4 <main+0x244>
                lcd_clear();
 80005c4:	f7ff fe9a 	bl	80002fc <lcd_clear>
                lcd_set_cursor(0,0); lcd_write_string("HET HANG");
 80005c8:	2100      	movs	r1, #0
 80005ca:	2000      	movs	r0, #0
 80005cc:	f7ff fe71 	bl	80002b2 <lcd_set_cursor>
 80005d0:	481f      	ldr	r0, [pc, #124]	@ (8000650 <main+0x2b0>)
 80005d2:	f7ff fe59 	bl	8000288 <lcd_write_string>
                HAL_Delay(1500);
 80005d6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80005da:	f000 fcb3 	bl	8000f44 <HAL_Delay>
                update_lcd = 1;
 80005de:	2301      	movs	r3, #1
 80005e0:	617b      	str	r3, [r7, #20]
 80005e2:	e04b      	b.n	800067c <main+0x2dc>
            } else if (total_money < price) {
 80005e4:	4b11      	ldr	r3, [pc, #68]	@ (800062c <main+0x28c>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	68fa      	ldr	r2, [r7, #12]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	dd34      	ble.n	8000658 <main+0x2b8>
                lcd_clear();
 80005ee:	f7ff fe85 	bl	80002fc <lcd_clear>
                lcd_set_cursor(0,0); lcd_write_string(text_no_money);
 80005f2:	2100      	movs	r1, #0
 80005f4:	2000      	movs	r0, #0
 80005f6:	f7ff fe5c 	bl	80002b2 <lcd_set_cursor>
 80005fa:	4b16      	ldr	r3, [pc, #88]	@ (8000654 <main+0x2b4>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff fe42 	bl	8000288 <lcd_write_string>
                HAL_Delay(1500);
 8000604:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000608:	f000 fc9c 	bl	8000f44 <HAL_Delay>
                update_lcd = 1;
 800060c:	2301      	movs	r3, #1
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	e034      	b.n	800067c <main+0x2dc>
 8000612:	bf00      	nop
 8000614:	200000f4 	.word	0x200000f4
 8000618:	200000b8 	.word	0x200000b8
 800061c:	200000bc 	.word	0x200000bc
 8000620:	200000b4 	.word	0x200000b4
 8000624:	200000a4 	.word	0x200000a4
 8000628:	200000ac 	.word	0x200000ac
 800062c:	200000a0 	.word	0x200000a0
 8000630:	200000b5 	.word	0x200000b5
 8000634:	20000014 	.word	0x20000014
 8000638:	200000b6 	.word	0x200000b6
 800063c:	200000a8 	.word	0x200000a8
 8000640:	20000010 	.word	0x20000010
 8000644:	08002fcc 	.word	0x08002fcc
 8000648:	20000018 	.word	0x20000018
 800064c:	40010c00 	.word	0x40010c00
 8000650:	08002fd0 	.word	0x08002fd0
 8000654:	2000000c 	.word	0x2000000c
            } else {
                // === MUA THANH CONG ===
                change = total_money - price;
 8000658:	4b9f      	ldr	r3, [pc, #636]	@ (80008d8 <main+0x538>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	1ad3      	subs	r3, r2, r3
 8000660:	4a9e      	ldr	r2, [pc, #632]	@ (80008dc <main+0x53c>)
 8000662:	6013      	str	r3, [r2, #0]
                total_money = 0;
 8000664:	4b9c      	ldr	r3, [pc, #624]	@ (80008d8 <main+0x538>)
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]

                selected_motor = press;
 800066a:	4b9d      	ldr	r3, [pc, #628]	@ (80008e0 <main+0x540>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a9d      	ldr	r2, [pc, #628]	@ (80008e4 <main+0x544>)
 8000670:	6013      	str	r3, [r2, #0]
                motor_active = 1;
 8000672:	4b9d      	ldr	r3, [pc, #628]	@ (80008e8 <main+0x548>)
 8000674:	2201      	movs	r2, #1
 8000676:	601a      	str	r2, [r3, #0]
                update_lcd = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	617b      	str	r3, [r7, #20]
    }

    // ====================================================
    // B. LOGIC MOTOR (BLOCKING MODE)
    // ====================================================
    if (motor_active == 1) {
 800067c:	4b9a      	ldr	r3, [pc, #616]	@ (80008e8 <main+0x548>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b01      	cmp	r3, #1
 8000682:	d174      	bne.n	800076e <main+0x3ce>
        lcd_clear();
 8000684:	f7ff fe3a 	bl	80002fc <lcd_clear>
        lcd_set_cursor(0,0); lcd_write_string("DANG TRA HANG...");
 8000688:	2100      	movs	r1, #0
 800068a:	2000      	movs	r0, #0
 800068c:	f7ff fe11 	bl	80002b2 <lcd_set_cursor>
 8000690:	4896      	ldr	r0, [pc, #600]	@ (80008ec <main+0x54c>)
 8000692:	f7ff fdf9 	bl	8000288 <lcd_write_string>

        // Bat Motor
        if (selected_motor == 1) TIM1->CCR1 = 65535;
 8000696:	4b93      	ldr	r3, [pc, #588]	@ (80008e4 <main+0x544>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	2b01      	cmp	r3, #1
 800069c:	d104      	bne.n	80006a8 <main+0x308>
 800069e:	4b94      	ldr	r3, [pc, #592]	@ (80008f0 <main+0x550>)
 80006a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80006a6:	e019      	b.n	80006dc <main+0x33c>
        else if (selected_motor == 2) TIM1->CCR2 = 65535;
 80006a8:	4b8e      	ldr	r3, [pc, #568]	@ (80008e4 <main+0x544>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d104      	bne.n	80006ba <main+0x31a>
 80006b0:	4b8f      	ldr	r3, [pc, #572]	@ (80008f0 <main+0x550>)
 80006b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80006b8:	e010      	b.n	80006dc <main+0x33c>
        else if (selected_motor == 3) TIM1->CCR3 = 65535;
 80006ba:	4b8a      	ldr	r3, [pc, #552]	@ (80008e4 <main+0x544>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	2b03      	cmp	r3, #3
 80006c0:	d104      	bne.n	80006cc <main+0x32c>
 80006c2:	4b8b      	ldr	r3, [pc, #556]	@ (80008f0 <main+0x550>)
 80006c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006c8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80006ca:	e007      	b.n	80006dc <main+0x33c>
        else if (selected_motor == 4) TIM1->CCR4 = 65535;
 80006cc:	4b85      	ldr	r3, [pc, #532]	@ (80008e4 <main+0x544>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b04      	cmp	r3, #4
 80006d2:	d103      	bne.n	80006dc <main+0x33c>
 80006d4:	4b86      	ldr	r3, [pc, #536]	@ (80008f0 <main+0x550>)
 80006d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006da:	641a      	str	r2, [r3, #64]	@ 0x40

        HAL_Delay(5000); // Chay 5 giay tuyet doi
 80006dc:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006e0:	f000 fc30 	bl	8000f44 <HAL_Delay>

        // Tat Motor
        TIM1->CCR1 = 0; TIM1->CCR2 = 0; TIM1->CCR3 = 0; TIM1->CCR4 = 0;
 80006e4:	4b82      	ldr	r3, [pc, #520]	@ (80008f0 <main+0x550>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80006ea:	4b81      	ldr	r3, [pc, #516]	@ (80008f0 <main+0x550>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	639a      	str	r2, [r3, #56]	@ 0x38
 80006f0:	4b7f      	ldr	r3, [pc, #508]	@ (80008f0 <main+0x550>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80006f6:	4b7e      	ldr	r3, [pc, #504]	@ (80008f0 <main+0x550>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	641a      	str	r2, [r3, #64]	@ 0x40

        // Khoi phuc LCD
        lcd_init();
 80006fc:	f7ff fd95 	bl	800022a <lcd_init>
        lcd_clear();
 8000700:	f7ff fdfc 	bl	80002fc <lcd_clear>
        lcd_set_cursor(0,0); lcd_write_string("MUA THANH CONG");
 8000704:	2100      	movs	r1, #0
 8000706:	2000      	movs	r0, #0
 8000708:	f7ff fdd3 	bl	80002b2 <lcd_set_cursor>
 800070c:	4879      	ldr	r0, [pc, #484]	@ (80008f4 <main+0x554>)
 800070e:	f7ff fdbb 	bl	8000288 <lcd_write_string>
        sprintf(lcd_line2, "Change: %d", change);
 8000712:	4b72      	ldr	r3, [pc, #456]	@ (80008dc <main+0x53c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	461a      	mov	r2, r3
 8000718:	4977      	ldr	r1, [pc, #476]	@ (80008f8 <main+0x558>)
 800071a:	4878      	ldr	r0, [pc, #480]	@ (80008fc <main+0x55c>)
 800071c:	f001 ff6c 	bl	80025f8 <siprintf>
        lcd_set_cursor(1,0); lcd_write_string(lcd_line2);
 8000720:	2100      	movs	r1, #0
 8000722:	2001      	movs	r0, #1
 8000724:	f7ff fdc5 	bl	80002b2 <lcd_set_cursor>
 8000728:	4874      	ldr	r0, [pc, #464]	@ (80008fc <main+0x55c>)
 800072a:	f7ff fdad 	bl	8000288 <lcd_write_string>
        HAL_Delay(3000);
 800072e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000732:	f000 fc07 	bl	8000f44 <HAL_Delay>

        // Reset
        press = 0;
 8000736:	4b6a      	ldr	r3, [pc, #424]	@ (80008e0 <main+0x540>)
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
        motor_active = 0;
 800073c:	4b6a      	ldr	r3, [pc, #424]	@ (80008e8 <main+0x548>)
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
        selected_motor = 0;
 8000742:	4b68      	ldr	r3, [pc, #416]	@ (80008e4 <main+0x544>)
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
        change = 0;
 8000748:	4b64      	ldr	r3, [pc, #400]	@ (80008dc <main+0x53c>)
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
        update_lcd = 1;
 800074e:	2301      	movs	r3, #1
 8000750:	617b      	str	r3, [r7, #20]

        // Reset flags de tranh xung dot sau khi delay dai
        last_activity_tick = HAL_GetTick();
 8000752:	f000 fbed 	bl	8000f30 <HAL_GetTick>
 8000756:	4603      	mov	r3, r0
 8000758:	4a69      	ldr	r2, [pc, #420]	@ (8000900 <main+0x560>)
 800075a:	6013      	str	r3, [r2, #0]
        flag_pay_pressed = 0; flag_choose_pressed = 0; flag_confirm_pressed = 0;
 800075c:	4b69      	ldr	r3, [pc, #420]	@ (8000904 <main+0x564>)
 800075e:	2200      	movs	r2, #0
 8000760:	701a      	strb	r2, [r3, #0]
 8000762:	4b69      	ldr	r3, [pc, #420]	@ (8000908 <main+0x568>)
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	4b68      	ldr	r3, [pc, #416]	@ (800090c <main+0x56c>)
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
    }

    // --- C. LOGIC TIMEOUT (10s) ---
    if (total_money > 0 && motor_active == 0 && (HAL_GetTick() - last_activity_tick > 10000)) {
 800076e:	4b5a      	ldr	r3, [pc, #360]	@ (80008d8 <main+0x538>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	dd39      	ble.n	80007ea <main+0x44a>
 8000776:	4b5c      	ldr	r3, [pc, #368]	@ (80008e8 <main+0x548>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d135      	bne.n	80007ea <main+0x44a>
 800077e:	f000 fbd7 	bl	8000f30 <HAL_GetTick>
 8000782:	4602      	mov	r2, r0
 8000784:	4b5e      	ldr	r3, [pc, #376]	@ (8000900 <main+0x560>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	1ad3      	subs	r3, r2, r3
 800078a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800078e:	4293      	cmp	r3, r2
 8000790:	d92b      	bls.n	80007ea <main+0x44a>
        change = total_money;
 8000792:	4b51      	ldr	r3, [pc, #324]	@ (80008d8 <main+0x538>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a51      	ldr	r2, [pc, #324]	@ (80008dc <main+0x53c>)
 8000798:	6013      	str	r3, [r2, #0]
        total_money = 0;
 800079a:	4b4f      	ldr	r3, [pc, #316]	@ (80008d8 <main+0x538>)
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
        press = 0;
 80007a0:	4b4f      	ldr	r3, [pc, #316]	@ (80008e0 <main+0x540>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
        lcd_clear();
 80007a6:	f7ff fda9 	bl	80002fc <lcd_clear>
        lcd_set_cursor(0,0); lcd_write_string("TIMEOUT!");
 80007aa:	2100      	movs	r1, #0
 80007ac:	2000      	movs	r0, #0
 80007ae:	f7ff fd80 	bl	80002b2 <lcd_set_cursor>
 80007b2:	4857      	ldr	r0, [pc, #348]	@ (8000910 <main+0x570>)
 80007b4:	f7ff fd68 	bl	8000288 <lcd_write_string>
        sprintf(lcd_line2, "Tra lai: %d", change);
 80007b8:	4b48      	ldr	r3, [pc, #288]	@ (80008dc <main+0x53c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	461a      	mov	r2, r3
 80007be:	4955      	ldr	r1, [pc, #340]	@ (8000914 <main+0x574>)
 80007c0:	484e      	ldr	r0, [pc, #312]	@ (80008fc <main+0x55c>)
 80007c2:	f001 ff19 	bl	80025f8 <siprintf>
        lcd_set_cursor(1,0); lcd_write_string(lcd_line2);
 80007c6:	2100      	movs	r1, #0
 80007c8:	2001      	movs	r0, #1
 80007ca:	f7ff fd72 	bl	80002b2 <lcd_set_cursor>
 80007ce:	484b      	ldr	r0, [pc, #300]	@ (80008fc <main+0x55c>)
 80007d0:	f7ff fd5a 	bl	8000288 <lcd_write_string>
        HAL_Delay(3000);
 80007d4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80007d8:	f000 fbb4 	bl	8000f44 <HAL_Delay>
        update_lcd = 1;
 80007dc:	2301      	movs	r3, #1
 80007de:	617b      	str	r3, [r7, #20]
        last_activity_tick = HAL_GetTick();
 80007e0:	f000 fba6 	bl	8000f30 <HAL_GetTick>
 80007e4:	4603      	mov	r3, r0
 80007e6:	4a46      	ldr	r2, [pc, #280]	@ (8000900 <main+0x560>)
 80007e8:	6013      	str	r3, [r2, #0]
    }

    // --- D. HIEN THI LCD DINH KY (500ms) ---
    if ((update_lcd || (HAL_GetTick() - last_lcd_refresh > 500)) && motor_active == 0) {
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d109      	bne.n	8000804 <main+0x464>
 80007f0:	f000 fb9e 	bl	8000f30 <HAL_GetTick>
 80007f4:	4602      	mov	r2, r0
 80007f6:	4b48      	ldr	r3, [pc, #288]	@ (8000918 <main+0x578>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	1ad3      	subs	r3, r2, r3
 80007fc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000800:	f67f adf7 	bls.w	80003f2 <main+0x52>
 8000804:	4b38      	ldr	r3, [pc, #224]	@ (80008e8 <main+0x548>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	f47f adf2 	bne.w	80003f2 <main+0x52>
        lcd_clear();
 800080e:	f7ff fd75 	bl	80002fc <lcd_clear>
        if (press == 0) {
 8000812:	4b33      	ldr	r3, [pc, #204]	@ (80008e0 <main+0x540>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d117      	bne.n	800084a <main+0x4aa>
            sprintf(lcd_line1, "Total: %d", total_money);
 800081a:	4b2f      	ldr	r3, [pc, #188]	@ (80008d8 <main+0x538>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	461a      	mov	r2, r3
 8000820:	493e      	ldr	r1, [pc, #248]	@ (800091c <main+0x57c>)
 8000822:	483f      	ldr	r0, [pc, #252]	@ (8000920 <main+0x580>)
 8000824:	f001 fee8 	bl	80025f8 <siprintf>
            lcd_set_cursor(0,0); lcd_write_string(lcd_line1);
 8000828:	2100      	movs	r1, #0
 800082a:	2000      	movs	r0, #0
 800082c:	f7ff fd41 	bl	80002b2 <lcd_set_cursor>
 8000830:	483b      	ldr	r0, [pc, #236]	@ (8000920 <main+0x580>)
 8000832:	f7ff fd29 	bl	8000288 <lcd_write_string>
            lcd_set_cursor(1,0); lcd_write_string(text);
 8000836:	2100      	movs	r1, #0
 8000838:	2001      	movs	r0, #1
 800083a:	f7ff fd3a 	bl	80002b2 <lcd_set_cursor>
 800083e:	4b39      	ldr	r3, [pc, #228]	@ (8000924 <main+0x584>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4618      	mov	r0, r3
 8000844:	f7ff fd20 	bl	8000288 <lcd_write_string>
 8000848:	e03e      	b.n	80008c8 <main+0x528>
        } else if (press == 5) {
 800084a:	4b25      	ldr	r3, [pc, #148]	@ (80008e0 <main+0x540>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	2b05      	cmp	r3, #5
 8000850:	d117      	bne.n	8000882 <main+0x4e2>
            sprintf(lcd_line1, "Total: %d", total_money);
 8000852:	4b21      	ldr	r3, [pc, #132]	@ (80008d8 <main+0x538>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	461a      	mov	r2, r3
 8000858:	4930      	ldr	r1, [pc, #192]	@ (800091c <main+0x57c>)
 800085a:	4831      	ldr	r0, [pc, #196]	@ (8000920 <main+0x580>)
 800085c:	f001 fecc 	bl	80025f8 <siprintf>
            lcd_set_cursor(0,0); lcd_write_string(lcd_line1);
 8000860:	2100      	movs	r1, #0
 8000862:	2000      	movs	r0, #0
 8000864:	f7ff fd25 	bl	80002b2 <lcd_set_cursor>
 8000868:	482d      	ldr	r0, [pc, #180]	@ (8000920 <main+0x580>)
 800086a:	f7ff fd0d 	bl	8000288 <lcd_write_string>
            lcd_set_cursor(1,0); lcd_write_string(text_cancel);
 800086e:	2100      	movs	r1, #0
 8000870:	2001      	movs	r0, #1
 8000872:	f7ff fd1e 	bl	80002b2 <lcd_set_cursor>
 8000876:	4b2c      	ldr	r3, [pc, #176]	@ (8000928 <main+0x588>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff fd04 	bl	8000288 <lcd_write_string>
 8000880:	e022      	b.n	80008c8 <main+0x528>
        } else {
            sprintf(lcd_line1, "Total: %d", total_money);
 8000882:	4b15      	ldr	r3, [pc, #84]	@ (80008d8 <main+0x538>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	461a      	mov	r2, r3
 8000888:	4924      	ldr	r1, [pc, #144]	@ (800091c <main+0x57c>)
 800088a:	4825      	ldr	r0, [pc, #148]	@ (8000920 <main+0x580>)
 800088c:	f001 feb4 	bl	80025f8 <siprintf>
            sprintf(lcd_line2, "%c: Price: %d", 'A' + (press-1), prices[press-1]);
 8000890:	4b13      	ldr	r3, [pc, #76]	@ (80008e0 <main+0x540>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8000898:	4b11      	ldr	r3, [pc, #68]	@ (80008e0 <main+0x540>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	3b01      	subs	r3, #1
 800089e:	4923      	ldr	r1, [pc, #140]	@ (800092c <main+0x58c>)
 80008a0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80008a4:	4922      	ldr	r1, [pc, #136]	@ (8000930 <main+0x590>)
 80008a6:	4815      	ldr	r0, [pc, #84]	@ (80008fc <main+0x55c>)
 80008a8:	f001 fea6 	bl	80025f8 <siprintf>
            lcd_set_cursor(0,0); lcd_write_string(lcd_line1);
 80008ac:	2100      	movs	r1, #0
 80008ae:	2000      	movs	r0, #0
 80008b0:	f7ff fcff 	bl	80002b2 <lcd_set_cursor>
 80008b4:	481a      	ldr	r0, [pc, #104]	@ (8000920 <main+0x580>)
 80008b6:	f7ff fce7 	bl	8000288 <lcd_write_string>
            lcd_set_cursor(1,0); lcd_write_string(lcd_line2);
 80008ba:	2100      	movs	r1, #0
 80008bc:	2001      	movs	r0, #1
 80008be:	f7ff fcf8 	bl	80002b2 <lcd_set_cursor>
 80008c2:	480e      	ldr	r0, [pc, #56]	@ (80008fc <main+0x55c>)
 80008c4:	f7ff fce0 	bl	8000288 <lcd_write_string>
        }
        update_lcd = 0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
        last_lcd_refresh = HAL_GetTick();
 80008cc:	f000 fb30 	bl	8000f30 <HAL_GetTick>
 80008d0:	4603      	mov	r3, r0
 80008d2:	4a11      	ldr	r2, [pc, #68]	@ (8000918 <main+0x578>)
 80008d4:	6013      	str	r3, [r2, #0]
    if (flag_pay_pressed == 1) {
 80008d6:	e58c      	b.n	80003f2 <main+0x52>
 80008d8:	200000a0 	.word	0x200000a0
 80008dc:	200000a8 	.word	0x200000a8
 80008e0:	200000a4 	.word	0x200000a4
 80008e4:	200000b0 	.word	0x200000b0
 80008e8:	200000ac 	.word	0x200000ac
 80008ec:	08002fdc 	.word	0x08002fdc
 80008f0:	40012c00 	.word	0x40012c00
 80008f4:	08002ff0 	.word	0x08002ff0
 80008f8:	08003000 	.word	0x08003000
 80008fc:	200000e0 	.word	0x200000e0
 8000900:	200000b8 	.word	0x200000b8
 8000904:	200000b4 	.word	0x200000b4
 8000908:	200000b5 	.word	0x200000b5
 800090c:	200000b6 	.word	0x200000b6
 8000910:	0800300c 	.word	0x0800300c
 8000914:	08003018 	.word	0x08003018
 8000918:	200000bc 	.word	0x200000bc
 800091c:	08003024 	.word	0x08003024
 8000920:	200000cc 	.word	0x200000cc
 8000924:	20000004 	.word	0x20000004
 8000928:	20000008 	.word	0x20000008
 800092c:	20000018 	.word	0x20000018
 8000930:	08003030 	.word	0x08003030

08000934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b090      	sub	sp, #64	@ 0x40
 8000938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093a:	f107 0318 	add.w	r3, r7, #24
 800093e:	2228      	movs	r2, #40	@ 0x28
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f001 fe7a 	bl	800263c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
 8000954:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000956:	2301      	movs	r3, #1
 8000958:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800095a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800095e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000964:	2301      	movs	r3, #1
 8000966:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000968:	2302      	movs	r3, #2
 800096a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800096c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000970:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000972:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000976:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000978:	f107 0318 	add.w	r3, r7, #24
 800097c:	4618      	mov	r0, r3
 800097e:	f000 fddf 	bl	8001540 <HAL_RCC_OscConfig>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000988:	f000 f94c 	bl	8000c24 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098c:	230f      	movs	r3, #15
 800098e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000990:	2302      	movs	r3, #2
 8000992:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800099c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	2102      	movs	r1, #2
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 f84c 	bl	8001a44 <HAL_RCC_ClockConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80009b2:	f000 f937 	bl	8000c24 <Error_Handler>
  }
}
 80009b6:	bf00      	nop
 80009b8:	3740      	adds	r7, #64	@ 0x40
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
	...

080009c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b092      	sub	sp, #72	@ 0x48
 80009c4:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
 80009de:	611a      	str	r2, [r3, #16]
 80009e0:	615a      	str	r2, [r3, #20]
 80009e2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	2220      	movs	r2, #32
 80009e8:	2100      	movs	r1, #0
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 fe26 	bl	800263c <memset>

  htim1.Instance = TIM1;
 80009f0:	4b45      	ldr	r3, [pc, #276]	@ (8000b08 <MX_TIM1_Init+0x148>)
 80009f2:	4a46      	ldr	r2, [pc, #280]	@ (8000b0c <MX_TIM1_Init+0x14c>)
 80009f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009f6:	4b44      	ldr	r3, [pc, #272]	@ (8000b08 <MX_TIM1_Init+0x148>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fc:	4b42      	ldr	r3, [pc, #264]	@ (8000b08 <MX_TIM1_Init+0x148>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a02:	4b41      	ldr	r3, [pc, #260]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a08:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a10:	4b3d      	ldr	r3, [pc, #244]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a16:	4b3c      	ldr	r3, [pc, #240]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a1c:	483a      	ldr	r0, [pc, #232]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a1e:	f001 f96d 	bl	8001cfc <HAL_TIM_PWM_Init>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000a28:	f000 f8fc 	bl	8000c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a30:	2300      	movs	r3, #0
 8000a32:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a34:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4833      	ldr	r0, [pc, #204]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a3c:	f001 fd2c 	bl	8002498 <HAL_TIMEx_MasterConfigSynchronization>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000a46:	f000 f8ed 	bl	8000c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a4a:	2360      	movs	r3, #96	@ 0x60
 8000a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a52:	2300      	movs	r3, #0
 8000a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a56:	2300      	movs	r3, #0
 8000a58:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a62:	2300      	movs	r3, #0
 8000a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4826      	ldr	r0, [pc, #152]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a70:	f001 fa36 	bl	8001ee0 <HAL_TIM_PWM_ConfigChannel>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000a7a:	f000 f8d3 	bl	8000c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a82:	2204      	movs	r2, #4
 8000a84:	4619      	mov	r1, r3
 8000a86:	4820      	ldr	r0, [pc, #128]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000a88:	f001 fa2a 	bl	8001ee0 <HAL_TIM_PWM_ConfigChannel>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000a92:	f000 f8c7 	bl	8000c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a9a:	2208      	movs	r2, #8
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	481a      	ldr	r0, [pc, #104]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000aa0:	f001 fa1e 	bl	8001ee0 <HAL_TIM_PWM_ConfigChannel>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8000aaa:	f000 f8bb 	bl	8000c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab2:	220c      	movs	r2, #12
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4814      	ldr	r0, [pc, #80]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000ab8:	f001 fa12 	bl	8001ee0 <HAL_TIM_PWM_ConfigChannel>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8000ac2:	f000 f8af 	bl	8000c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000aca:	2300      	movs	r3, #0
 8000acc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ada:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ade:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4807      	ldr	r0, [pc, #28]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000aea:	f001 fd33 	bl	8002554 <HAL_TIMEx_ConfigBreakDeadTime>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8000af4:	f000 f896 	bl	8000c24 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8000af8:	4803      	ldr	r0, [pc, #12]	@ (8000b08 <MX_TIM1_Init+0x148>)
 8000afa:	f000 f8e9 	bl	8000cd0 <HAL_TIM_MspPostInit>
}
 8000afe:	bf00      	nop
 8000b00:	3748      	adds	r7, #72	@ 0x48
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200000f4 	.word	0x200000f4
 8000b0c:	40012c00 	.word	0x40012c00

08000b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b088      	sub	sp, #32
 8000b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b16:	f107 0310 	add.w	r3, r7, #16
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
 8000b1e:	605a      	str	r2, [r3, #4]
 8000b20:	609a      	str	r2, [r3, #8]
 8000b22:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b24:	4b3b      	ldr	r3, [pc, #236]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	4a3a      	ldr	r2, [pc, #232]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b2a:	f043 0320 	orr.w	r3, r3, #32
 8000b2e:	6193      	str	r3, [r2, #24]
 8000b30:	4b38      	ldr	r3, [pc, #224]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	f003 0320 	and.w	r3, r3, #32
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3c:	4b35      	ldr	r3, [pc, #212]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	4a34      	ldr	r2, [pc, #208]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b42:	f043 0304 	orr.w	r3, r3, #4
 8000b46:	6193      	str	r3, [r2, #24]
 8000b48:	4b32      	ldr	r3, [pc, #200]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f003 0304 	and.w	r3, r3, #4
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b54:	4b2f      	ldr	r3, [pc, #188]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	4a2e      	ldr	r2, [pc, #184]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b5a:	f043 0308 	orr.w	r3, r3, #8
 8000b5e:	6193      	str	r3, [r2, #24]
 8000b60:	4b2c      	ldr	r3, [pc, #176]	@ (8000c14 <MX_GPIO_Init+0x104>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0308 	and.w	r3, r3, #8
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin|LCD_D5_Pin
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	21f5      	movs	r1, #245	@ 0xf5
 8000b70:	4829      	ldr	r0, [pc, #164]	@ (8000c18 <MX_GPIO_Init+0x108>)
 8000b72:	f000 fcb4 	bl	80014de <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LCD_RS_Pin LCD_E_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin|LCD_D5_Pin
 8000b76:	23f5      	movs	r3, #245	@ 0xf5
 8000b78:	613b      	str	r3, [r7, #16]
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2302      	movs	r3, #2
 8000b84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b86:	f107 0310 	add.w	r3, r7, #16
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4822      	ldr	r0, [pc, #136]	@ (8000c18 <MX_GPIO_Init+0x108>)
 8000b8e:	f000 fb0b 	bl	80011a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PAYMENT_INPUT_Pin */
  GPIO_InitStruct.Pin = PAYMENT_INPUT_Pin;
 8000b92:	2308      	movs	r3, #8
 8000b94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b96:	4b21      	ldr	r3, [pc, #132]	@ (8000c1c <MX_GPIO_Init+0x10c>)
 8000b98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PAYMENT_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	f107 0310 	add.w	r3, r7, #16
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	481c      	ldr	r0, [pc, #112]	@ (8000c18 <MX_GPIO_Init+0x108>)
 8000ba6:	f000 faff 	bl	80011a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHOOSE_INPUT_Pin CONFIRM_INPUT_Pin */
  GPIO_InitStruct.Pin = CHOOSE_INPUT_Pin|CONFIRM_INPUT_Pin;
 8000baa:	2303      	movs	r3, #3
 8000bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bae:	4b1b      	ldr	r3, [pc, #108]	@ (8000c1c <MX_GPIO_Init+0x10c>)
 8000bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb6:	f107 0310 	add.w	r3, r7, #16
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4818      	ldr	r0, [pc, #96]	@ (8000c20 <MX_GPIO_Init+0x110>)
 8000bbe:	f000 faf3 	bl	80011a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IR_SENSOR_1_Pin IR_SENSOR_2_Pin IR_SENSOR_3_Pin IR_SENSOR_4_Pin */
  // [CAP NHAT] Cau hinh cho ca 4 cam bien
  GPIO_InitStruct.Pin = IR_SENSOR_1_Pin|IR_SENSOR_2_Pin|IR_SENSOR_3_Pin|IR_SENSOR_4_Pin;
 8000bc2:	23f0      	movs	r3, #240	@ 0xf0
 8000bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bca:	2301      	movs	r3, #1
 8000bcc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bce:	f107 0310 	add.w	r3, r7, #16
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4812      	ldr	r0, [pc, #72]	@ (8000c20 <MX_GPIO_Init+0x110>)
 8000bd6:	f000 fae7 	bl	80011a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	2006      	movs	r0, #6
 8000be0:	f000 faab 	bl	800113a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000be4:	2006      	movs	r0, #6
 8000be6:	f000 fac4 	bl	8001172 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2007      	movs	r0, #7
 8000bf0:	f000 faa3 	bl	800113a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000bf4:	2007      	movs	r0, #7
 8000bf6:	f000 fabc 	bl	8001172 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2009      	movs	r0, #9
 8000c00:	f000 fa9b 	bl	800113a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000c04:	2009      	movs	r0, #9
 8000c06:	f000 fab4 	bl	8001172 <HAL_NVIC_EnableIRQ>
}
 8000c0a:	bf00      	nop
 8000c0c:	3720      	adds	r7, #32
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000
 8000c18:	40010800 	.word	0x40010800
 8000c1c:	10210000 	.word	0x10210000
 8000c20:	40010c00 	.word	0x40010c00

08000c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c28:	b672      	cpsid	i
}
 8000c2a:	bf00      	nop
  __disable_irq();
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <Error_Handler+0x8>

08000c30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c36:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <HAL_MspInit+0x5c>)
 8000c38:	699b      	ldr	r3, [r3, #24]
 8000c3a:	4a14      	ldr	r2, [pc, #80]	@ (8000c8c <HAL_MspInit+0x5c>)
 8000c3c:	f043 0301 	orr.w	r3, r3, #1
 8000c40:	6193      	str	r3, [r2, #24]
 8000c42:	4b12      	ldr	r3, [pc, #72]	@ (8000c8c <HAL_MspInit+0x5c>)
 8000c44:	699b      	ldr	r3, [r3, #24]
 8000c46:	f003 0301 	and.w	r3, r3, #1
 8000c4a:	60bb      	str	r3, [r7, #8]
 8000c4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c8c <HAL_MspInit+0x5c>)
 8000c50:	69db      	ldr	r3, [r3, #28]
 8000c52:	4a0e      	ldr	r2, [pc, #56]	@ (8000c8c <HAL_MspInit+0x5c>)
 8000c54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c58:	61d3      	str	r3, [r2, #28]
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c8c <HAL_MspInit+0x5c>)
 8000c5c:	69db      	ldr	r3, [r3, #28]
 8000c5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c66:	4b0a      	ldr	r3, [pc, #40]	@ (8000c90 <HAL_MspInit+0x60>)
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	4a04      	ldr	r2, [pc, #16]	@ (8000c90 <HAL_MspInit+0x60>)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c82:	bf00      	nop
 8000c84:	3714      	adds	r7, #20
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bc80      	pop	{r7}
 8000c8a:	4770      	bx	lr
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	40010000 	.word	0x40010000

08000c94 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a09      	ldr	r2, [pc, #36]	@ (8000cc8 <HAL_TIM_PWM_MspInit+0x34>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d10b      	bne.n	8000cbe <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ca6:	4b09      	ldr	r3, [pc, #36]	@ (8000ccc <HAL_TIM_PWM_MspInit+0x38>)
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	4a08      	ldr	r2, [pc, #32]	@ (8000ccc <HAL_TIM_PWM_MspInit+0x38>)
 8000cac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000cb0:	6193      	str	r3, [r2, #24]
 8000cb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <HAL_TIM_PWM_MspInit+0x38>)
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000cbe:	bf00      	nop
 8000cc0:	3714      	adds	r7, #20
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr
 8000cc8:	40012c00 	.word	0x40012c00
 8000ccc:	40021000 	.word	0x40021000

08000cd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd8:	f107 0310 	add.w	r3, r7, #16
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a10      	ldr	r2, [pc, #64]	@ (8000d2c <HAL_TIM_MspPostInit+0x5c>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d118      	bne.n	8000d22 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d30 <HAL_TIM_MspPostInit+0x60>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	4a0e      	ldr	r2, [pc, #56]	@ (8000d30 <HAL_TIM_MspPostInit+0x60>)
 8000cf6:	f043 0304 	orr.w	r3, r3, #4
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d30 <HAL_TIM_MspPostInit+0x60>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f003 0304 	and.w	r3, r3, #4
 8000d04:	60fb      	str	r3, [r7, #12]
 8000d06:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_MOTOR_1_Pin|PWM_MOTOR_2_Pin|PWM_MOTOR_3_Pin|PWM_MOTOR_4_Pin;
 8000d08:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000d0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d16:	f107 0310 	add.w	r3, r7, #16
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4805      	ldr	r0, [pc, #20]	@ (8000d34 <HAL_TIM_MspPostInit+0x64>)
 8000d1e:	f000 fa43 	bl	80011a8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000d22:	bf00      	nop
 8000d24:	3720      	adds	r7, #32
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40012c00 	.word	0x40012c00
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40010800 	.word	0x40010800

08000d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <NMI_Handler+0x4>

08000d40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <HardFault_Handler+0x4>

08000d48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <MemManage_Handler+0x4>

08000d50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <BusFault_Handler+0x4>

08000d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d5c:	bf00      	nop
 8000d5e:	e7fd      	b.n	8000d5c <UsageFault_Handler+0x4>

08000d60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr

08000d6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr

08000d78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr

08000d84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d88:	f000 f8c0 	bl	8000f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CHOOSE_INPUT_Pin);
 8000d94:	2001      	movs	r0, #1
 8000d96:	f000 fbbb 	bl	8001510 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CONFIRM_INPUT_Pin);
 8000da2:	2002      	movs	r0, #2
 8000da4:	f000 fbb4 	bl	8001510 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}

08000dac <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PAYMENT_INPUT_Pin);
 8000db0:	2008      	movs	r0, #8
 8000db2:	f000 fbad 	bl	8001510 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc4:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <_sbrk+0x5c>)
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <_sbrk+0x60>)
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd0:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <_sbrk+0x64>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d102      	bne.n	8000dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <_sbrk+0x64>)
 8000dda:	4a12      	ldr	r2, [pc, #72]	@ (8000e24 <_sbrk+0x68>)
 8000ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dde:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <_sbrk+0x64>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d207      	bcs.n	8000dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dec:	f001 fc2e 	bl	800264c <__errno>
 8000df0:	4603      	mov	r3, r0
 8000df2:	220c      	movs	r2, #12
 8000df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfa:	e009      	b.n	8000e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <_sbrk+0x64>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e02:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	4a05      	ldr	r2, [pc, #20]	@ (8000e20 <_sbrk+0x64>)
 8000e0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20005000 	.word	0x20005000
 8000e1c:	00000400 	.word	0x00000400
 8000e20:	2000013c 	.word	0x2000013c
 8000e24:	20000290 	.word	0x20000290

08000e28 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bc80      	pop	{r7}
 8000e32:	4770      	bx	lr

08000e34 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e34:	f7ff fff8 	bl	8000e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e38:	480b      	ldr	r0, [pc, #44]	@ (8000e68 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e3a:	490c      	ldr	r1, [pc, #48]	@ (8000e6c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e70 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e40:	e002      	b.n	8000e48 <LoopCopyDataInit>

08000e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e46:	3304      	adds	r3, #4

08000e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e4c:	d3f9      	bcc.n	8000e42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4e:	4a09      	ldr	r2, [pc, #36]	@ (8000e74 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e50:	4c09      	ldr	r4, [pc, #36]	@ (8000e78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e54:	e001      	b.n	8000e5a <LoopFillZerobss>

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e58:	3204      	adds	r2, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e5e:	f001 fbfb 	bl	8002658 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e62:	f7ff fa9d 	bl	80003a0 <main>
  bx lr
 8000e66:	4770      	bx	lr
  ldr r0, =_sdata
 8000e68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e6c:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000e70:	080030a0 	.word	0x080030a0
  ldr r2, =_sbss
 8000e74:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000e78:	2000028c 	.word	0x2000028c

08000e7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e7c:	e7fe      	b.n	8000e7c <ADC1_2_IRQHandler>
	...

08000e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e84:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <HAL_Init+0x28>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a07      	ldr	r2, [pc, #28]	@ (8000ea8 <HAL_Init+0x28>)
 8000e8a:	f043 0310 	orr.w	r3, r3, #16
 8000e8e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e90:	2003      	movs	r0, #3
 8000e92:	f000 f947 	bl	8001124 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e96:	200f      	movs	r0, #15
 8000e98:	f000 f808 	bl	8000eac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e9c:	f7ff fec8 	bl	8000c30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea0:	2300      	movs	r3, #0
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40022000 	.word	0x40022000

08000eac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb4:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_InitTick+0x54>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b12      	ldr	r3, [pc, #72]	@ (8000f04 <HAL_InitTick+0x58>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 f95f 	bl	800118e <HAL_SYSTICK_Config>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e00e      	b.n	8000ef8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2b0f      	cmp	r3, #15
 8000ede:	d80a      	bhi.n	8000ef6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	6879      	ldr	r1, [r7, #4]
 8000ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee8:	f000 f927 	bl	800113a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eec:	4a06      	ldr	r2, [pc, #24]	@ (8000f08 <HAL_InitTick+0x5c>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e000      	b.n	8000ef8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000028 	.word	0x20000028
 8000f04:	20000030 	.word	0x20000030
 8000f08:	2000002c 	.word	0x2000002c

08000f0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f10:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <HAL_IncTick+0x1c>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	461a      	mov	r2, r3
 8000f16:	4b05      	ldr	r3, [pc, #20]	@ (8000f2c <HAL_IncTick+0x20>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	4a03      	ldr	r2, [pc, #12]	@ (8000f2c <HAL_IncTick+0x20>)
 8000f1e:	6013      	str	r3, [r2, #0]
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bc80      	pop	{r7}
 8000f26:	4770      	bx	lr
 8000f28:	20000030 	.word	0x20000030
 8000f2c:	20000140 	.word	0x20000140

08000f30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return uwTick;
 8000f34:	4b02      	ldr	r3, [pc, #8]	@ (8000f40 <HAL_GetTick+0x10>)
 8000f36:	681b      	ldr	r3, [r3, #0]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	20000140 	.word	0x20000140

08000f44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f4c:	f7ff fff0 	bl	8000f30 <HAL_GetTick>
 8000f50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f5c:	d005      	beq.n	8000f6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <HAL_Delay+0x44>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	461a      	mov	r2, r3
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	4413      	add	r3, r2
 8000f68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f6a:	bf00      	nop
 8000f6c:	f7ff ffe0 	bl	8000f30 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d8f7      	bhi.n	8000f6c <HAL_Delay+0x28>
  {
  }
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000030 	.word	0x20000030

08000f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fa2:	68ba      	ldr	r2, [r7, #8]
 8000fa4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fa8:	4013      	ands	r3, r2
 8000faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fbe:	4a04      	ldr	r2, [pc, #16]	@ (8000fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	60d3      	str	r3, [r2, #12]
}
 8000fc4:	bf00      	nop
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc80      	pop	{r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd8:	4b04      	ldr	r3, [pc, #16]	@ (8000fec <__NVIC_GetPriorityGrouping+0x18>)
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	0a1b      	lsrs	r3, r3, #8
 8000fde:	f003 0307 	and.w	r3, r3, #7
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bc80      	pop	{r7}
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	db0b      	blt.n	800101a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	f003 021f 	and.w	r2, r3, #31
 8001008:	4906      	ldr	r1, [pc, #24]	@ (8001024 <__NVIC_EnableIRQ+0x34>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	095b      	lsrs	r3, r3, #5
 8001010:	2001      	movs	r0, #1
 8001012:	fa00 f202 	lsl.w	r2, r0, r2
 8001016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	e000e100 	.word	0xe000e100

08001028 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	6039      	str	r1, [r7, #0]
 8001032:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001038:	2b00      	cmp	r3, #0
 800103a:	db0a      	blt.n	8001052 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	b2da      	uxtb	r2, r3
 8001040:	490c      	ldr	r1, [pc, #48]	@ (8001074 <__NVIC_SetPriority+0x4c>)
 8001042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001046:	0112      	lsls	r2, r2, #4
 8001048:	b2d2      	uxtb	r2, r2
 800104a:	440b      	add	r3, r1
 800104c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001050:	e00a      	b.n	8001068 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4908      	ldr	r1, [pc, #32]	@ (8001078 <__NVIC_SetPriority+0x50>)
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	f003 030f 	and.w	r3, r3, #15
 800105e:	3b04      	subs	r3, #4
 8001060:	0112      	lsls	r2, r2, #4
 8001062:	b2d2      	uxtb	r2, r2
 8001064:	440b      	add	r3, r1
 8001066:	761a      	strb	r2, [r3, #24]
}
 8001068:	bf00      	nop
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	e000e100 	.word	0xe000e100
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800107c:	b480      	push	{r7}
 800107e:	b089      	sub	sp, #36	@ 0x24
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	f1c3 0307 	rsb	r3, r3, #7
 8001096:	2b04      	cmp	r3, #4
 8001098:	bf28      	it	cs
 800109a:	2304      	movcs	r3, #4
 800109c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3304      	adds	r3, #4
 80010a2:	2b06      	cmp	r3, #6
 80010a4:	d902      	bls.n	80010ac <NVIC_EncodePriority+0x30>
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	3b03      	subs	r3, #3
 80010aa:	e000      	b.n	80010ae <NVIC_EncodePriority+0x32>
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b0:	f04f 32ff 	mov.w	r2, #4294967295
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	43da      	mvns	r2, r3
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	401a      	ands	r2, r3
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010c4:	f04f 31ff 	mov.w	r1, #4294967295
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	fa01 f303 	lsl.w	r3, r1, r3
 80010ce:	43d9      	mvns	r1, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d4:	4313      	orrs	r3, r2
         );
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3724      	adds	r7, #36	@ 0x24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr

080010e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010f0:	d301      	bcc.n	80010f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00f      	b.n	8001116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <SysTick_Config+0x40>)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010fe:	210f      	movs	r1, #15
 8001100:	f04f 30ff 	mov.w	r0, #4294967295
 8001104:	f7ff ff90 	bl	8001028 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <SysTick_Config+0x40>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800110e:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <SysTick_Config+0x40>)
 8001110:	2207      	movs	r2, #7
 8001112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	e000e010 	.word	0xe000e010

08001124 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff2d 	bl	8000f8c <__NVIC_SetPriorityGrouping>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800113a:	b580      	push	{r7, lr}
 800113c:	b086      	sub	sp, #24
 800113e:	af00      	add	r7, sp, #0
 8001140:	4603      	mov	r3, r0
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800114c:	f7ff ff42 	bl	8000fd4 <__NVIC_GetPriorityGrouping>
 8001150:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	68b9      	ldr	r1, [r7, #8]
 8001156:	6978      	ldr	r0, [r7, #20]
 8001158:	f7ff ff90 	bl	800107c <NVIC_EncodePriority>
 800115c:	4602      	mov	r2, r0
 800115e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001162:	4611      	mov	r1, r2
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff5f 	bl	8001028 <__NVIC_SetPriority>
}
 800116a:	bf00      	nop
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	4603      	mov	r3, r0
 800117a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800117c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff ff35 	bl	8000ff0 <__NVIC_EnableIRQ>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}

0800118e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	b082      	sub	sp, #8
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ffa2 	bl	80010e0 <SysTick_Config>
 800119c:	4603      	mov	r3, r0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b08b      	sub	sp, #44	@ 0x2c
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011b6:	2300      	movs	r3, #0
 80011b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ba:	e169      	b.n	8001490 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80011bc:	2201      	movs	r2, #1
 80011be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	69fa      	ldr	r2, [r7, #28]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	f040 8158 	bne.w	800148a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	4a9a      	ldr	r2, [pc, #616]	@ (8001448 <HAL_GPIO_Init+0x2a0>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d05e      	beq.n	80012a2 <HAL_GPIO_Init+0xfa>
 80011e4:	4a98      	ldr	r2, [pc, #608]	@ (8001448 <HAL_GPIO_Init+0x2a0>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d875      	bhi.n	80012d6 <HAL_GPIO_Init+0x12e>
 80011ea:	4a98      	ldr	r2, [pc, #608]	@ (800144c <HAL_GPIO_Init+0x2a4>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d058      	beq.n	80012a2 <HAL_GPIO_Init+0xfa>
 80011f0:	4a96      	ldr	r2, [pc, #600]	@ (800144c <HAL_GPIO_Init+0x2a4>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d86f      	bhi.n	80012d6 <HAL_GPIO_Init+0x12e>
 80011f6:	4a96      	ldr	r2, [pc, #600]	@ (8001450 <HAL_GPIO_Init+0x2a8>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d052      	beq.n	80012a2 <HAL_GPIO_Init+0xfa>
 80011fc:	4a94      	ldr	r2, [pc, #592]	@ (8001450 <HAL_GPIO_Init+0x2a8>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d869      	bhi.n	80012d6 <HAL_GPIO_Init+0x12e>
 8001202:	4a94      	ldr	r2, [pc, #592]	@ (8001454 <HAL_GPIO_Init+0x2ac>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d04c      	beq.n	80012a2 <HAL_GPIO_Init+0xfa>
 8001208:	4a92      	ldr	r2, [pc, #584]	@ (8001454 <HAL_GPIO_Init+0x2ac>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d863      	bhi.n	80012d6 <HAL_GPIO_Init+0x12e>
 800120e:	4a92      	ldr	r2, [pc, #584]	@ (8001458 <HAL_GPIO_Init+0x2b0>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d046      	beq.n	80012a2 <HAL_GPIO_Init+0xfa>
 8001214:	4a90      	ldr	r2, [pc, #576]	@ (8001458 <HAL_GPIO_Init+0x2b0>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d85d      	bhi.n	80012d6 <HAL_GPIO_Init+0x12e>
 800121a:	2b12      	cmp	r3, #18
 800121c:	d82a      	bhi.n	8001274 <HAL_GPIO_Init+0xcc>
 800121e:	2b12      	cmp	r3, #18
 8001220:	d859      	bhi.n	80012d6 <HAL_GPIO_Init+0x12e>
 8001222:	a201      	add	r2, pc, #4	@ (adr r2, 8001228 <HAL_GPIO_Init+0x80>)
 8001224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001228:	080012a3 	.word	0x080012a3
 800122c:	0800127d 	.word	0x0800127d
 8001230:	0800128f 	.word	0x0800128f
 8001234:	080012d1 	.word	0x080012d1
 8001238:	080012d7 	.word	0x080012d7
 800123c:	080012d7 	.word	0x080012d7
 8001240:	080012d7 	.word	0x080012d7
 8001244:	080012d7 	.word	0x080012d7
 8001248:	080012d7 	.word	0x080012d7
 800124c:	080012d7 	.word	0x080012d7
 8001250:	080012d7 	.word	0x080012d7
 8001254:	080012d7 	.word	0x080012d7
 8001258:	080012d7 	.word	0x080012d7
 800125c:	080012d7 	.word	0x080012d7
 8001260:	080012d7 	.word	0x080012d7
 8001264:	080012d7 	.word	0x080012d7
 8001268:	080012d7 	.word	0x080012d7
 800126c:	08001285 	.word	0x08001285
 8001270:	08001299 	.word	0x08001299
 8001274:	4a79      	ldr	r2, [pc, #484]	@ (800145c <HAL_GPIO_Init+0x2b4>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d013      	beq.n	80012a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800127a:	e02c      	b.n	80012d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	623b      	str	r3, [r7, #32]
          break;
 8001282:	e029      	b.n	80012d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	3304      	adds	r3, #4
 800128a:	623b      	str	r3, [r7, #32]
          break;
 800128c:	e024      	b.n	80012d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	3308      	adds	r3, #8
 8001294:	623b      	str	r3, [r7, #32]
          break;
 8001296:	e01f      	b.n	80012d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	330c      	adds	r3, #12
 800129e:	623b      	str	r3, [r7, #32]
          break;
 80012a0:	e01a      	b.n	80012d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d102      	bne.n	80012b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012aa:	2304      	movs	r3, #4
 80012ac:	623b      	str	r3, [r7, #32]
          break;
 80012ae:	e013      	b.n	80012d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d105      	bne.n	80012c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012b8:	2308      	movs	r3, #8
 80012ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	69fa      	ldr	r2, [r7, #28]
 80012c0:	611a      	str	r2, [r3, #16]
          break;
 80012c2:	e009      	b.n	80012d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012c4:	2308      	movs	r3, #8
 80012c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	69fa      	ldr	r2, [r7, #28]
 80012cc:	615a      	str	r2, [r3, #20]
          break;
 80012ce:	e003      	b.n	80012d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]
          break;
 80012d4:	e000      	b.n	80012d8 <HAL_GPIO_Init+0x130>
          break;
 80012d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	2bff      	cmp	r3, #255	@ 0xff
 80012dc:	d801      	bhi.n	80012e2 <HAL_GPIO_Init+0x13a>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	e001      	b.n	80012e6 <HAL_GPIO_Init+0x13e>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	3304      	adds	r3, #4
 80012e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	2bff      	cmp	r3, #255	@ 0xff
 80012ec:	d802      	bhi.n	80012f4 <HAL_GPIO_Init+0x14c>
 80012ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	e002      	b.n	80012fa <HAL_GPIO_Init+0x152>
 80012f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f6:	3b08      	subs	r3, #8
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	210f      	movs	r1, #15
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	fa01 f303 	lsl.w	r3, r1, r3
 8001308:	43db      	mvns	r3, r3
 800130a:	401a      	ands	r2, r3
 800130c:	6a39      	ldr	r1, [r7, #32]
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	fa01 f303 	lsl.w	r3, r1, r3
 8001314:	431a      	orrs	r2, r3
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001322:	2b00      	cmp	r3, #0
 8001324:	f000 80b1 	beq.w	800148a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001328:	4b4d      	ldr	r3, [pc, #308]	@ (8001460 <HAL_GPIO_Init+0x2b8>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	4a4c      	ldr	r2, [pc, #304]	@ (8001460 <HAL_GPIO_Init+0x2b8>)
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	6193      	str	r3, [r2, #24]
 8001334:	4b4a      	ldr	r3, [pc, #296]	@ (8001460 <HAL_GPIO_Init+0x2b8>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f003 0301 	and.w	r3, r3, #1
 800133c:	60bb      	str	r3, [r7, #8]
 800133e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001340:	4a48      	ldr	r2, [pc, #288]	@ (8001464 <HAL_GPIO_Init+0x2bc>)
 8001342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001344:	089b      	lsrs	r3, r3, #2
 8001346:	3302      	adds	r3, #2
 8001348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800134c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800134e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001350:	f003 0303 	and.w	r3, r3, #3
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	220f      	movs	r2, #15
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	43db      	mvns	r3, r3
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	4013      	ands	r3, r2
 8001362:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	4a40      	ldr	r2, [pc, #256]	@ (8001468 <HAL_GPIO_Init+0x2c0>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d013      	beq.n	8001394 <HAL_GPIO_Init+0x1ec>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	4a3f      	ldr	r2, [pc, #252]	@ (800146c <HAL_GPIO_Init+0x2c4>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d00d      	beq.n	8001390 <HAL_GPIO_Init+0x1e8>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4a3e      	ldr	r2, [pc, #248]	@ (8001470 <HAL_GPIO_Init+0x2c8>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d007      	beq.n	800138c <HAL_GPIO_Init+0x1e4>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4a3d      	ldr	r2, [pc, #244]	@ (8001474 <HAL_GPIO_Init+0x2cc>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d101      	bne.n	8001388 <HAL_GPIO_Init+0x1e0>
 8001384:	2303      	movs	r3, #3
 8001386:	e006      	b.n	8001396 <HAL_GPIO_Init+0x1ee>
 8001388:	2304      	movs	r3, #4
 800138a:	e004      	b.n	8001396 <HAL_GPIO_Init+0x1ee>
 800138c:	2302      	movs	r3, #2
 800138e:	e002      	b.n	8001396 <HAL_GPIO_Init+0x1ee>
 8001390:	2301      	movs	r3, #1
 8001392:	e000      	b.n	8001396 <HAL_GPIO_Init+0x1ee>
 8001394:	2300      	movs	r3, #0
 8001396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001398:	f002 0203 	and.w	r2, r2, #3
 800139c:	0092      	lsls	r2, r2, #2
 800139e:	4093      	lsls	r3, r2
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013a6:	492f      	ldr	r1, [pc, #188]	@ (8001464 <HAL_GPIO_Init+0x2bc>)
 80013a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013aa:	089b      	lsrs	r3, r3, #2
 80013ac:	3302      	adds	r3, #2
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d006      	beq.n	80013ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80013c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 80013c2:	689a      	ldr	r2, [r3, #8]
 80013c4:	492c      	ldr	r1, [pc, #176]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	608b      	str	r3, [r1, #8]
 80013cc:	e006      	b.n	80013dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80013ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 80013d0:	689a      	ldr	r2, [r3, #8]
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	43db      	mvns	r3, r3
 80013d6:	4928      	ldr	r1, [pc, #160]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 80013d8:	4013      	ands	r3, r2
 80013da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d006      	beq.n	80013f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013e8:	4b23      	ldr	r3, [pc, #140]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 80013ea:	68da      	ldr	r2, [r3, #12]
 80013ec:	4922      	ldr	r1, [pc, #136]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	60cb      	str	r3, [r1, #12]
 80013f4:	e006      	b.n	8001404 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013f6:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 80013f8:	68da      	ldr	r2, [r3, #12]
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	43db      	mvns	r3, r3
 80013fe:	491e      	ldr	r1, [pc, #120]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 8001400:	4013      	ands	r3, r2
 8001402:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d006      	beq.n	800141e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001410:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	4918      	ldr	r1, [pc, #96]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 8001416:	69bb      	ldr	r3, [r7, #24]
 8001418:	4313      	orrs	r3, r2
 800141a:	604b      	str	r3, [r1, #4]
 800141c:	e006      	b.n	800142c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800141e:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	43db      	mvns	r3, r3
 8001426:	4914      	ldr	r1, [pc, #80]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 8001428:	4013      	ands	r3, r2
 800142a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d021      	beq.n	800147c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	490e      	ldr	r1, [pc, #56]	@ (8001478 <HAL_GPIO_Init+0x2d0>)
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	4313      	orrs	r3, r2
 8001442:	600b      	str	r3, [r1, #0]
 8001444:	e021      	b.n	800148a <HAL_GPIO_Init+0x2e2>
 8001446:	bf00      	nop
 8001448:	10320000 	.word	0x10320000
 800144c:	10310000 	.word	0x10310000
 8001450:	10220000 	.word	0x10220000
 8001454:	10210000 	.word	0x10210000
 8001458:	10120000 	.word	0x10120000
 800145c:	10110000 	.word	0x10110000
 8001460:	40021000 	.word	0x40021000
 8001464:	40010000 	.word	0x40010000
 8001468:	40010800 	.word	0x40010800
 800146c:	40010c00 	.word	0x40010c00
 8001470:	40011000 	.word	0x40011000
 8001474:	40011400 	.word	0x40011400
 8001478:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800147c:	4b0b      	ldr	r3, [pc, #44]	@ (80014ac <HAL_GPIO_Init+0x304>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	43db      	mvns	r3, r3
 8001484:	4909      	ldr	r1, [pc, #36]	@ (80014ac <HAL_GPIO_Init+0x304>)
 8001486:	4013      	ands	r3, r2
 8001488:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	3301      	adds	r3, #1
 800148e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001496:	fa22 f303 	lsr.w	r3, r2, r3
 800149a:	2b00      	cmp	r3, #0
 800149c:	f47f ae8e 	bne.w	80011bc <HAL_GPIO_Init+0x14>
  }
}
 80014a0:	bf00      	nop
 80014a2:	bf00      	nop
 80014a4:	372c      	adds	r7, #44	@ 0x2c
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr
 80014ac:	40010400 	.word	0x40010400

080014b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689a      	ldr	r2, [r3, #8]
 80014c0:	887b      	ldrh	r3, [r7, #2]
 80014c2:	4013      	ands	r3, r2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d002      	beq.n	80014ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014c8:	2301      	movs	r3, #1
 80014ca:	73fb      	strb	r3, [r7, #15]
 80014cc:	e001      	b.n	80014d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014ce:	2300      	movs	r3, #0
 80014d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3714      	adds	r7, #20
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr

080014de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	460b      	mov	r3, r1
 80014e8:	807b      	strh	r3, [r7, #2]
 80014ea:	4613      	mov	r3, r2
 80014ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014ee:	787b      	ldrb	r3, [r7, #1]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014f4:	887a      	ldrh	r2, [r7, #2]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80014fa:	e003      	b.n	8001504 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014fc:	887b      	ldrh	r3, [r7, #2]
 80014fe:	041a      	lsls	r2, r3, #16
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	611a      	str	r2, [r3, #16]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr
	...

08001510 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800151a:	4b08      	ldr	r3, [pc, #32]	@ (800153c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800151c:	695a      	ldr	r2, [r3, #20]
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4013      	ands	r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d006      	beq.n	8001534 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001526:	4a05      	ldr	r2, [pc, #20]	@ (800153c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	4618      	mov	r0, r3
 8001530:	f7fe feee 	bl	8000310 <HAL_GPIO_EXTI_Callback>
  }
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40010400 	.word	0x40010400

08001540 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e272      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	f000 8087 	beq.w	800166e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001560:	4b92      	ldr	r3, [pc, #584]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 030c 	and.w	r3, r3, #12
 8001568:	2b04      	cmp	r3, #4
 800156a:	d00c      	beq.n	8001586 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800156c:	4b8f      	ldr	r3, [pc, #572]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 030c 	and.w	r3, r3, #12
 8001574:	2b08      	cmp	r3, #8
 8001576:	d112      	bne.n	800159e <HAL_RCC_OscConfig+0x5e>
 8001578:	4b8c      	ldr	r3, [pc, #560]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001584:	d10b      	bne.n	800159e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001586:	4b89      	ldr	r3, [pc, #548]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d06c      	beq.n	800166c <HAL_RCC_OscConfig+0x12c>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d168      	bne.n	800166c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e24c      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015a6:	d106      	bne.n	80015b6 <HAL_RCC_OscConfig+0x76>
 80015a8:	4b80      	ldr	r3, [pc, #512]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a7f      	ldr	r2, [pc, #508]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	e02e      	b.n	8001614 <HAL_RCC_OscConfig+0xd4>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d10c      	bne.n	80015d8 <HAL_RCC_OscConfig+0x98>
 80015be:	4b7b      	ldr	r3, [pc, #492]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a7a      	ldr	r2, [pc, #488]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015c8:	6013      	str	r3, [r2, #0]
 80015ca:	4b78      	ldr	r3, [pc, #480]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a77      	ldr	r2, [pc, #476]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015d4:	6013      	str	r3, [r2, #0]
 80015d6:	e01d      	b.n	8001614 <HAL_RCC_OscConfig+0xd4>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015e0:	d10c      	bne.n	80015fc <HAL_RCC_OscConfig+0xbc>
 80015e2:	4b72      	ldr	r3, [pc, #456]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a71      	ldr	r2, [pc, #452]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015ec:	6013      	str	r3, [r2, #0]
 80015ee:	4b6f      	ldr	r3, [pc, #444]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a6e      	ldr	r2, [pc, #440]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015f8:	6013      	str	r3, [r2, #0]
 80015fa:	e00b      	b.n	8001614 <HAL_RCC_OscConfig+0xd4>
 80015fc:	4b6b      	ldr	r3, [pc, #428]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a6a      	ldr	r2, [pc, #424]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001602:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	4b68      	ldr	r3, [pc, #416]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a67      	ldr	r2, [pc, #412]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 800160e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001612:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d013      	beq.n	8001644 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161c:	f7ff fc88 	bl	8000f30 <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001622:	e008      	b.n	8001636 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001624:	f7ff fc84 	bl	8000f30 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b64      	cmp	r3, #100	@ 0x64
 8001630:	d901      	bls.n	8001636 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e200      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001636:	4b5d      	ldr	r3, [pc, #372]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163e:	2b00      	cmp	r3, #0
 8001640:	d0f0      	beq.n	8001624 <HAL_RCC_OscConfig+0xe4>
 8001642:	e014      	b.n	800166e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001644:	f7ff fc74 	bl	8000f30 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800164c:	f7ff fc70 	bl	8000f30 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b64      	cmp	r3, #100	@ 0x64
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e1ec      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165e:	4b53      	ldr	r3, [pc, #332]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1f0      	bne.n	800164c <HAL_RCC_OscConfig+0x10c>
 800166a:	e000      	b.n	800166e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800166c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d063      	beq.n	8001742 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800167a:	4b4c      	ldr	r3, [pc, #304]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f003 030c 	and.w	r3, r3, #12
 8001682:	2b00      	cmp	r3, #0
 8001684:	d00b      	beq.n	800169e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001686:	4b49      	ldr	r3, [pc, #292]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f003 030c 	and.w	r3, r3, #12
 800168e:	2b08      	cmp	r3, #8
 8001690:	d11c      	bne.n	80016cc <HAL_RCC_OscConfig+0x18c>
 8001692:	4b46      	ldr	r3, [pc, #280]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d116      	bne.n	80016cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800169e:	4b43      	ldr	r3, [pc, #268]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d005      	beq.n	80016b6 <HAL_RCC_OscConfig+0x176>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d001      	beq.n	80016b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e1c0      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b6:	4b3d      	ldr	r3, [pc, #244]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	4939      	ldr	r1, [pc, #228]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80016c6:	4313      	orrs	r3, r2
 80016c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016ca:	e03a      	b.n	8001742 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	691b      	ldr	r3, [r3, #16]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d020      	beq.n	8001716 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016d4:	4b36      	ldr	r3, [pc, #216]	@ (80017b0 <HAL_RCC_OscConfig+0x270>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016da:	f7ff fc29 	bl	8000f30 <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e0:	e008      	b.n	80016f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016e2:	f7ff fc25 	bl	8000f30 <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e1a1      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f4:	4b2d      	ldr	r3, [pc, #180]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d0f0      	beq.n	80016e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001700:	4b2a      	ldr	r3, [pc, #168]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	695b      	ldr	r3, [r3, #20]
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	4927      	ldr	r1, [pc, #156]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001710:	4313      	orrs	r3, r2
 8001712:	600b      	str	r3, [r1, #0]
 8001714:	e015      	b.n	8001742 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001716:	4b26      	ldr	r3, [pc, #152]	@ (80017b0 <HAL_RCC_OscConfig+0x270>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171c:	f7ff fc08 	bl	8000f30 <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001722:	e008      	b.n	8001736 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001724:	f7ff fc04 	bl	8000f30 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e180      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001736:	4b1d      	ldr	r3, [pc, #116]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1f0      	bne.n	8001724 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0308 	and.w	r3, r3, #8
 800174a:	2b00      	cmp	r3, #0
 800174c:	d03a      	beq.n	80017c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d019      	beq.n	800178a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001756:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <HAL_RCC_OscConfig+0x274>)
 8001758:	2201      	movs	r2, #1
 800175a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175c:	f7ff fbe8 	bl	8000f30 <HAL_GetTick>
 8001760:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001764:	f7ff fbe4 	bl	8000f30 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e160      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001776:	4b0d      	ldr	r3, [pc, #52]	@ (80017ac <HAL_RCC_OscConfig+0x26c>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d0f0      	beq.n	8001764 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001782:	2001      	movs	r0, #1
 8001784:	f000 fa9c 	bl	8001cc0 <RCC_Delay>
 8001788:	e01c      	b.n	80017c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800178a:	4b0a      	ldr	r3, [pc, #40]	@ (80017b4 <HAL_RCC_OscConfig+0x274>)
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001790:	f7ff fbce 	bl	8000f30 <HAL_GetTick>
 8001794:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001796:	e00f      	b.n	80017b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001798:	f7ff fbca 	bl	8000f30 <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d908      	bls.n	80017b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e146      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
 80017aa:	bf00      	nop
 80017ac:	40021000 	.word	0x40021000
 80017b0:	42420000 	.word	0x42420000
 80017b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017b8:	4b92      	ldr	r3, [pc, #584]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80017ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017bc:	f003 0302 	and.w	r3, r3, #2
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1e9      	bne.n	8001798 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	f000 80a6 	beq.w	800191e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017d2:	2300      	movs	r3, #0
 80017d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017d6:	4b8b      	ldr	r3, [pc, #556]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d10d      	bne.n	80017fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4b88      	ldr	r3, [pc, #544]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	4a87      	ldr	r2, [pc, #540]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	61d3      	str	r3, [r2, #28]
 80017ee:	4b85      	ldr	r3, [pc, #532]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80017f0:	69db      	ldr	r3, [r3, #28]
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017fa:	2301      	movs	r3, #1
 80017fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017fe:	4b82      	ldr	r3, [pc, #520]	@ (8001a08 <HAL_RCC_OscConfig+0x4c8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001806:	2b00      	cmp	r3, #0
 8001808:	d118      	bne.n	800183c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800180a:	4b7f      	ldr	r3, [pc, #508]	@ (8001a08 <HAL_RCC_OscConfig+0x4c8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a08 <HAL_RCC_OscConfig+0x4c8>)
 8001810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001816:	f7ff fb8b 	bl	8000f30 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800181e:	f7ff fb87 	bl	8000f30 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b64      	cmp	r3, #100	@ 0x64
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e103      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001830:	4b75      	ldr	r3, [pc, #468]	@ (8001a08 <HAL_RCC_OscConfig+0x4c8>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0f0      	beq.n	800181e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d106      	bne.n	8001852 <HAL_RCC_OscConfig+0x312>
 8001844:	4b6f      	ldr	r3, [pc, #444]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	4a6e      	ldr	r2, [pc, #440]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6213      	str	r3, [r2, #32]
 8001850:	e02d      	b.n	80018ae <HAL_RCC_OscConfig+0x36e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10c      	bne.n	8001874 <HAL_RCC_OscConfig+0x334>
 800185a:	4b6a      	ldr	r3, [pc, #424]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800185c:	6a1b      	ldr	r3, [r3, #32]
 800185e:	4a69      	ldr	r2, [pc, #420]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001860:	f023 0301 	bic.w	r3, r3, #1
 8001864:	6213      	str	r3, [r2, #32]
 8001866:	4b67      	ldr	r3, [pc, #412]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	4a66      	ldr	r2, [pc, #408]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800186c:	f023 0304 	bic.w	r3, r3, #4
 8001870:	6213      	str	r3, [r2, #32]
 8001872:	e01c      	b.n	80018ae <HAL_RCC_OscConfig+0x36e>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	2b05      	cmp	r3, #5
 800187a:	d10c      	bne.n	8001896 <HAL_RCC_OscConfig+0x356>
 800187c:	4b61      	ldr	r3, [pc, #388]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800187e:	6a1b      	ldr	r3, [r3, #32]
 8001880:	4a60      	ldr	r2, [pc, #384]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001882:	f043 0304 	orr.w	r3, r3, #4
 8001886:	6213      	str	r3, [r2, #32]
 8001888:	4b5e      	ldr	r3, [pc, #376]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800188a:	6a1b      	ldr	r3, [r3, #32]
 800188c:	4a5d      	ldr	r2, [pc, #372]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	6213      	str	r3, [r2, #32]
 8001894:	e00b      	b.n	80018ae <HAL_RCC_OscConfig+0x36e>
 8001896:	4b5b      	ldr	r3, [pc, #364]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001898:	6a1b      	ldr	r3, [r3, #32]
 800189a:	4a5a      	ldr	r2, [pc, #360]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800189c:	f023 0301 	bic.w	r3, r3, #1
 80018a0:	6213      	str	r3, [r2, #32]
 80018a2:	4b58      	ldr	r3, [pc, #352]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	4a57      	ldr	r2, [pc, #348]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80018a8:	f023 0304 	bic.w	r3, r3, #4
 80018ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d015      	beq.n	80018e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b6:	f7ff fb3b 	bl	8000f30 <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018bc:	e00a      	b.n	80018d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018be:	f7ff fb37 	bl	8000f30 <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e0b1      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d4:	4b4b      	ldr	r3, [pc, #300]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80018d6:	6a1b      	ldr	r3, [r3, #32]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0ee      	beq.n	80018be <HAL_RCC_OscConfig+0x37e>
 80018e0:	e014      	b.n	800190c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e2:	f7ff fb25 	bl	8000f30 <HAL_GetTick>
 80018e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018e8:	e00a      	b.n	8001900 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ea:	f7ff fb21 	bl	8000f30 <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e09b      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001900:	4b40      	ldr	r3, [pc, #256]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	f003 0302 	and.w	r3, r3, #2
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1ee      	bne.n	80018ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800190c:	7dfb      	ldrb	r3, [r7, #23]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d105      	bne.n	800191e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001912:	4b3c      	ldr	r3, [pc, #240]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	4a3b      	ldr	r2, [pc, #236]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001918:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800191c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	2b00      	cmp	r3, #0
 8001924:	f000 8087 	beq.w	8001a36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001928:	4b36      	ldr	r3, [pc, #216]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 030c 	and.w	r3, r3, #12
 8001930:	2b08      	cmp	r3, #8
 8001932:	d061      	beq.n	80019f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	2b02      	cmp	r3, #2
 800193a:	d146      	bne.n	80019ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800193c:	4b33      	ldr	r3, [pc, #204]	@ (8001a0c <HAL_RCC_OscConfig+0x4cc>)
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001942:	f7ff faf5 	bl	8000f30 <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001948:	e008      	b.n	800195c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800194a:	f7ff faf1 	bl	8000f30 <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e06d      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800195c:	4b29      	ldr	r3, [pc, #164]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d1f0      	bne.n	800194a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a1b      	ldr	r3, [r3, #32]
 800196c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001970:	d108      	bne.n	8001984 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001972:	4b24      	ldr	r3, [pc, #144]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	4921      	ldr	r1, [pc, #132]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001980:	4313      	orrs	r3, r2
 8001982:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001984:	4b1f      	ldr	r3, [pc, #124]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a19      	ldr	r1, [r3, #32]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001994:	430b      	orrs	r3, r1
 8001996:	491b      	ldr	r1, [pc, #108]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 8001998:	4313      	orrs	r3, r2
 800199a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800199c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a0c <HAL_RCC_OscConfig+0x4cc>)
 800199e:	2201      	movs	r2, #1
 80019a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a2:	f7ff fac5 	bl	8000f30 <HAL_GetTick>
 80019a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019aa:	f7ff fac1 	bl	8000f30 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e03d      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019bc:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0f0      	beq.n	80019aa <HAL_RCC_OscConfig+0x46a>
 80019c8:	e035      	b.n	8001a36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ca:	4b10      	ldr	r3, [pc, #64]	@ (8001a0c <HAL_RCC_OscConfig+0x4cc>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff faae 	bl	8000f30 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d8:	f7ff faaa 	bl	8000f30 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e026      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019ea:	4b06      	ldr	r3, [pc, #24]	@ (8001a04 <HAL_RCC_OscConfig+0x4c4>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f0      	bne.n	80019d8 <HAL_RCC_OscConfig+0x498>
 80019f6:	e01e      	b.n	8001a36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d107      	bne.n	8001a10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e019      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
 8001a04:	40021000 	.word	0x40021000
 8001a08:	40007000 	.word	0x40007000
 8001a0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a10:	4b0b      	ldr	r3, [pc, #44]	@ (8001a40 <HAL_RCC_OscConfig+0x500>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6a1b      	ldr	r3, [r3, #32]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d106      	bne.n	8001a32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d001      	beq.n	8001a36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e000      	b.n	8001a38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40021000 	.word	0x40021000

08001a44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e0d0      	b.n	8001bfa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a58:	4b6a      	ldr	r3, [pc, #424]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d910      	bls.n	8001a88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a66:	4b67      	ldr	r3, [pc, #412]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f023 0207 	bic.w	r2, r3, #7
 8001a6e:	4965      	ldr	r1, [pc, #404]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a76:	4b63      	ldr	r3, [pc, #396]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d001      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e0b8      	b.n	8001bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d020      	beq.n	8001ad6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0304 	and.w	r3, r3, #4
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d005      	beq.n	8001aac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001aa0:	4b59      	ldr	r3, [pc, #356]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	4a58      	ldr	r2, [pc, #352]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001aaa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0308 	and.w	r3, r3, #8
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d005      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ab8:	4b53      	ldr	r3, [pc, #332]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	4a52      	ldr	r2, [pc, #328]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001abe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001ac2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac4:	4b50      	ldr	r3, [pc, #320]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	494d      	ldr	r1, [pc, #308]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d040      	beq.n	8001b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d107      	bne.n	8001afa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aea:	4b47      	ldr	r3, [pc, #284]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d115      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e07f      	b.n	8001bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d107      	bne.n	8001b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b02:	4b41      	ldr	r3, [pc, #260]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d109      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e073      	b.n	8001bfa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b12:	4b3d      	ldr	r3, [pc, #244]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d101      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e06b      	b.n	8001bfa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b22:	4b39      	ldr	r3, [pc, #228]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f023 0203 	bic.w	r2, r3, #3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	4936      	ldr	r1, [pc, #216]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b34:	f7ff f9fc 	bl	8000f30 <HAL_GetTick>
 8001b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3a:	e00a      	b.n	8001b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b3c:	f7ff f9f8 	bl	8000f30 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e053      	b.n	8001bfa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b52:	4b2d      	ldr	r3, [pc, #180]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 020c 	and.w	r2, r3, #12
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d1eb      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b64:	4b27      	ldr	r3, [pc, #156]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d210      	bcs.n	8001b94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b72:	4b24      	ldr	r3, [pc, #144]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 0207 	bic.w	r2, r3, #7
 8001b7a:	4922      	ldr	r1, [pc, #136]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b82:	4b20      	ldr	r3, [pc, #128]	@ (8001c04 <HAL_RCC_ClockConfig+0x1c0>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d001      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e032      	b.n	8001bfa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba0:	4b19      	ldr	r3, [pc, #100]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	4916      	ldr	r1, [pc, #88]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d009      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001bbe:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	490e      	ldr	r1, [pc, #56]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bd2:	f000 f821 	bl	8001c18 <HAL_RCC_GetSysClockFreq>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <HAL_RCC_ClockConfig+0x1c4>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	091b      	lsrs	r3, r3, #4
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	490a      	ldr	r1, [pc, #40]	@ (8001c0c <HAL_RCC_ClockConfig+0x1c8>)
 8001be4:	5ccb      	ldrb	r3, [r1, r3]
 8001be6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bea:	4a09      	ldr	r2, [pc, #36]	@ (8001c10 <HAL_RCC_ClockConfig+0x1cc>)
 8001bec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bee:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <HAL_RCC_ClockConfig+0x1d0>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff f95a 	bl	8000eac <HAL_InitTick>

  return HAL_OK;
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3710      	adds	r7, #16
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40022000 	.word	0x40022000
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	08003040 	.word	0x08003040
 8001c10:	20000028 	.word	0x20000028
 8001c14:	2000002c 	.word	0x2000002c

08001c18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b087      	sub	sp, #28
 8001c1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	2300      	movs	r3, #0
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	2300      	movs	r3, #0
 8001c28:	617b      	str	r3, [r7, #20]
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c32:	4b1e      	ldr	r3, [pc, #120]	@ (8001cac <HAL_RCC_GetSysClockFreq+0x94>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d002      	beq.n	8001c48 <HAL_RCC_GetSysClockFreq+0x30>
 8001c42:	2b08      	cmp	r3, #8
 8001c44:	d003      	beq.n	8001c4e <HAL_RCC_GetSysClockFreq+0x36>
 8001c46:	e027      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c48:	4b19      	ldr	r3, [pc, #100]	@ (8001cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c4a:	613b      	str	r3, [r7, #16]
      break;
 8001c4c:	e027      	b.n	8001c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	0c9b      	lsrs	r3, r3, #18
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	4a17      	ldr	r2, [pc, #92]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001c58:	5cd3      	ldrb	r3, [r2, r3]
 8001c5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d010      	beq.n	8001c88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c66:	4b11      	ldr	r3, [pc, #68]	@ (8001cac <HAL_RCC_GetSysClockFreq+0x94>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	0c5b      	lsrs	r3, r3, #17
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	4a11      	ldr	r2, [pc, #68]	@ (8001cb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c72:	5cd3      	ldrb	r3, [r2, r3]
 8001c74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a0d      	ldr	r2, [pc, #52]	@ (8001cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c7a:	fb03 f202 	mul.w	r2, r3, r2
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c84:	617b      	str	r3, [r7, #20]
 8001c86:	e004      	b.n	8001c92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001cbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c8c:	fb02 f303 	mul.w	r3, r2, r3
 8001c90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	613b      	str	r3, [r7, #16]
      break;
 8001c96:	e002      	b.n	8001c9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c98:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c9a:	613b      	str	r3, [r7, #16]
      break;
 8001c9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c9e:	693b      	ldr	r3, [r7, #16]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	371c      	adds	r7, #28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	007a1200 	.word	0x007a1200
 8001cb4:	08003050 	.word	0x08003050
 8001cb8:	08003060 	.word	0x08003060
 8001cbc:	003d0900 	.word	0x003d0900

08001cc0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf4 <RCC_Delay+0x34>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf8 <RCC_Delay+0x38>)
 8001cce:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd2:	0a5b      	lsrs	r3, r3, #9
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	fb02 f303 	mul.w	r3, r2, r3
 8001cda:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001cdc:	bf00      	nop
  }
  while (Delay --);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	1e5a      	subs	r2, r3, #1
 8001ce2:	60fa      	str	r2, [r7, #12]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d1f9      	bne.n	8001cdc <RCC_Delay+0x1c>
}
 8001ce8:	bf00      	nop
 8001cea:	bf00      	nop
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	20000028 	.word	0x20000028
 8001cf8:	10624dd3 	.word	0x10624dd3

08001cfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e041      	b.n	8001d92 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d106      	bne.n	8001d28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7fe ffb6 	bl	8000c94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3304      	adds	r3, #4
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4610      	mov	r0, r2
 8001d3c:	f000 f992 	bl	8002064 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2201      	movs	r2, #1
 8001d54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
	...

08001d9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d109      	bne.n	8001dc0 <HAL_TIM_PWM_Start+0x24>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	bf14      	ite	ne
 8001db8:	2301      	movne	r3, #1
 8001dba:	2300      	moveq	r3, #0
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	e022      	b.n	8001e06 <HAL_TIM_PWM_Start+0x6a>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d109      	bne.n	8001dda <HAL_TIM_PWM_Start+0x3e>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	bf14      	ite	ne
 8001dd2:	2301      	movne	r3, #1
 8001dd4:	2300      	moveq	r3, #0
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	e015      	b.n	8001e06 <HAL_TIM_PWM_Start+0x6a>
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d109      	bne.n	8001df4 <HAL_TIM_PWM_Start+0x58>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	bf14      	ite	ne
 8001dec:	2301      	movne	r3, #1
 8001dee:	2300      	moveq	r3, #0
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	e008      	b.n	8001e06 <HAL_TIM_PWM_Start+0x6a>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	bf14      	ite	ne
 8001e00:	2301      	movne	r3, #1
 8001e02:	2300      	moveq	r3, #0
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e05e      	b.n	8001ecc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d104      	bne.n	8001e1e <HAL_TIM_PWM_Start+0x82>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2202      	movs	r2, #2
 8001e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e1c:	e013      	b.n	8001e46 <HAL_TIM_PWM_Start+0xaa>
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d104      	bne.n	8001e2e <HAL_TIM_PWM_Start+0x92>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2202      	movs	r2, #2
 8001e28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e2c:	e00b      	b.n	8001e46 <HAL_TIM_PWM_Start+0xaa>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d104      	bne.n	8001e3e <HAL_TIM_PWM_Start+0xa2>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e3c:	e003      	b.n	8001e46 <HAL_TIM_PWM_Start+0xaa>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2202      	movs	r2, #2
 8001e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	6839      	ldr	r1, [r7, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 fafe 	bl	8002450 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed4 <HAL_TIM_PWM_Start+0x138>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d107      	bne.n	8001e6e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e6c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a18      	ldr	r2, [pc, #96]	@ (8001ed4 <HAL_TIM_PWM_Start+0x138>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d00e      	beq.n	8001e96 <HAL_TIM_PWM_Start+0xfa>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e80:	d009      	beq.n	8001e96 <HAL_TIM_PWM_Start+0xfa>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a14      	ldr	r2, [pc, #80]	@ (8001ed8 <HAL_TIM_PWM_Start+0x13c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d004      	beq.n	8001e96 <HAL_TIM_PWM_Start+0xfa>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <HAL_TIM_PWM_Start+0x140>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d111      	bne.n	8001eba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2b06      	cmp	r3, #6
 8001ea6:	d010      	beq.n	8001eca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f042 0201 	orr.w	r2, r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001eb8:	e007      	b.n	8001eca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0201 	orr.w	r2, r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3710      	adds	r7, #16
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40012c00 	.word	0x40012c00
 8001ed8:	40000400 	.word	0x40000400
 8001edc:	40000800 	.word	0x40000800

08001ee0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d101      	bne.n	8001efe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001efa:	2302      	movs	r3, #2
 8001efc:	e0ae      	b.n	800205c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2b0c      	cmp	r3, #12
 8001f0a:	f200 809f 	bhi.w	800204c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001f14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f14:	08001f49 	.word	0x08001f49
 8001f18:	0800204d 	.word	0x0800204d
 8001f1c:	0800204d 	.word	0x0800204d
 8001f20:	0800204d 	.word	0x0800204d
 8001f24:	08001f89 	.word	0x08001f89
 8001f28:	0800204d 	.word	0x0800204d
 8001f2c:	0800204d 	.word	0x0800204d
 8001f30:	0800204d 	.word	0x0800204d
 8001f34:	08001fcb 	.word	0x08001fcb
 8001f38:	0800204d 	.word	0x0800204d
 8001f3c:	0800204d 	.word	0x0800204d
 8001f40:	0800204d 	.word	0x0800204d
 8001f44:	0800200b 	.word	0x0800200b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68b9      	ldr	r1, [r7, #8]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f000 f8f6 	bl	8002140 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	699a      	ldr	r2, [r3, #24]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0208 	orr.w	r2, r2, #8
 8001f62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	699a      	ldr	r2, [r3, #24]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f022 0204 	bic.w	r2, r2, #4
 8001f72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6999      	ldr	r1, [r3, #24]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	691a      	ldr	r2, [r3, #16]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	619a      	str	r2, [r3, #24]
      break;
 8001f86:	e064      	b.n	8002052 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68b9      	ldr	r1, [r7, #8]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f93c 	bl	800220c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	699a      	ldr	r2, [r3, #24]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	699a      	ldr	r2, [r3, #24]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6999      	ldr	r1, [r3, #24]
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	021a      	lsls	r2, r3, #8
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	619a      	str	r2, [r3, #24]
      break;
 8001fc8:	e043      	b.n	8002052 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68b9      	ldr	r1, [r7, #8]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f000 f985 	bl	80022e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	69da      	ldr	r2, [r3, #28]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f042 0208 	orr.w	r2, r2, #8
 8001fe4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	69da      	ldr	r2, [r3, #28]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 0204 	bic.w	r2, r2, #4
 8001ff4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	69d9      	ldr	r1, [r3, #28]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	691a      	ldr	r2, [r3, #16]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	61da      	str	r2, [r3, #28]
      break;
 8002008:	e023      	b.n	8002052 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68b9      	ldr	r1, [r7, #8]
 8002010:	4618      	mov	r0, r3
 8002012:	f000 f9cf 	bl	80023b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	69da      	ldr	r2, [r3, #28]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002024:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	69da      	ldr	r2, [r3, #28]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002034:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	69d9      	ldr	r1, [r3, #28]
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	021a      	lsls	r2, r3, #8
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	61da      	str	r2, [r3, #28]
      break;
 800204a:	e002      	b.n	8002052 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	75fb      	strb	r3, [r7, #23]
      break;
 8002050:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800205a:	7dfb      	ldrb	r3, [r7, #23]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a2f      	ldr	r2, [pc, #188]	@ (8002134 <TIM_Base_SetConfig+0xd0>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d00b      	beq.n	8002094 <TIM_Base_SetConfig+0x30>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002082:	d007      	beq.n	8002094 <TIM_Base_SetConfig+0x30>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a2c      	ldr	r2, [pc, #176]	@ (8002138 <TIM_Base_SetConfig+0xd4>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d003      	beq.n	8002094 <TIM_Base_SetConfig+0x30>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a2b      	ldr	r2, [pc, #172]	@ (800213c <TIM_Base_SetConfig+0xd8>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d108      	bne.n	80020a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800209a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a22      	ldr	r2, [pc, #136]	@ (8002134 <TIM_Base_SetConfig+0xd0>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00b      	beq.n	80020c6 <TIM_Base_SetConfig+0x62>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020b4:	d007      	beq.n	80020c6 <TIM_Base_SetConfig+0x62>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a1f      	ldr	r2, [pc, #124]	@ (8002138 <TIM_Base_SetConfig+0xd4>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d003      	beq.n	80020c6 <TIM_Base_SetConfig+0x62>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a1e      	ldr	r2, [pc, #120]	@ (800213c <TIM_Base_SetConfig+0xd8>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d108      	bne.n	80020d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a0d      	ldr	r2, [pc, #52]	@ (8002134 <TIM_Base_SetConfig+0xd0>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d103      	bne.n	800210c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	691a      	ldr	r2, [r3, #16]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d005      	beq.n	800212a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	f023 0201 	bic.w	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	611a      	str	r2, [r3, #16]
  }
}
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr
 8002134:	40012c00 	.word	0x40012c00
 8002138:	40000400 	.word	0x40000400
 800213c:	40000800 	.word	0x40000800

08002140 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002140:	b480      	push	{r7}
 8002142:	b087      	sub	sp, #28
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a1b      	ldr	r3, [r3, #32]
 800214e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	f023 0201 	bic.w	r2, r3, #1
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800216e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f023 0303 	bic.w	r3, r3, #3
 8002176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	4313      	orrs	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f023 0302 	bic.w	r3, r3, #2
 8002188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	4313      	orrs	r3, r2
 8002192:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	4a1c      	ldr	r2, [pc, #112]	@ (8002208 <TIM_OC1_SetConfig+0xc8>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d10c      	bne.n	80021b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f023 0308 	bic.w	r3, r3, #8
 80021a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	f023 0304 	bic.w	r3, r3, #4
 80021b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a13      	ldr	r2, [pc, #76]	@ (8002208 <TIM_OC1_SetConfig+0xc8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d111      	bne.n	80021e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80021c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80021cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	699b      	ldr	r3, [r3, #24]
 80021dc:	693a      	ldr	r2, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	621a      	str	r2, [r3, #32]
}
 80021fc:	bf00      	nop
 80021fe:	371c      	adds	r7, #28
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40012c00 	.word	0x40012c00

0800220c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800220c:	b480      	push	{r7}
 800220e:	b087      	sub	sp, #28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	f023 0210 	bic.w	r2, r3, #16
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800223a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	021b      	lsls	r3, r3, #8
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	4313      	orrs	r3, r2
 800224e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	f023 0320 	bic.w	r3, r3, #32
 8002256:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	011b      	lsls	r3, r3, #4
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	4313      	orrs	r3, r2
 8002262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a1d      	ldr	r2, [pc, #116]	@ (80022dc <TIM_OC2_SetConfig+0xd0>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d10d      	bne.n	8002288 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	011b      	lsls	r3, r3, #4
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	4313      	orrs	r3, r2
 800227e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002286:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a14      	ldr	r2, [pc, #80]	@ (80022dc <TIM_OC2_SetConfig+0xd0>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d113      	bne.n	80022b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002296:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800229e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	621a      	str	r2, [r3, #32]
}
 80022d2:	bf00      	nop
 80022d4:	371c      	adds	r7, #28
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr
 80022dc:	40012c00 	.word	0x40012c00

080022e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b087      	sub	sp, #28
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800230e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f023 0303 	bic.w	r3, r3, #3
 8002316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68fa      	ldr	r2, [r7, #12]
 800231e:	4313      	orrs	r3, r2
 8002320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	021b      	lsls	r3, r3, #8
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	4313      	orrs	r3, r2
 8002334:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a1d      	ldr	r2, [pc, #116]	@ (80023b0 <TIM_OC3_SetConfig+0xd0>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d10d      	bne.n	800235a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002344:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	021b      	lsls	r3, r3, #8
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	4313      	orrs	r3, r2
 8002350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a14      	ldr	r2, [pc, #80]	@ (80023b0 <TIM_OC3_SetConfig+0xd0>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d113      	bne.n	800238a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	011b      	lsls	r3, r3, #4
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	693a      	ldr	r2, [r7, #16]
 800238e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	621a      	str	r2, [r3, #32]
}
 80023a4:	bf00      	nop
 80023a6:	371c      	adds	r7, #28
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40012c00 	.word	0x40012c00

080023b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b087      	sub	sp, #28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a1b      	ldr	r3, [r3, #32]
 80023c2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	021b      	lsls	r3, r3, #8
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80023fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	031b      	lsls	r3, r3, #12
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4313      	orrs	r3, r2
 800240a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a0f      	ldr	r2, [pc, #60]	@ (800244c <TIM_OC4_SetConfig+0x98>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d109      	bne.n	8002428 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800241a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	695b      	ldr	r3, [r3, #20]
 8002420:	019b      	lsls	r3, r3, #6
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	4313      	orrs	r3, r2
 8002426:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	621a      	str	r2, [r3, #32]
}
 8002442:	bf00      	nop
 8002444:	371c      	adds	r7, #28
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr
 800244c:	40012c00 	.word	0x40012c00

08002450 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002450:	b480      	push	{r7}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	f003 031f 	and.w	r3, r3, #31
 8002462:	2201      	movs	r2, #1
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a1a      	ldr	r2, [r3, #32]
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	43db      	mvns	r3, r3
 8002472:	401a      	ands	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a1a      	ldr	r2, [r3, #32]
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	f003 031f 	and.w	r3, r3, #31
 8002482:	6879      	ldr	r1, [r7, #4]
 8002484:	fa01 f303 	lsl.w	r3, r1, r3
 8002488:	431a      	orrs	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	621a      	str	r2, [r3, #32]
}
 800248e:	bf00      	nop
 8002490:	371c      	adds	r7, #28
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr

08002498 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d101      	bne.n	80024b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80024ac:	2302      	movs	r3, #2
 80024ae:	e046      	b.n	800253e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2202      	movs	r2, #2
 80024bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a16      	ldr	r2, [pc, #88]	@ (8002548 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d00e      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024fc:	d009      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a12      	ldr	r2, [pc, #72]	@ (800254c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d004      	beq.n	8002512 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a10      	ldr	r2, [pc, #64]	@ (8002550 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10c      	bne.n	800252c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002518:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	4313      	orrs	r3, r2
 8002522:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr
 8002548:	40012c00 	.word	0x40012c00
 800254c:	40000400 	.word	0x40000400
 8002550:	40000800 	.word	0x40000800

08002554 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002568:	2b01      	cmp	r3, #1
 800256a:	d101      	bne.n	8002570 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800256c:	2302      	movs	r3, #2
 800256e:	e03d      	b.n	80025ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	4313      	orrs	r3, r2
 8002592:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	4313      	orrs	r3, r2
 80025a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bc80      	pop	{r7}
 80025f4:	4770      	bx	lr
	...

080025f8 <siprintf>:
 80025f8:	b40e      	push	{r1, r2, r3}
 80025fa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80025fe:	b510      	push	{r4, lr}
 8002600:	2400      	movs	r4, #0
 8002602:	b09d      	sub	sp, #116	@ 0x74
 8002604:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002606:	9002      	str	r0, [sp, #8]
 8002608:	9006      	str	r0, [sp, #24]
 800260a:	9107      	str	r1, [sp, #28]
 800260c:	9104      	str	r1, [sp, #16]
 800260e:	4809      	ldr	r0, [pc, #36]	@ (8002634 <siprintf+0x3c>)
 8002610:	4909      	ldr	r1, [pc, #36]	@ (8002638 <siprintf+0x40>)
 8002612:	f853 2b04 	ldr.w	r2, [r3], #4
 8002616:	9105      	str	r1, [sp, #20]
 8002618:	6800      	ldr	r0, [r0, #0]
 800261a:	a902      	add	r1, sp, #8
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002620:	f000 f992 	bl	8002948 <_svfiprintf_r>
 8002624:	9b02      	ldr	r3, [sp, #8]
 8002626:	701c      	strb	r4, [r3, #0]
 8002628:	b01d      	add	sp, #116	@ 0x74
 800262a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800262e:	b003      	add	sp, #12
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	20000034 	.word	0x20000034
 8002638:	ffff0208 	.word	0xffff0208

0800263c <memset>:
 800263c:	4603      	mov	r3, r0
 800263e:	4402      	add	r2, r0
 8002640:	4293      	cmp	r3, r2
 8002642:	d100      	bne.n	8002646 <memset+0xa>
 8002644:	4770      	bx	lr
 8002646:	f803 1b01 	strb.w	r1, [r3], #1
 800264a:	e7f9      	b.n	8002640 <memset+0x4>

0800264c <__errno>:
 800264c:	4b01      	ldr	r3, [pc, #4]	@ (8002654 <__errno+0x8>)
 800264e:	6818      	ldr	r0, [r3, #0]
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	20000034 	.word	0x20000034

08002658 <__libc_init_array>:
 8002658:	b570      	push	{r4, r5, r6, lr}
 800265a:	2600      	movs	r6, #0
 800265c:	4d0c      	ldr	r5, [pc, #48]	@ (8002690 <__libc_init_array+0x38>)
 800265e:	4c0d      	ldr	r4, [pc, #52]	@ (8002694 <__libc_init_array+0x3c>)
 8002660:	1b64      	subs	r4, r4, r5
 8002662:	10a4      	asrs	r4, r4, #2
 8002664:	42a6      	cmp	r6, r4
 8002666:	d109      	bne.n	800267c <__libc_init_array+0x24>
 8002668:	f000 fc76 	bl	8002f58 <_init>
 800266c:	2600      	movs	r6, #0
 800266e:	4d0a      	ldr	r5, [pc, #40]	@ (8002698 <__libc_init_array+0x40>)
 8002670:	4c0a      	ldr	r4, [pc, #40]	@ (800269c <__libc_init_array+0x44>)
 8002672:	1b64      	subs	r4, r4, r5
 8002674:	10a4      	asrs	r4, r4, #2
 8002676:	42a6      	cmp	r6, r4
 8002678:	d105      	bne.n	8002686 <__libc_init_array+0x2e>
 800267a:	bd70      	pop	{r4, r5, r6, pc}
 800267c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002680:	4798      	blx	r3
 8002682:	3601      	adds	r6, #1
 8002684:	e7ee      	b.n	8002664 <__libc_init_array+0xc>
 8002686:	f855 3b04 	ldr.w	r3, [r5], #4
 800268a:	4798      	blx	r3
 800268c:	3601      	adds	r6, #1
 800268e:	e7f2      	b.n	8002676 <__libc_init_array+0x1e>
 8002690:	08003098 	.word	0x08003098
 8002694:	08003098 	.word	0x08003098
 8002698:	08003098 	.word	0x08003098
 800269c:	0800309c 	.word	0x0800309c

080026a0 <__retarget_lock_acquire_recursive>:
 80026a0:	4770      	bx	lr

080026a2 <__retarget_lock_release_recursive>:
 80026a2:	4770      	bx	lr

080026a4 <_free_r>:
 80026a4:	b538      	push	{r3, r4, r5, lr}
 80026a6:	4605      	mov	r5, r0
 80026a8:	2900      	cmp	r1, #0
 80026aa:	d040      	beq.n	800272e <_free_r+0x8a>
 80026ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026b0:	1f0c      	subs	r4, r1, #4
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	bfb8      	it	lt
 80026b6:	18e4      	addlt	r4, r4, r3
 80026b8:	f000 f8de 	bl	8002878 <__malloc_lock>
 80026bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002730 <_free_r+0x8c>)
 80026be:	6813      	ldr	r3, [r2, #0]
 80026c0:	b933      	cbnz	r3, 80026d0 <_free_r+0x2c>
 80026c2:	6063      	str	r3, [r4, #4]
 80026c4:	6014      	str	r4, [r2, #0]
 80026c6:	4628      	mov	r0, r5
 80026c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80026cc:	f000 b8da 	b.w	8002884 <__malloc_unlock>
 80026d0:	42a3      	cmp	r3, r4
 80026d2:	d908      	bls.n	80026e6 <_free_r+0x42>
 80026d4:	6820      	ldr	r0, [r4, #0]
 80026d6:	1821      	adds	r1, r4, r0
 80026d8:	428b      	cmp	r3, r1
 80026da:	bf01      	itttt	eq
 80026dc:	6819      	ldreq	r1, [r3, #0]
 80026de:	685b      	ldreq	r3, [r3, #4]
 80026e0:	1809      	addeq	r1, r1, r0
 80026e2:	6021      	streq	r1, [r4, #0]
 80026e4:	e7ed      	b.n	80026c2 <_free_r+0x1e>
 80026e6:	461a      	mov	r2, r3
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	b10b      	cbz	r3, 80026f0 <_free_r+0x4c>
 80026ec:	42a3      	cmp	r3, r4
 80026ee:	d9fa      	bls.n	80026e6 <_free_r+0x42>
 80026f0:	6811      	ldr	r1, [r2, #0]
 80026f2:	1850      	adds	r0, r2, r1
 80026f4:	42a0      	cmp	r0, r4
 80026f6:	d10b      	bne.n	8002710 <_free_r+0x6c>
 80026f8:	6820      	ldr	r0, [r4, #0]
 80026fa:	4401      	add	r1, r0
 80026fc:	1850      	adds	r0, r2, r1
 80026fe:	4283      	cmp	r3, r0
 8002700:	6011      	str	r1, [r2, #0]
 8002702:	d1e0      	bne.n	80026c6 <_free_r+0x22>
 8002704:	6818      	ldr	r0, [r3, #0]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	4408      	add	r0, r1
 800270a:	6010      	str	r0, [r2, #0]
 800270c:	6053      	str	r3, [r2, #4]
 800270e:	e7da      	b.n	80026c6 <_free_r+0x22>
 8002710:	d902      	bls.n	8002718 <_free_r+0x74>
 8002712:	230c      	movs	r3, #12
 8002714:	602b      	str	r3, [r5, #0]
 8002716:	e7d6      	b.n	80026c6 <_free_r+0x22>
 8002718:	6820      	ldr	r0, [r4, #0]
 800271a:	1821      	adds	r1, r4, r0
 800271c:	428b      	cmp	r3, r1
 800271e:	bf01      	itttt	eq
 8002720:	6819      	ldreq	r1, [r3, #0]
 8002722:	685b      	ldreq	r3, [r3, #4]
 8002724:	1809      	addeq	r1, r1, r0
 8002726:	6021      	streq	r1, [r4, #0]
 8002728:	6063      	str	r3, [r4, #4]
 800272a:	6054      	str	r4, [r2, #4]
 800272c:	e7cb      	b.n	80026c6 <_free_r+0x22>
 800272e:	bd38      	pop	{r3, r4, r5, pc}
 8002730:	20000288 	.word	0x20000288

08002734 <sbrk_aligned>:
 8002734:	b570      	push	{r4, r5, r6, lr}
 8002736:	4e0f      	ldr	r6, [pc, #60]	@ (8002774 <sbrk_aligned+0x40>)
 8002738:	460c      	mov	r4, r1
 800273a:	6831      	ldr	r1, [r6, #0]
 800273c:	4605      	mov	r5, r0
 800273e:	b911      	cbnz	r1, 8002746 <sbrk_aligned+0x12>
 8002740:	f000 fba8 	bl	8002e94 <_sbrk_r>
 8002744:	6030      	str	r0, [r6, #0]
 8002746:	4621      	mov	r1, r4
 8002748:	4628      	mov	r0, r5
 800274a:	f000 fba3 	bl	8002e94 <_sbrk_r>
 800274e:	1c43      	adds	r3, r0, #1
 8002750:	d103      	bne.n	800275a <sbrk_aligned+0x26>
 8002752:	f04f 34ff 	mov.w	r4, #4294967295
 8002756:	4620      	mov	r0, r4
 8002758:	bd70      	pop	{r4, r5, r6, pc}
 800275a:	1cc4      	adds	r4, r0, #3
 800275c:	f024 0403 	bic.w	r4, r4, #3
 8002760:	42a0      	cmp	r0, r4
 8002762:	d0f8      	beq.n	8002756 <sbrk_aligned+0x22>
 8002764:	1a21      	subs	r1, r4, r0
 8002766:	4628      	mov	r0, r5
 8002768:	f000 fb94 	bl	8002e94 <_sbrk_r>
 800276c:	3001      	adds	r0, #1
 800276e:	d1f2      	bne.n	8002756 <sbrk_aligned+0x22>
 8002770:	e7ef      	b.n	8002752 <sbrk_aligned+0x1e>
 8002772:	bf00      	nop
 8002774:	20000284 	.word	0x20000284

08002778 <_malloc_r>:
 8002778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800277c:	1ccd      	adds	r5, r1, #3
 800277e:	f025 0503 	bic.w	r5, r5, #3
 8002782:	3508      	adds	r5, #8
 8002784:	2d0c      	cmp	r5, #12
 8002786:	bf38      	it	cc
 8002788:	250c      	movcc	r5, #12
 800278a:	2d00      	cmp	r5, #0
 800278c:	4606      	mov	r6, r0
 800278e:	db01      	blt.n	8002794 <_malloc_r+0x1c>
 8002790:	42a9      	cmp	r1, r5
 8002792:	d904      	bls.n	800279e <_malloc_r+0x26>
 8002794:	230c      	movs	r3, #12
 8002796:	6033      	str	r3, [r6, #0]
 8002798:	2000      	movs	r0, #0
 800279a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800279e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002874 <_malloc_r+0xfc>
 80027a2:	f000 f869 	bl	8002878 <__malloc_lock>
 80027a6:	f8d8 3000 	ldr.w	r3, [r8]
 80027aa:	461c      	mov	r4, r3
 80027ac:	bb44      	cbnz	r4, 8002800 <_malloc_r+0x88>
 80027ae:	4629      	mov	r1, r5
 80027b0:	4630      	mov	r0, r6
 80027b2:	f7ff ffbf 	bl	8002734 <sbrk_aligned>
 80027b6:	1c43      	adds	r3, r0, #1
 80027b8:	4604      	mov	r4, r0
 80027ba:	d158      	bne.n	800286e <_malloc_r+0xf6>
 80027bc:	f8d8 4000 	ldr.w	r4, [r8]
 80027c0:	4627      	mov	r7, r4
 80027c2:	2f00      	cmp	r7, #0
 80027c4:	d143      	bne.n	800284e <_malloc_r+0xd6>
 80027c6:	2c00      	cmp	r4, #0
 80027c8:	d04b      	beq.n	8002862 <_malloc_r+0xea>
 80027ca:	6823      	ldr	r3, [r4, #0]
 80027cc:	4639      	mov	r1, r7
 80027ce:	4630      	mov	r0, r6
 80027d0:	eb04 0903 	add.w	r9, r4, r3
 80027d4:	f000 fb5e 	bl	8002e94 <_sbrk_r>
 80027d8:	4581      	cmp	r9, r0
 80027da:	d142      	bne.n	8002862 <_malloc_r+0xea>
 80027dc:	6821      	ldr	r1, [r4, #0]
 80027de:	4630      	mov	r0, r6
 80027e0:	1a6d      	subs	r5, r5, r1
 80027e2:	4629      	mov	r1, r5
 80027e4:	f7ff ffa6 	bl	8002734 <sbrk_aligned>
 80027e8:	3001      	adds	r0, #1
 80027ea:	d03a      	beq.n	8002862 <_malloc_r+0xea>
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	442b      	add	r3, r5
 80027f0:	6023      	str	r3, [r4, #0]
 80027f2:	f8d8 3000 	ldr.w	r3, [r8]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	bb62      	cbnz	r2, 8002854 <_malloc_r+0xdc>
 80027fa:	f8c8 7000 	str.w	r7, [r8]
 80027fe:	e00f      	b.n	8002820 <_malloc_r+0xa8>
 8002800:	6822      	ldr	r2, [r4, #0]
 8002802:	1b52      	subs	r2, r2, r5
 8002804:	d420      	bmi.n	8002848 <_malloc_r+0xd0>
 8002806:	2a0b      	cmp	r2, #11
 8002808:	d917      	bls.n	800283a <_malloc_r+0xc2>
 800280a:	1961      	adds	r1, r4, r5
 800280c:	42a3      	cmp	r3, r4
 800280e:	6025      	str	r5, [r4, #0]
 8002810:	bf18      	it	ne
 8002812:	6059      	strne	r1, [r3, #4]
 8002814:	6863      	ldr	r3, [r4, #4]
 8002816:	bf08      	it	eq
 8002818:	f8c8 1000 	streq.w	r1, [r8]
 800281c:	5162      	str	r2, [r4, r5]
 800281e:	604b      	str	r3, [r1, #4]
 8002820:	4630      	mov	r0, r6
 8002822:	f000 f82f 	bl	8002884 <__malloc_unlock>
 8002826:	f104 000b 	add.w	r0, r4, #11
 800282a:	1d23      	adds	r3, r4, #4
 800282c:	f020 0007 	bic.w	r0, r0, #7
 8002830:	1ac2      	subs	r2, r0, r3
 8002832:	bf1c      	itt	ne
 8002834:	1a1b      	subne	r3, r3, r0
 8002836:	50a3      	strne	r3, [r4, r2]
 8002838:	e7af      	b.n	800279a <_malloc_r+0x22>
 800283a:	6862      	ldr	r2, [r4, #4]
 800283c:	42a3      	cmp	r3, r4
 800283e:	bf0c      	ite	eq
 8002840:	f8c8 2000 	streq.w	r2, [r8]
 8002844:	605a      	strne	r2, [r3, #4]
 8002846:	e7eb      	b.n	8002820 <_malloc_r+0xa8>
 8002848:	4623      	mov	r3, r4
 800284a:	6864      	ldr	r4, [r4, #4]
 800284c:	e7ae      	b.n	80027ac <_malloc_r+0x34>
 800284e:	463c      	mov	r4, r7
 8002850:	687f      	ldr	r7, [r7, #4]
 8002852:	e7b6      	b.n	80027c2 <_malloc_r+0x4a>
 8002854:	461a      	mov	r2, r3
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	42a3      	cmp	r3, r4
 800285a:	d1fb      	bne.n	8002854 <_malloc_r+0xdc>
 800285c:	2300      	movs	r3, #0
 800285e:	6053      	str	r3, [r2, #4]
 8002860:	e7de      	b.n	8002820 <_malloc_r+0xa8>
 8002862:	230c      	movs	r3, #12
 8002864:	4630      	mov	r0, r6
 8002866:	6033      	str	r3, [r6, #0]
 8002868:	f000 f80c 	bl	8002884 <__malloc_unlock>
 800286c:	e794      	b.n	8002798 <_malloc_r+0x20>
 800286e:	6005      	str	r5, [r0, #0]
 8002870:	e7d6      	b.n	8002820 <_malloc_r+0xa8>
 8002872:	bf00      	nop
 8002874:	20000288 	.word	0x20000288

08002878 <__malloc_lock>:
 8002878:	4801      	ldr	r0, [pc, #4]	@ (8002880 <__malloc_lock+0x8>)
 800287a:	f7ff bf11 	b.w	80026a0 <__retarget_lock_acquire_recursive>
 800287e:	bf00      	nop
 8002880:	20000280 	.word	0x20000280

08002884 <__malloc_unlock>:
 8002884:	4801      	ldr	r0, [pc, #4]	@ (800288c <__malloc_unlock+0x8>)
 8002886:	f7ff bf0c 	b.w	80026a2 <__retarget_lock_release_recursive>
 800288a:	bf00      	nop
 800288c:	20000280 	.word	0x20000280

08002890 <__ssputs_r>:
 8002890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002894:	461f      	mov	r7, r3
 8002896:	688e      	ldr	r6, [r1, #8]
 8002898:	4682      	mov	sl, r0
 800289a:	42be      	cmp	r6, r7
 800289c:	460c      	mov	r4, r1
 800289e:	4690      	mov	r8, r2
 80028a0:	680b      	ldr	r3, [r1, #0]
 80028a2:	d82d      	bhi.n	8002900 <__ssputs_r+0x70>
 80028a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80028a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80028ac:	d026      	beq.n	80028fc <__ssputs_r+0x6c>
 80028ae:	6965      	ldr	r5, [r4, #20]
 80028b0:	6909      	ldr	r1, [r1, #16]
 80028b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80028b6:	eba3 0901 	sub.w	r9, r3, r1
 80028ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80028be:	1c7b      	adds	r3, r7, #1
 80028c0:	444b      	add	r3, r9
 80028c2:	106d      	asrs	r5, r5, #1
 80028c4:	429d      	cmp	r5, r3
 80028c6:	bf38      	it	cc
 80028c8:	461d      	movcc	r5, r3
 80028ca:	0553      	lsls	r3, r2, #21
 80028cc:	d527      	bpl.n	800291e <__ssputs_r+0x8e>
 80028ce:	4629      	mov	r1, r5
 80028d0:	f7ff ff52 	bl	8002778 <_malloc_r>
 80028d4:	4606      	mov	r6, r0
 80028d6:	b360      	cbz	r0, 8002932 <__ssputs_r+0xa2>
 80028d8:	464a      	mov	r2, r9
 80028da:	6921      	ldr	r1, [r4, #16]
 80028dc:	f000 faf8 	bl	8002ed0 <memcpy>
 80028e0:	89a3      	ldrh	r3, [r4, #12]
 80028e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80028e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028ea:	81a3      	strh	r3, [r4, #12]
 80028ec:	6126      	str	r6, [r4, #16]
 80028ee:	444e      	add	r6, r9
 80028f0:	6026      	str	r6, [r4, #0]
 80028f2:	463e      	mov	r6, r7
 80028f4:	6165      	str	r5, [r4, #20]
 80028f6:	eba5 0509 	sub.w	r5, r5, r9
 80028fa:	60a5      	str	r5, [r4, #8]
 80028fc:	42be      	cmp	r6, r7
 80028fe:	d900      	bls.n	8002902 <__ssputs_r+0x72>
 8002900:	463e      	mov	r6, r7
 8002902:	4632      	mov	r2, r6
 8002904:	4641      	mov	r1, r8
 8002906:	6820      	ldr	r0, [r4, #0]
 8002908:	f000 faaa 	bl	8002e60 <memmove>
 800290c:	2000      	movs	r0, #0
 800290e:	68a3      	ldr	r3, [r4, #8]
 8002910:	1b9b      	subs	r3, r3, r6
 8002912:	60a3      	str	r3, [r4, #8]
 8002914:	6823      	ldr	r3, [r4, #0]
 8002916:	4433      	add	r3, r6
 8002918:	6023      	str	r3, [r4, #0]
 800291a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800291e:	462a      	mov	r2, r5
 8002920:	f000 fae4 	bl	8002eec <_realloc_r>
 8002924:	4606      	mov	r6, r0
 8002926:	2800      	cmp	r0, #0
 8002928:	d1e0      	bne.n	80028ec <__ssputs_r+0x5c>
 800292a:	4650      	mov	r0, sl
 800292c:	6921      	ldr	r1, [r4, #16]
 800292e:	f7ff feb9 	bl	80026a4 <_free_r>
 8002932:	230c      	movs	r3, #12
 8002934:	f8ca 3000 	str.w	r3, [sl]
 8002938:	89a3      	ldrh	r3, [r4, #12]
 800293a:	f04f 30ff 	mov.w	r0, #4294967295
 800293e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002942:	81a3      	strh	r3, [r4, #12]
 8002944:	e7e9      	b.n	800291a <__ssputs_r+0x8a>
	...

08002948 <_svfiprintf_r>:
 8002948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800294c:	4698      	mov	r8, r3
 800294e:	898b      	ldrh	r3, [r1, #12]
 8002950:	4607      	mov	r7, r0
 8002952:	061b      	lsls	r3, r3, #24
 8002954:	460d      	mov	r5, r1
 8002956:	4614      	mov	r4, r2
 8002958:	b09d      	sub	sp, #116	@ 0x74
 800295a:	d510      	bpl.n	800297e <_svfiprintf_r+0x36>
 800295c:	690b      	ldr	r3, [r1, #16]
 800295e:	b973      	cbnz	r3, 800297e <_svfiprintf_r+0x36>
 8002960:	2140      	movs	r1, #64	@ 0x40
 8002962:	f7ff ff09 	bl	8002778 <_malloc_r>
 8002966:	6028      	str	r0, [r5, #0]
 8002968:	6128      	str	r0, [r5, #16]
 800296a:	b930      	cbnz	r0, 800297a <_svfiprintf_r+0x32>
 800296c:	230c      	movs	r3, #12
 800296e:	603b      	str	r3, [r7, #0]
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	b01d      	add	sp, #116	@ 0x74
 8002976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800297a:	2340      	movs	r3, #64	@ 0x40
 800297c:	616b      	str	r3, [r5, #20]
 800297e:	2300      	movs	r3, #0
 8002980:	9309      	str	r3, [sp, #36]	@ 0x24
 8002982:	2320      	movs	r3, #32
 8002984:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002988:	2330      	movs	r3, #48	@ 0x30
 800298a:	f04f 0901 	mov.w	r9, #1
 800298e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002992:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002b2c <_svfiprintf_r+0x1e4>
 8002996:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800299a:	4623      	mov	r3, r4
 800299c:	469a      	mov	sl, r3
 800299e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029a2:	b10a      	cbz	r2, 80029a8 <_svfiprintf_r+0x60>
 80029a4:	2a25      	cmp	r2, #37	@ 0x25
 80029a6:	d1f9      	bne.n	800299c <_svfiprintf_r+0x54>
 80029a8:	ebba 0b04 	subs.w	fp, sl, r4
 80029ac:	d00b      	beq.n	80029c6 <_svfiprintf_r+0x7e>
 80029ae:	465b      	mov	r3, fp
 80029b0:	4622      	mov	r2, r4
 80029b2:	4629      	mov	r1, r5
 80029b4:	4638      	mov	r0, r7
 80029b6:	f7ff ff6b 	bl	8002890 <__ssputs_r>
 80029ba:	3001      	adds	r0, #1
 80029bc:	f000 80a7 	beq.w	8002b0e <_svfiprintf_r+0x1c6>
 80029c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80029c2:	445a      	add	r2, fp
 80029c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80029c6:	f89a 3000 	ldrb.w	r3, [sl]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 809f 	beq.w	8002b0e <_svfiprintf_r+0x1c6>
 80029d0:	2300      	movs	r3, #0
 80029d2:	f04f 32ff 	mov.w	r2, #4294967295
 80029d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80029da:	f10a 0a01 	add.w	sl, sl, #1
 80029de:	9304      	str	r3, [sp, #16]
 80029e0:	9307      	str	r3, [sp, #28]
 80029e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80029e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80029e8:	4654      	mov	r4, sl
 80029ea:	2205      	movs	r2, #5
 80029ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029f0:	484e      	ldr	r0, [pc, #312]	@ (8002b2c <_svfiprintf_r+0x1e4>)
 80029f2:	f000 fa5f 	bl	8002eb4 <memchr>
 80029f6:	9a04      	ldr	r2, [sp, #16]
 80029f8:	b9d8      	cbnz	r0, 8002a32 <_svfiprintf_r+0xea>
 80029fa:	06d0      	lsls	r0, r2, #27
 80029fc:	bf44      	itt	mi
 80029fe:	2320      	movmi	r3, #32
 8002a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a04:	0711      	lsls	r1, r2, #28
 8002a06:	bf44      	itt	mi
 8002a08:	232b      	movmi	r3, #43	@ 0x2b
 8002a0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8002a12:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a14:	d015      	beq.n	8002a42 <_svfiprintf_r+0xfa>
 8002a16:	4654      	mov	r4, sl
 8002a18:	2000      	movs	r0, #0
 8002a1a:	f04f 0c0a 	mov.w	ip, #10
 8002a1e:	9a07      	ldr	r2, [sp, #28]
 8002a20:	4621      	mov	r1, r4
 8002a22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a26:	3b30      	subs	r3, #48	@ 0x30
 8002a28:	2b09      	cmp	r3, #9
 8002a2a:	d94b      	bls.n	8002ac4 <_svfiprintf_r+0x17c>
 8002a2c:	b1b0      	cbz	r0, 8002a5c <_svfiprintf_r+0x114>
 8002a2e:	9207      	str	r2, [sp, #28]
 8002a30:	e014      	b.n	8002a5c <_svfiprintf_r+0x114>
 8002a32:	eba0 0308 	sub.w	r3, r0, r8
 8002a36:	fa09 f303 	lsl.w	r3, r9, r3
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	46a2      	mov	sl, r4
 8002a3e:	9304      	str	r3, [sp, #16]
 8002a40:	e7d2      	b.n	80029e8 <_svfiprintf_r+0xa0>
 8002a42:	9b03      	ldr	r3, [sp, #12]
 8002a44:	1d19      	adds	r1, r3, #4
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	9103      	str	r1, [sp, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	bfbb      	ittet	lt
 8002a4e:	425b      	neglt	r3, r3
 8002a50:	f042 0202 	orrlt.w	r2, r2, #2
 8002a54:	9307      	strge	r3, [sp, #28]
 8002a56:	9307      	strlt	r3, [sp, #28]
 8002a58:	bfb8      	it	lt
 8002a5a:	9204      	strlt	r2, [sp, #16]
 8002a5c:	7823      	ldrb	r3, [r4, #0]
 8002a5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8002a60:	d10a      	bne.n	8002a78 <_svfiprintf_r+0x130>
 8002a62:	7863      	ldrb	r3, [r4, #1]
 8002a64:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a66:	d132      	bne.n	8002ace <_svfiprintf_r+0x186>
 8002a68:	9b03      	ldr	r3, [sp, #12]
 8002a6a:	3402      	adds	r4, #2
 8002a6c:	1d1a      	adds	r2, r3, #4
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	9203      	str	r2, [sp, #12]
 8002a72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002a76:	9305      	str	r3, [sp, #20]
 8002a78:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002b30 <_svfiprintf_r+0x1e8>
 8002a7c:	2203      	movs	r2, #3
 8002a7e:	4650      	mov	r0, sl
 8002a80:	7821      	ldrb	r1, [r4, #0]
 8002a82:	f000 fa17 	bl	8002eb4 <memchr>
 8002a86:	b138      	cbz	r0, 8002a98 <_svfiprintf_r+0x150>
 8002a88:	2240      	movs	r2, #64	@ 0x40
 8002a8a:	9b04      	ldr	r3, [sp, #16]
 8002a8c:	eba0 000a 	sub.w	r0, r0, sl
 8002a90:	4082      	lsls	r2, r0
 8002a92:	4313      	orrs	r3, r2
 8002a94:	3401      	adds	r4, #1
 8002a96:	9304      	str	r3, [sp, #16]
 8002a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a9c:	2206      	movs	r2, #6
 8002a9e:	4825      	ldr	r0, [pc, #148]	@ (8002b34 <_svfiprintf_r+0x1ec>)
 8002aa0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002aa4:	f000 fa06 	bl	8002eb4 <memchr>
 8002aa8:	2800      	cmp	r0, #0
 8002aaa:	d036      	beq.n	8002b1a <_svfiprintf_r+0x1d2>
 8002aac:	4b22      	ldr	r3, [pc, #136]	@ (8002b38 <_svfiprintf_r+0x1f0>)
 8002aae:	bb1b      	cbnz	r3, 8002af8 <_svfiprintf_r+0x1b0>
 8002ab0:	9b03      	ldr	r3, [sp, #12]
 8002ab2:	3307      	adds	r3, #7
 8002ab4:	f023 0307 	bic.w	r3, r3, #7
 8002ab8:	3308      	adds	r3, #8
 8002aba:	9303      	str	r3, [sp, #12]
 8002abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002abe:	4433      	add	r3, r6
 8002ac0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ac2:	e76a      	b.n	800299a <_svfiprintf_r+0x52>
 8002ac4:	460c      	mov	r4, r1
 8002ac6:	2001      	movs	r0, #1
 8002ac8:	fb0c 3202 	mla	r2, ip, r2, r3
 8002acc:	e7a8      	b.n	8002a20 <_svfiprintf_r+0xd8>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	f04f 0c0a 	mov.w	ip, #10
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	3401      	adds	r4, #1
 8002ad8:	9305      	str	r3, [sp, #20]
 8002ada:	4620      	mov	r0, r4
 8002adc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002ae0:	3a30      	subs	r2, #48	@ 0x30
 8002ae2:	2a09      	cmp	r2, #9
 8002ae4:	d903      	bls.n	8002aee <_svfiprintf_r+0x1a6>
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0c6      	beq.n	8002a78 <_svfiprintf_r+0x130>
 8002aea:	9105      	str	r1, [sp, #20]
 8002aec:	e7c4      	b.n	8002a78 <_svfiprintf_r+0x130>
 8002aee:	4604      	mov	r4, r0
 8002af0:	2301      	movs	r3, #1
 8002af2:	fb0c 2101 	mla	r1, ip, r1, r2
 8002af6:	e7f0      	b.n	8002ada <_svfiprintf_r+0x192>
 8002af8:	ab03      	add	r3, sp, #12
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	462a      	mov	r2, r5
 8002afe:	4638      	mov	r0, r7
 8002b00:	4b0e      	ldr	r3, [pc, #56]	@ (8002b3c <_svfiprintf_r+0x1f4>)
 8002b02:	a904      	add	r1, sp, #16
 8002b04:	f3af 8000 	nop.w
 8002b08:	1c42      	adds	r2, r0, #1
 8002b0a:	4606      	mov	r6, r0
 8002b0c:	d1d6      	bne.n	8002abc <_svfiprintf_r+0x174>
 8002b0e:	89ab      	ldrh	r3, [r5, #12]
 8002b10:	065b      	lsls	r3, r3, #25
 8002b12:	f53f af2d 	bmi.w	8002970 <_svfiprintf_r+0x28>
 8002b16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002b18:	e72c      	b.n	8002974 <_svfiprintf_r+0x2c>
 8002b1a:	ab03      	add	r3, sp, #12
 8002b1c:	9300      	str	r3, [sp, #0]
 8002b1e:	462a      	mov	r2, r5
 8002b20:	4638      	mov	r0, r7
 8002b22:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <_svfiprintf_r+0x1f4>)
 8002b24:	a904      	add	r1, sp, #16
 8002b26:	f000 f87d 	bl	8002c24 <_printf_i>
 8002b2a:	e7ed      	b.n	8002b08 <_svfiprintf_r+0x1c0>
 8002b2c:	08003062 	.word	0x08003062
 8002b30:	08003068 	.word	0x08003068
 8002b34:	0800306c 	.word	0x0800306c
 8002b38:	00000000 	.word	0x00000000
 8002b3c:	08002891 	.word	0x08002891

08002b40 <_printf_common>:
 8002b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b44:	4616      	mov	r6, r2
 8002b46:	4698      	mov	r8, r3
 8002b48:	688a      	ldr	r2, [r1, #8]
 8002b4a:	690b      	ldr	r3, [r1, #16]
 8002b4c:	4607      	mov	r7, r0
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	bfb8      	it	lt
 8002b52:	4613      	movlt	r3, r2
 8002b54:	6033      	str	r3, [r6, #0]
 8002b56:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002b5a:	460c      	mov	r4, r1
 8002b5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002b60:	b10a      	cbz	r2, 8002b66 <_printf_common+0x26>
 8002b62:	3301      	adds	r3, #1
 8002b64:	6033      	str	r3, [r6, #0]
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	0699      	lsls	r1, r3, #26
 8002b6a:	bf42      	ittt	mi
 8002b6c:	6833      	ldrmi	r3, [r6, #0]
 8002b6e:	3302      	addmi	r3, #2
 8002b70:	6033      	strmi	r3, [r6, #0]
 8002b72:	6825      	ldr	r5, [r4, #0]
 8002b74:	f015 0506 	ands.w	r5, r5, #6
 8002b78:	d106      	bne.n	8002b88 <_printf_common+0x48>
 8002b7a:	f104 0a19 	add.w	sl, r4, #25
 8002b7e:	68e3      	ldr	r3, [r4, #12]
 8002b80:	6832      	ldr	r2, [r6, #0]
 8002b82:	1a9b      	subs	r3, r3, r2
 8002b84:	42ab      	cmp	r3, r5
 8002b86:	dc2b      	bgt.n	8002be0 <_printf_common+0xa0>
 8002b88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002b8c:	6822      	ldr	r2, [r4, #0]
 8002b8e:	3b00      	subs	r3, #0
 8002b90:	bf18      	it	ne
 8002b92:	2301      	movne	r3, #1
 8002b94:	0692      	lsls	r2, r2, #26
 8002b96:	d430      	bmi.n	8002bfa <_printf_common+0xba>
 8002b98:	4641      	mov	r1, r8
 8002b9a:	4638      	mov	r0, r7
 8002b9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002ba0:	47c8      	blx	r9
 8002ba2:	3001      	adds	r0, #1
 8002ba4:	d023      	beq.n	8002bee <_printf_common+0xae>
 8002ba6:	6823      	ldr	r3, [r4, #0]
 8002ba8:	6922      	ldr	r2, [r4, #16]
 8002baa:	f003 0306 	and.w	r3, r3, #6
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	bf14      	ite	ne
 8002bb2:	2500      	movne	r5, #0
 8002bb4:	6833      	ldreq	r3, [r6, #0]
 8002bb6:	f04f 0600 	mov.w	r6, #0
 8002bba:	bf08      	it	eq
 8002bbc:	68e5      	ldreq	r5, [r4, #12]
 8002bbe:	f104 041a 	add.w	r4, r4, #26
 8002bc2:	bf08      	it	eq
 8002bc4:	1aed      	subeq	r5, r5, r3
 8002bc6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002bca:	bf08      	it	eq
 8002bcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	bfc4      	itt	gt
 8002bd4:	1a9b      	subgt	r3, r3, r2
 8002bd6:	18ed      	addgt	r5, r5, r3
 8002bd8:	42b5      	cmp	r5, r6
 8002bda:	d11a      	bne.n	8002c12 <_printf_common+0xd2>
 8002bdc:	2000      	movs	r0, #0
 8002bde:	e008      	b.n	8002bf2 <_printf_common+0xb2>
 8002be0:	2301      	movs	r3, #1
 8002be2:	4652      	mov	r2, sl
 8002be4:	4641      	mov	r1, r8
 8002be6:	4638      	mov	r0, r7
 8002be8:	47c8      	blx	r9
 8002bea:	3001      	adds	r0, #1
 8002bec:	d103      	bne.n	8002bf6 <_printf_common+0xb6>
 8002bee:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bf6:	3501      	adds	r5, #1
 8002bf8:	e7c1      	b.n	8002b7e <_printf_common+0x3e>
 8002bfa:	2030      	movs	r0, #48	@ 0x30
 8002bfc:	18e1      	adds	r1, r4, r3
 8002bfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002c02:	1c5a      	adds	r2, r3, #1
 8002c04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002c08:	4422      	add	r2, r4
 8002c0a:	3302      	adds	r3, #2
 8002c0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002c10:	e7c2      	b.n	8002b98 <_printf_common+0x58>
 8002c12:	2301      	movs	r3, #1
 8002c14:	4622      	mov	r2, r4
 8002c16:	4641      	mov	r1, r8
 8002c18:	4638      	mov	r0, r7
 8002c1a:	47c8      	blx	r9
 8002c1c:	3001      	adds	r0, #1
 8002c1e:	d0e6      	beq.n	8002bee <_printf_common+0xae>
 8002c20:	3601      	adds	r6, #1
 8002c22:	e7d9      	b.n	8002bd8 <_printf_common+0x98>

08002c24 <_printf_i>:
 8002c24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c28:	7e0f      	ldrb	r7, [r1, #24]
 8002c2a:	4691      	mov	r9, r2
 8002c2c:	2f78      	cmp	r7, #120	@ 0x78
 8002c2e:	4680      	mov	r8, r0
 8002c30:	460c      	mov	r4, r1
 8002c32:	469a      	mov	sl, r3
 8002c34:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002c36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002c3a:	d807      	bhi.n	8002c4c <_printf_i+0x28>
 8002c3c:	2f62      	cmp	r7, #98	@ 0x62
 8002c3e:	d80a      	bhi.n	8002c56 <_printf_i+0x32>
 8002c40:	2f00      	cmp	r7, #0
 8002c42:	f000 80d1 	beq.w	8002de8 <_printf_i+0x1c4>
 8002c46:	2f58      	cmp	r7, #88	@ 0x58
 8002c48:	f000 80b8 	beq.w	8002dbc <_printf_i+0x198>
 8002c4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002c54:	e03a      	b.n	8002ccc <_printf_i+0xa8>
 8002c56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002c5a:	2b15      	cmp	r3, #21
 8002c5c:	d8f6      	bhi.n	8002c4c <_printf_i+0x28>
 8002c5e:	a101      	add	r1, pc, #4	@ (adr r1, 8002c64 <_printf_i+0x40>)
 8002c60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c64:	08002cbd 	.word	0x08002cbd
 8002c68:	08002cd1 	.word	0x08002cd1
 8002c6c:	08002c4d 	.word	0x08002c4d
 8002c70:	08002c4d 	.word	0x08002c4d
 8002c74:	08002c4d 	.word	0x08002c4d
 8002c78:	08002c4d 	.word	0x08002c4d
 8002c7c:	08002cd1 	.word	0x08002cd1
 8002c80:	08002c4d 	.word	0x08002c4d
 8002c84:	08002c4d 	.word	0x08002c4d
 8002c88:	08002c4d 	.word	0x08002c4d
 8002c8c:	08002c4d 	.word	0x08002c4d
 8002c90:	08002dcf 	.word	0x08002dcf
 8002c94:	08002cfb 	.word	0x08002cfb
 8002c98:	08002d89 	.word	0x08002d89
 8002c9c:	08002c4d 	.word	0x08002c4d
 8002ca0:	08002c4d 	.word	0x08002c4d
 8002ca4:	08002df1 	.word	0x08002df1
 8002ca8:	08002c4d 	.word	0x08002c4d
 8002cac:	08002cfb 	.word	0x08002cfb
 8002cb0:	08002c4d 	.word	0x08002c4d
 8002cb4:	08002c4d 	.word	0x08002c4d
 8002cb8:	08002d91 	.word	0x08002d91
 8002cbc:	6833      	ldr	r3, [r6, #0]
 8002cbe:	1d1a      	adds	r2, r3, #4
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6032      	str	r2, [r6, #0]
 8002cc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002cc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e09c      	b.n	8002e0a <_printf_i+0x1e6>
 8002cd0:	6833      	ldr	r3, [r6, #0]
 8002cd2:	6820      	ldr	r0, [r4, #0]
 8002cd4:	1d19      	adds	r1, r3, #4
 8002cd6:	6031      	str	r1, [r6, #0]
 8002cd8:	0606      	lsls	r6, r0, #24
 8002cda:	d501      	bpl.n	8002ce0 <_printf_i+0xbc>
 8002cdc:	681d      	ldr	r5, [r3, #0]
 8002cde:	e003      	b.n	8002ce8 <_printf_i+0xc4>
 8002ce0:	0645      	lsls	r5, r0, #25
 8002ce2:	d5fb      	bpl.n	8002cdc <_printf_i+0xb8>
 8002ce4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002ce8:	2d00      	cmp	r5, #0
 8002cea:	da03      	bge.n	8002cf4 <_printf_i+0xd0>
 8002cec:	232d      	movs	r3, #45	@ 0x2d
 8002cee:	426d      	negs	r5, r5
 8002cf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002cf4:	230a      	movs	r3, #10
 8002cf6:	4858      	ldr	r0, [pc, #352]	@ (8002e58 <_printf_i+0x234>)
 8002cf8:	e011      	b.n	8002d1e <_printf_i+0xfa>
 8002cfa:	6821      	ldr	r1, [r4, #0]
 8002cfc:	6833      	ldr	r3, [r6, #0]
 8002cfe:	0608      	lsls	r0, r1, #24
 8002d00:	f853 5b04 	ldr.w	r5, [r3], #4
 8002d04:	d402      	bmi.n	8002d0c <_printf_i+0xe8>
 8002d06:	0649      	lsls	r1, r1, #25
 8002d08:	bf48      	it	mi
 8002d0a:	b2ad      	uxthmi	r5, r5
 8002d0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002d0e:	6033      	str	r3, [r6, #0]
 8002d10:	bf14      	ite	ne
 8002d12:	230a      	movne	r3, #10
 8002d14:	2308      	moveq	r3, #8
 8002d16:	4850      	ldr	r0, [pc, #320]	@ (8002e58 <_printf_i+0x234>)
 8002d18:	2100      	movs	r1, #0
 8002d1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002d1e:	6866      	ldr	r6, [r4, #4]
 8002d20:	2e00      	cmp	r6, #0
 8002d22:	60a6      	str	r6, [r4, #8]
 8002d24:	db05      	blt.n	8002d32 <_printf_i+0x10e>
 8002d26:	6821      	ldr	r1, [r4, #0]
 8002d28:	432e      	orrs	r6, r5
 8002d2a:	f021 0104 	bic.w	r1, r1, #4
 8002d2e:	6021      	str	r1, [r4, #0]
 8002d30:	d04b      	beq.n	8002dca <_printf_i+0x1a6>
 8002d32:	4616      	mov	r6, r2
 8002d34:	fbb5 f1f3 	udiv	r1, r5, r3
 8002d38:	fb03 5711 	mls	r7, r3, r1, r5
 8002d3c:	5dc7      	ldrb	r7, [r0, r7]
 8002d3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002d42:	462f      	mov	r7, r5
 8002d44:	42bb      	cmp	r3, r7
 8002d46:	460d      	mov	r5, r1
 8002d48:	d9f4      	bls.n	8002d34 <_printf_i+0x110>
 8002d4a:	2b08      	cmp	r3, #8
 8002d4c:	d10b      	bne.n	8002d66 <_printf_i+0x142>
 8002d4e:	6823      	ldr	r3, [r4, #0]
 8002d50:	07df      	lsls	r7, r3, #31
 8002d52:	d508      	bpl.n	8002d66 <_printf_i+0x142>
 8002d54:	6923      	ldr	r3, [r4, #16]
 8002d56:	6861      	ldr	r1, [r4, #4]
 8002d58:	4299      	cmp	r1, r3
 8002d5a:	bfde      	ittt	le
 8002d5c:	2330      	movle	r3, #48	@ 0x30
 8002d5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002d62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002d66:	1b92      	subs	r2, r2, r6
 8002d68:	6122      	str	r2, [r4, #16]
 8002d6a:	464b      	mov	r3, r9
 8002d6c:	4621      	mov	r1, r4
 8002d6e:	4640      	mov	r0, r8
 8002d70:	f8cd a000 	str.w	sl, [sp]
 8002d74:	aa03      	add	r2, sp, #12
 8002d76:	f7ff fee3 	bl	8002b40 <_printf_common>
 8002d7a:	3001      	adds	r0, #1
 8002d7c:	d14a      	bne.n	8002e14 <_printf_i+0x1f0>
 8002d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d82:	b004      	add	sp, #16
 8002d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d88:	6823      	ldr	r3, [r4, #0]
 8002d8a:	f043 0320 	orr.w	r3, r3, #32
 8002d8e:	6023      	str	r3, [r4, #0]
 8002d90:	2778      	movs	r7, #120	@ 0x78
 8002d92:	4832      	ldr	r0, [pc, #200]	@ (8002e5c <_printf_i+0x238>)
 8002d94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002d98:	6823      	ldr	r3, [r4, #0]
 8002d9a:	6831      	ldr	r1, [r6, #0]
 8002d9c:	061f      	lsls	r7, r3, #24
 8002d9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002da2:	d402      	bmi.n	8002daa <_printf_i+0x186>
 8002da4:	065f      	lsls	r7, r3, #25
 8002da6:	bf48      	it	mi
 8002da8:	b2ad      	uxthmi	r5, r5
 8002daa:	6031      	str	r1, [r6, #0]
 8002dac:	07d9      	lsls	r1, r3, #31
 8002dae:	bf44      	itt	mi
 8002db0:	f043 0320 	orrmi.w	r3, r3, #32
 8002db4:	6023      	strmi	r3, [r4, #0]
 8002db6:	b11d      	cbz	r5, 8002dc0 <_printf_i+0x19c>
 8002db8:	2310      	movs	r3, #16
 8002dba:	e7ad      	b.n	8002d18 <_printf_i+0xf4>
 8002dbc:	4826      	ldr	r0, [pc, #152]	@ (8002e58 <_printf_i+0x234>)
 8002dbe:	e7e9      	b.n	8002d94 <_printf_i+0x170>
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	f023 0320 	bic.w	r3, r3, #32
 8002dc6:	6023      	str	r3, [r4, #0]
 8002dc8:	e7f6      	b.n	8002db8 <_printf_i+0x194>
 8002dca:	4616      	mov	r6, r2
 8002dcc:	e7bd      	b.n	8002d4a <_printf_i+0x126>
 8002dce:	6833      	ldr	r3, [r6, #0]
 8002dd0:	6825      	ldr	r5, [r4, #0]
 8002dd2:	1d18      	adds	r0, r3, #4
 8002dd4:	6961      	ldr	r1, [r4, #20]
 8002dd6:	6030      	str	r0, [r6, #0]
 8002dd8:	062e      	lsls	r6, r5, #24
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	d501      	bpl.n	8002de2 <_printf_i+0x1be>
 8002dde:	6019      	str	r1, [r3, #0]
 8002de0:	e002      	b.n	8002de8 <_printf_i+0x1c4>
 8002de2:	0668      	lsls	r0, r5, #25
 8002de4:	d5fb      	bpl.n	8002dde <_printf_i+0x1ba>
 8002de6:	8019      	strh	r1, [r3, #0]
 8002de8:	2300      	movs	r3, #0
 8002dea:	4616      	mov	r6, r2
 8002dec:	6123      	str	r3, [r4, #16]
 8002dee:	e7bc      	b.n	8002d6a <_printf_i+0x146>
 8002df0:	6833      	ldr	r3, [r6, #0]
 8002df2:	2100      	movs	r1, #0
 8002df4:	1d1a      	adds	r2, r3, #4
 8002df6:	6032      	str	r2, [r6, #0]
 8002df8:	681e      	ldr	r6, [r3, #0]
 8002dfa:	6862      	ldr	r2, [r4, #4]
 8002dfc:	4630      	mov	r0, r6
 8002dfe:	f000 f859 	bl	8002eb4 <memchr>
 8002e02:	b108      	cbz	r0, 8002e08 <_printf_i+0x1e4>
 8002e04:	1b80      	subs	r0, r0, r6
 8002e06:	6060      	str	r0, [r4, #4]
 8002e08:	6863      	ldr	r3, [r4, #4]
 8002e0a:	6123      	str	r3, [r4, #16]
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e12:	e7aa      	b.n	8002d6a <_printf_i+0x146>
 8002e14:	4632      	mov	r2, r6
 8002e16:	4649      	mov	r1, r9
 8002e18:	4640      	mov	r0, r8
 8002e1a:	6923      	ldr	r3, [r4, #16]
 8002e1c:	47d0      	blx	sl
 8002e1e:	3001      	adds	r0, #1
 8002e20:	d0ad      	beq.n	8002d7e <_printf_i+0x15a>
 8002e22:	6823      	ldr	r3, [r4, #0]
 8002e24:	079b      	lsls	r3, r3, #30
 8002e26:	d413      	bmi.n	8002e50 <_printf_i+0x22c>
 8002e28:	68e0      	ldr	r0, [r4, #12]
 8002e2a:	9b03      	ldr	r3, [sp, #12]
 8002e2c:	4298      	cmp	r0, r3
 8002e2e:	bfb8      	it	lt
 8002e30:	4618      	movlt	r0, r3
 8002e32:	e7a6      	b.n	8002d82 <_printf_i+0x15e>
 8002e34:	2301      	movs	r3, #1
 8002e36:	4632      	mov	r2, r6
 8002e38:	4649      	mov	r1, r9
 8002e3a:	4640      	mov	r0, r8
 8002e3c:	47d0      	blx	sl
 8002e3e:	3001      	adds	r0, #1
 8002e40:	d09d      	beq.n	8002d7e <_printf_i+0x15a>
 8002e42:	3501      	adds	r5, #1
 8002e44:	68e3      	ldr	r3, [r4, #12]
 8002e46:	9903      	ldr	r1, [sp, #12]
 8002e48:	1a5b      	subs	r3, r3, r1
 8002e4a:	42ab      	cmp	r3, r5
 8002e4c:	dcf2      	bgt.n	8002e34 <_printf_i+0x210>
 8002e4e:	e7eb      	b.n	8002e28 <_printf_i+0x204>
 8002e50:	2500      	movs	r5, #0
 8002e52:	f104 0619 	add.w	r6, r4, #25
 8002e56:	e7f5      	b.n	8002e44 <_printf_i+0x220>
 8002e58:	08003073 	.word	0x08003073
 8002e5c:	08003084 	.word	0x08003084

08002e60 <memmove>:
 8002e60:	4288      	cmp	r0, r1
 8002e62:	b510      	push	{r4, lr}
 8002e64:	eb01 0402 	add.w	r4, r1, r2
 8002e68:	d902      	bls.n	8002e70 <memmove+0x10>
 8002e6a:	4284      	cmp	r4, r0
 8002e6c:	4623      	mov	r3, r4
 8002e6e:	d807      	bhi.n	8002e80 <memmove+0x20>
 8002e70:	1e43      	subs	r3, r0, #1
 8002e72:	42a1      	cmp	r1, r4
 8002e74:	d008      	beq.n	8002e88 <memmove+0x28>
 8002e76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002e7e:	e7f8      	b.n	8002e72 <memmove+0x12>
 8002e80:	4601      	mov	r1, r0
 8002e82:	4402      	add	r2, r0
 8002e84:	428a      	cmp	r2, r1
 8002e86:	d100      	bne.n	8002e8a <memmove+0x2a>
 8002e88:	bd10      	pop	{r4, pc}
 8002e8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002e8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002e92:	e7f7      	b.n	8002e84 <memmove+0x24>

08002e94 <_sbrk_r>:
 8002e94:	b538      	push	{r3, r4, r5, lr}
 8002e96:	2300      	movs	r3, #0
 8002e98:	4d05      	ldr	r5, [pc, #20]	@ (8002eb0 <_sbrk_r+0x1c>)
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	4608      	mov	r0, r1
 8002e9e:	602b      	str	r3, [r5, #0]
 8002ea0:	f7fd ff8c 	bl	8000dbc <_sbrk>
 8002ea4:	1c43      	adds	r3, r0, #1
 8002ea6:	d102      	bne.n	8002eae <_sbrk_r+0x1a>
 8002ea8:	682b      	ldr	r3, [r5, #0]
 8002eaa:	b103      	cbz	r3, 8002eae <_sbrk_r+0x1a>
 8002eac:	6023      	str	r3, [r4, #0]
 8002eae:	bd38      	pop	{r3, r4, r5, pc}
 8002eb0:	2000027c 	.word	0x2000027c

08002eb4 <memchr>:
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	b510      	push	{r4, lr}
 8002eb8:	b2c9      	uxtb	r1, r1
 8002eba:	4402      	add	r2, r0
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	d101      	bne.n	8002ec6 <memchr+0x12>
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	e003      	b.n	8002ece <memchr+0x1a>
 8002ec6:	7804      	ldrb	r4, [r0, #0]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	428c      	cmp	r4, r1
 8002ecc:	d1f6      	bne.n	8002ebc <memchr+0x8>
 8002ece:	bd10      	pop	{r4, pc}

08002ed0 <memcpy>:
 8002ed0:	440a      	add	r2, r1
 8002ed2:	4291      	cmp	r1, r2
 8002ed4:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ed8:	d100      	bne.n	8002edc <memcpy+0xc>
 8002eda:	4770      	bx	lr
 8002edc:	b510      	push	{r4, lr}
 8002ede:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ee2:	4291      	cmp	r1, r2
 8002ee4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ee8:	d1f9      	bne.n	8002ede <memcpy+0xe>
 8002eea:	bd10      	pop	{r4, pc}

08002eec <_realloc_r>:
 8002eec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef0:	4607      	mov	r7, r0
 8002ef2:	4614      	mov	r4, r2
 8002ef4:	460d      	mov	r5, r1
 8002ef6:	b921      	cbnz	r1, 8002f02 <_realloc_r+0x16>
 8002ef8:	4611      	mov	r1, r2
 8002efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002efe:	f7ff bc3b 	b.w	8002778 <_malloc_r>
 8002f02:	b92a      	cbnz	r2, 8002f10 <_realloc_r+0x24>
 8002f04:	f7ff fbce 	bl	80026a4 <_free_r>
 8002f08:	4625      	mov	r5, r4
 8002f0a:	4628      	mov	r0, r5
 8002f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f10:	f000 f81a 	bl	8002f48 <_malloc_usable_size_r>
 8002f14:	4284      	cmp	r4, r0
 8002f16:	4606      	mov	r6, r0
 8002f18:	d802      	bhi.n	8002f20 <_realloc_r+0x34>
 8002f1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002f1e:	d8f4      	bhi.n	8002f0a <_realloc_r+0x1e>
 8002f20:	4621      	mov	r1, r4
 8002f22:	4638      	mov	r0, r7
 8002f24:	f7ff fc28 	bl	8002778 <_malloc_r>
 8002f28:	4680      	mov	r8, r0
 8002f2a:	b908      	cbnz	r0, 8002f30 <_realloc_r+0x44>
 8002f2c:	4645      	mov	r5, r8
 8002f2e:	e7ec      	b.n	8002f0a <_realloc_r+0x1e>
 8002f30:	42b4      	cmp	r4, r6
 8002f32:	4622      	mov	r2, r4
 8002f34:	4629      	mov	r1, r5
 8002f36:	bf28      	it	cs
 8002f38:	4632      	movcs	r2, r6
 8002f3a:	f7ff ffc9 	bl	8002ed0 <memcpy>
 8002f3e:	4629      	mov	r1, r5
 8002f40:	4638      	mov	r0, r7
 8002f42:	f7ff fbaf 	bl	80026a4 <_free_r>
 8002f46:	e7f1      	b.n	8002f2c <_realloc_r+0x40>

08002f48 <_malloc_usable_size_r>:
 8002f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f4c:	1f18      	subs	r0, r3, #4
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	bfbc      	itt	lt
 8002f52:	580b      	ldrlt	r3, [r1, r0]
 8002f54:	18c0      	addlt	r0, r0, r3
 8002f56:	4770      	bx	lr

08002f58 <_init>:
 8002f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f5a:	bf00      	nop
 8002f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f5e:	bc08      	pop	{r3}
 8002f60:	469e      	mov	lr, r3
 8002f62:	4770      	bx	lr

08002f64 <_fini>:
 8002f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f66:	bf00      	nop
 8002f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f6a:	bc08      	pop	{r3}
 8002f6c:	469e      	mov	lr, r3
 8002f6e:	4770      	bx	lr
