/*
 * imx6_interrupt_table.h
 *
 *  Created on: 23.07.2015
 *      Author: hendrik
 */

#ifndef ARCH_IMX6_INTERRUPT_TABLE_H_
#define ARCH_IMX6_INTERRUPT_TABLE_H_

/* Include the generic Cortex-A9 interrupts here */
#include <common/cortexa9_interrupt_tables.h>

/*
 * Interrupt table for Freescale i.MX6 processor.
 * imx6 TRM p. 219
 */
enum HW_INTERRUPTS {
	HW_INT_IOMUXC = 32,
	HW_INT_DAP,
	HW_INT_SDMA,
	HW_INT_VPU_JPEG,
	HW_INT_SNVS,
	HW_INT_IPU1_ERROR,
	HW_INT_IPU1_SYNC,
	HW_INT_IPU2_ERROR,
	HW_INT_IPU2_SYNC,
	HW_INT_GPU3D,
	HW_INT_R2D_GPU2D,
	HW_INT_V2D_GPU2D,
	HW_INT_VPU_INT,
	HW_INT_APBH_BRIDGE_DMA,
	HW_INT_EIM,
	HW_INT_BCH,
	HW_INT_GPMI,
	HW_INT_DTCP,
	HW_INT_VDOA,
	HW_INT_SNVS_CONS,
	HW_INT_SNVS_SECURITY,
	HW_INT_CSU,
	HW_INT_USDHC1,
	HW_INT_USDHC2,
	HW_INT_USDHC3,
	HW_INT_USDHC4,
	HW_INT_UART1,
	HW_INT_UART2,
	HW_INT_UART3,
	HW_INT_UART4,
	HW_INT_UART5,
	HW_INT_ECSPI1,
	HW_INT_ECSPI2,
	HW_INT_ECSPI3,
	HW_INT_ECSPI4,
	HW_INT_ECSPI5,
	HW_INT_I2C1,
	HW_INT_I2C2,
	HW_INT_I2C3,
	HW_INT_SATA,
	HW_INT_USB_HOST_1,
	HW_INT_USB_HOST_2,
	HW_INT_USB_HOST_3,
	HW_INT_USB_OTG,
	HW_INT_USB_PHY_0,
	HW_INT_USB_PHY1,
	HW_INT_SSI1,
	HW_INT_SSI2,
	HW_INT_SSI3,
	HW_INT_TEMP_MON,
	HW_INT_ASRC,
	HW_INT_ESAI,
	HW_INT_SPDIF,
	HW_INT_MLB150_error,
	HW_INT_PMU_1,
	HW_INT_GPT,
	HW_INT_EPIT1,
	HW_INT_EPIT2,
	HW_INT_GPIO1_INT7,
	HW_INT_GPIO1_INT6,
	HW_INT_GPIO1_INT5,
	HW_INT_GPIO1_INT4,
	HW_INT_GPIO1_INT3,
	HW_INT_GPIO1_INT2,
	HW_INT_GPIO1_INT1,
	HW_INT_GPIO1_INT0,
	HW_INT_GPIO1_0_15,
	HW_INT_GPIO1_16_31,
	HW_INT_GPIO2_0_15,
	HW_INT_GPIO2_16_31,
	HW_INT_GPIO3_0_15,
	HW_INT_GPIO3_16_31,
	HW_INT_GPIO4_0_15,
	HW_INT_GPIO4_16_31,
	HW_INT_GPIO5_0_15,
	HW_INT_GPIO5_16_31,
	HW_INT_GPIO6_0_15,
	HW_INT_GPIO6_16_31,
	HW_INT_GPIO7_0_15,
	HW_INT_GPIO7_16_31,
	HW_INT_WDOG1,
	HW_INT_WDOG2,
	HW_INT_KPP,
	HW_INT_PWM1,
	HW_INT_PWM2,
	HW_INT_PWM3,
	HW_INT_PWM4,
	HW_INT_CCM_1,
	HW_INT_CCM_2,
	HW_INT_GPC_1,
	HW_INT_RESERVED_122,
	HW_INT_SRC,
	HW_INT_CPU_L2,
	HW_INT_CPU_PARITY_CHECK,
	HW_INT_CPU_PMU,
	HW_INT_CPU_CTI,
	HW_INT_SRC_WDOG_SRC,
	HW_INT_RESERVED_129,
	HW_INT_RESERVED_130,
	HW_INT_RESERVER_131,
	HW_INT_MIPI_CSI_1,
	HW_INT_MIPI_CSI_2,
	HW_INT_MIPI_DSI,
	HW_INT_MIPI_HSI,
	HW_INT_SJC,
	HW_INT_CAAM_0,
	HW_INT_CAAM_1,
	HW_INT_RESERVED_139,
	HW_INT_ASC1,
	HW_INT_ASC2,
	HW_INT_FLEXCAN1,
	HW_INT_FLEXCAN2,
	HW_INT_RESERVED_144,
	HW_INT_RESERVED_145,
	HW_INT_RESERVED_146,
	HW_INT_HDMI_MASTER,
	HW_INT_HDMI_CEC,
	HW_INT_MLB150_149,
	HW_INT_ENET,
	HW_INT_PCIE_1_INTD,
	HW_INT_PCIE_2_INTC,
	HW_INT_PCIE_3_INTB,
	HW_INT_PCIE_4_INTA,
	HW_INT_DCIC1,
	HW_INT_DCIC2,
	HW_INT_MLB150_158,
	HW_INT_PMU_2,
	HW_INT_LAST
};
#define NR_HW_INTERRUPTS HW_INT_LAST




#endif /* ARCH_OMAP4460_EXYNOS_INTERRUPT_TABLE_H_ */
