# verilog
This is a code dump / practice code dump for my verilog / VHDL Programming language.

