
SIM = icarus
TOPLEVEL_LANG = verilog

VERILOG_SOURCES += $(PWD)/../*.sv
TOPLEVEL = datapath

MODULE = test_cpu

include $(shell cocotb-config --makefiles)/Makefile.sim
