* Z:\mnt\design.r\spice\examples\4228-1.asc
M쬞2 N002 N003 OUT OUT SiR158DP
M쬞1 N001 N007 IN1 IN1 SiR158DP
C1 IN1 N006 .1
R7 N001 N008 100K
R9 N001 N011 100K
R5 N005 N004 47
R3 N005 N003 10
C3 N004 0 .015
C5 0 N013 .047
C6 0 N014 .047
R14 N009 N001 137K
R13 0 N009 20K
R15 N017 0 20K
C7 N009 0 .01
C8 0 N017 .01
C9 N012 0 .1
R16 N020 N017 137K
C10 OUT 0 100
Rload OUT 0 1.7
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
XU1 N002 N001 IN1 N012 0 IN2 N020 N025 N023 N021 N018 N019 OUT N015 N016 N017 0 N014 N013 0 N009 N010 N011 OUT N005 N008 N006 N007 LTC4228-1
R1 N002 N001 .004
R8 N001 N010 100K
M쬞4 N025 N024 OUT OUT SiR158DP
M쬞3 N020 N023 IN2 IN2 SiR158DP
C2 IN2 N021 .1
R6 N019 N022 47
R4 N019 N024 10
C4 N022 0 .015
R2 N025 N020 .004
R10 N018 N020 100K
R12 N015 N020 100K
R11 N016 N020 100K
V1 IN1 0 PWL(0 0 10u 0 +1u 11 +200m 11 +100m 13 +100m 13 +100m 11)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m
.lib LTC4228-1.sub
.backanno
.end
