// Seed: 2278976623
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output tri0 id_2
);
endmodule
module module_0 (
    input tri0 id_0,
    output wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output wire module_1,
    input supply0 id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1
  );
  assign modCall_1.id_1 = 0;
  id_9 :
  assert property (@(posedge id_3 & 1 < -1) -1 ? 1 : 1)
  else $clog2(2);
  ;
endmodule
