// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Fri Oct 30 09:54:35 2020
// Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_overlaystream_0_0_sim_netlist.v
// Design      : design_1_overlaystream_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_overlaystream_0_0,overlaystream,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "overlaystream,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (overlay_alpha_ap_vld,
    video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overlay_alpha,
    ap_clk,
    ap_rst_n);
  input overlay_alpha_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [2:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [2:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [2:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [2:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) output [0:0]video_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overlay_alpha DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overlay_alpha, LAYERED_METADATA undef" *) input [31:0]overlay_alpha;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [2:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [2:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [2:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [2:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overlay_alpha,
    ap_clk,
    ap_rst_n,
    video_in_TVALID,
    video_in_TREADY,
    overlay_alpha_ap_vld,
    video_out_TVALID,
    video_out_TREADY);
  input [23:0]video_in_TDATA;
  input [2:0]video_in_TKEEP;
  input [2:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [23:0]video_out_TDATA;
  output [2:0]video_out_TKEEP;
  output [2:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input [31:0]overlay_alpha;
  input ap_clk;
  input ap_rst_n;
  input video_in_TVALID;
  output video_in_TREADY;
  input overlay_alpha_ap_vld;
  output video_out_TVALID;
  input video_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire Loop_loop_height_proc2123_U0_ap_ready;
  wire Loop_loop_height_proc2123_U0_ap_start;
  wire Loop_loop_height_proc2123_U0_img_out_data_read;
  wire [23:0]Loop_loop_height_proc2224_U0_img_in_data_din;
  wire Loop_loop_height_proc2224_U0_img_in_data_write;
  wire Loop_loop_height_proc2224_U0_n_2;
  wire Loop_loop_height_proc2224_U0_n_5;
  wire Loop_loop_height_proc2224_U0_overlay_alpha_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_ready;
  wire duplicate_1080_1920_U0_ap_start;
  wire duplicate_1080_1920_U0_img_in_4214_read;
  wire duplicate_1080_1920_U0_n_2;
  wire duplicate_1080_1920_U0_n_4;
  wire empty_n;
  wire empty_n_1;
  wire \grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln874_1_fu_776_p2 ;
  wire [15:0]\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 ;
  wire [31:7]i_op_assign_fu_166_p2;
  wire [23:0]img_dst1_data_dout;
  wire img_dst1_data_empty_n;
  wire img_dst1_data_full_n;
  wire [23:0]img_dst2_data_dout;
  wire img_dst2_data_empty_n;
  wire img_dst2_data_full_n;
  wire [23:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [23:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire [23:0]img_src1_data_dout;
  wire img_src1_data_empty_n;
  wire img_src1_data_full_n;
  wire [23:0]img_src2_data_dout;
  wire img_src2_data_empty_n;
  wire img_src2_data_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_2;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_ap_vld;
  wire overlay_alpha_c_U_n_46;
  wire overlay_alpha_c_U_n_47;
  wire overlay_alpha_c_U_n_48;
  wire overlay_alpha_c_U_n_49;
  wire overlay_alpha_c_U_n_50;
  wire overlay_alpha_c_U_n_51;
  wire overlay_alpha_c_U_n_52;
  wire [31:0]overlay_alpha_c_dout;
  wire overlay_alpha_c_empty_n;
  wire overlay_alpha_c_full_n;
  wire overlyOnMat_1080_1920_U0_ap_ready;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire [23:0]overlyOnMat_1080_1920_U0_img_out_4215_din;
  wire overlyOnMat_1080_1920_U0_img_out_4215_write;
  wire overlyOnMat_1080_1920_U0_n_11;
  wire overlyOnMat_1080_1920_U0_n_12;
  wire overlyOnMat_1080_1920_U0_n_5;
  wire overlyOnMat_1080_1920_U0_n_8;
  wire overlyOnMat_1080_1920_U0_n_9;
  wire overlyOnMat_1080_1920_U0_overly_alpha_read;
  wire p_reg_reg_i_122_n_2;
  wire p_reg_reg_i_123_n_2;
  wire p_reg_reg_i_124_n_2;
  wire p_reg_reg_i_125_n_2;
  wire p_reg_reg_i_126_n_2;
  wire p_reg_reg_i_127_n_2;
  wire p_reg_reg_i_145_n_2;
  wire p_reg_reg_i_146_n_2;
  wire p_reg_reg_i_147_n_2;
  wire p_reg_reg_i_148_n_2;
  wire p_reg_reg_i_149_n_2;
  wire p_reg_reg_i_150_n_2;
  wire p_reg_reg_i_151_n_2;
  wire p_reg_reg_i_152_n_2;
  wire p_reg_reg_i_153_n_2;
  wire p_reg_reg_i_195_n_2;
  wire p_reg_reg_i_84_n_5;
  wire p_reg_reg_i_84_n_6;
  wire p_reg_reg_i_84_n_7;
  wire p_reg_reg_i_84_n_8;
  wire p_reg_reg_i_84_n_9;
  wire pop;
  wire pop_6;
  wire pop_8;
  wire push;
  wire push_3;
  wire [23:0]q_tmp;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire [23:0]resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4217_din;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_n_3;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_n_5;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_start;
  wire [23:0]resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4219_din;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_10;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_11;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_12;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_13;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_14;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_15;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_16;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_17;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_2;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_3;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_35;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_37;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_4;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_5;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_6;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_7;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_8;
  wire resize_2_9_1080_1920_320_320_1_2_U0_n_9;
  wire shiftReg_ce;
  wire shiftReg_ce_5;
  wire shiftReg_ce_7;
  wire start_for_Loop_loop_height_proc2123_U0_full_n;
  wire start_for_duplicate_1080_1920_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_4;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;
  wire [7:6]NLW_p_reg_reg_i_84_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_84_O_UNCONNECTED;

  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[2] = \<const1> ;
  assign video_out_TKEEP[1] = \<const1> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[2] = \<const0> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2123 Loop_loop_height_proc2123_U0
       (.\B_V_data_1_state_reg[0] (video_out_TVALID),
        .Loop_loop_height_proc2123_U0_ap_ready(Loop_loop_height_proc2123_U0_ap_ready),
        .Loop_loop_height_proc2123_U0_ap_start(Loop_loop_height_proc2123_U0_ap_start),
        .Loop_loop_height_proc2123_U0_img_out_data_read(Loop_loop_height_proc2123_U0_img_out_data_read),
        .Q(img_out_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2224 Loop_loop_height_proc2224_U0
       (.Loop_loop_height_proc2224_U0_img_in_data_write(Loop_loop_height_proc2224_U0_img_in_data_write),
        .Loop_loop_height_proc2224_U0_overlay_alpha_out_write(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in_data_din(Loop_loop_height_proc2224_U0_img_in_data_din),
        .img_in_data_full_n(img_in_data_full_n),
        .overlay_alpha_ap_vld(overlay_alpha_ap_vld),
        .overlay_alpha_ap_vld_0(Loop_loop_height_proc2224_U0_n_5),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .start_for_duplicate_1080_1920_U0_full_n(start_for_duplicate_1080_1920_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Loop_loop_height_proc2224_U0_n_2),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s duplicate_1080_1920_U0
       (.E(duplicate_1080_1920_U0_n_2),
        .WEA(duplicate_1080_1920_U0_img_in_4214_read),
        .\ap_CS_fsm_reg[1]_0 (push),
        .\ap_CS_fsm_reg[1]_1 (duplicate_1080_1920_U0_n_4),
        .ap_clk(ap_clk),
        .ap_ready(duplicate_1080_1920_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .duplicate_1080_1920_U0_ap_start(duplicate_1080_1920_U0_ap_start),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_src1_data_full_n(img_src1_data_full_n),
        .img_src2_data_full_n(img_src2_data_full_n),
        .pop(pop_6),
        .pop_0(pop_8),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .start_once_reg(start_once_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S img_dst1_data_U
       (.E(overlyOnMat_1080_1920_U0_n_12),
        .Q(resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4217_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst1_4217_dout(img_dst1_data_dout),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .internal_full_n_reg_0(overlyOnMat_1080_1920_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S_0 img_dst2_data_U
       (.D(resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4219_din),
        .E(overlyOnMat_1080_1920_U0_n_9),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_dst2_4219_dout(img_dst2_data_dout),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .internal_full_n_reg_0(overlyOnMat_1080_1920_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A img_in_data_U
       (.Loop_loop_height_proc2224_U0_img_in_data_write(Loop_loop_height_proc2224_U0_img_in_data_write),
        .WEA(duplicate_1080_1920_U0_img_in_4214_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(Loop_loop_height_proc2224_U0_img_in_data_din),
        .if_dout(img_in_data_dout),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1 img_out_data_U
       (.E(overlyOnMat_1080_1920_U0_n_5),
        .Loop_loop_height_proc2123_U0_img_out_data_read(Loop_loop_height_proc2123_U0_img_out_data_read),
        .Q(img_out_data_dout),
        .WEA(overlyOnMat_1080_1920_U0_img_out_4215_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4215_din),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .pop(pop),
        .push(push_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2 img_src1_data_U
       (.E(push),
        .Q(img_src1_data_dout),
        .WEA(duplicate_1080_1920_U0_img_in_4214_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(resize_2_9_1080_1920_1080_1920_1_2_U0_n_3),
        .empty_n(empty_n),
        .if_din(img_in_data_dout),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .img_src1_data_full_n(img_src1_data_full_n),
        .pop(pop_6),
        .q_tmp(q_tmp),
        .\usedw_reg[10]_0 (duplicate_1080_1920_U0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3 img_src2_data_U
       (.E(duplicate_1080_1920_U0_n_4),
        .Q(img_src2_data_dout),
        .WEA(duplicate_1080_1920_U0_img_in_4214_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(resize_2_9_1080_1920_320_320_1_2_U0_n_35),
        .empty_n(empty_n_1),
        .if_din(img_in_data_dout),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .img_src2_data_full_n(img_src2_data_full_n),
        .pop(pop_8),
        .q_tmp(q_tmp),
        .\waddr_reg[0]_0 (push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S overlay_alpha_c_U
       (.A({i_op_assign_fu_166_p2[16:7],overlay_alpha_c_U_n_46,overlay_alpha_c_U_n_47,overlay_alpha_c_U_n_48,overlay_alpha_c_U_n_49,overlay_alpha_c_U_n_50,overlay_alpha_c_U_n_51,overlay_alpha_c_U_n_52}),
        .Loop_loop_height_proc2224_U0_overlay_alpha_out_write(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2[31:17]),
        .internal_empty_n_reg_0(Loop_loop_height_proc2224_U0_n_5),
        .out(overlay_alpha_c_dout),
        .overlay_alpha(overlay_alpha),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlay_alpha_c_full_n(overlay_alpha_c_full_n),
        .overlyOnMat_1080_1920_U0_overly_alpha_read(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s overlyOnMat_1080_1920_U0
       (.A({overlay_alpha_c_U_n_46,overlay_alpha_c_U_n_47,overlay_alpha_c_U_n_48,overlay_alpha_c_U_n_49,overlay_alpha_c_U_n_50,overlay_alpha_c_U_n_51,overlay_alpha_c_U_n_52}),
        .E(overlyOnMat_1080_1920_U0_n_5),
        .Q(overlyOnMat_1080_1920_U0_ap_ready),
        .WEA(overlyOnMat_1080_1920_U0_img_out_4215_write),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(overlyOnMat_1080_1920_U0_n_8),
        .ap_enable_reg_pp0_iter1_reg_1(overlyOnMat_1080_1920_U0_n_9),
        .ap_enable_reg_pp0_iter1_reg_2(overlyOnMat_1080_1920_U0_n_11),
        .ap_enable_reg_pp0_iter1_reg_3(overlyOnMat_1080_1920_U0_n_12),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4215_din),
        .img_dst1_4217_dout(img_dst1_data_dout),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst2_4219_dout(img_dst2_data_dout),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .mOutPtr110_out(mOutPtr110_out_2),
        .mOutPtr110_out_0(mOutPtr110_out),
        .\mOutPtr_reg[1] (resize_2_9_1080_1920_320_320_1_2_U0_n_37),
        .\mOutPtr_reg[1]_0 (resize_2_9_1080_1920_1080_1920_1_2_U0_n_5),
        .out(overlay_alpha_c_dout),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .overlyOnMat_1080_1920_U0_overly_alpha_read(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .pop(pop),
        .push(push_3),
        .start_for_Loop_loop_height_proc2123_U0_full_n(start_for_Loop_loop_height_proc2123_U0_full_n),
        .start_once_reg(start_once_reg_4));
  LUT4 #(
    .INIT(16'hD20D)) 
    p_reg_reg_i_122
       (.I0(p_reg_reg_i_145_n_2),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [14]),
        .I2(resize_2_9_1080_1920_320_320_1_2_U0_n_10),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [15]),
        .O(p_reg_reg_i_122_n_2));
  LUT6 #(
    .INIT(64'h8001028028000028)) 
    p_reg_reg_i_123
       (.I0(p_reg_reg_i_146_n_2),
        .I1(p_reg_reg_i_147_n_2),
        .I2(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [12]),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [13]),
        .I4(resize_2_9_1080_1920_320_320_1_2_U0_n_12),
        .I5(resize_2_9_1080_1920_320_320_1_2_U0_n_13),
        .O(p_reg_reg_i_123_n_2));
  LUT6 #(
    .INIT(64'h4900002020490000)) 
    p_reg_reg_i_124
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_n_16),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [9]),
        .I2(p_reg_reg_i_148_n_2),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [10]),
        .I4(p_reg_reg_i_149_n_2),
        .I5(resize_2_9_1080_1920_320_320_1_2_U0_n_15),
        .O(p_reg_reg_i_124_n_2));
  LUT6 #(
    .INIT(64'h8001028028000028)) 
    p_reg_reg_i_125
       (.I0(p_reg_reg_i_150_n_2),
        .I1(p_reg_reg_i_151_n_2),
        .I2(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [6]),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [7]),
        .I4(resize_2_9_1080_1920_320_320_1_2_U0_n_2),
        .I5(resize_2_9_1080_1920_320_320_1_2_U0_n_3),
        .O(p_reg_reg_i_125_n_2));
  LUT6 #(
    .INIT(64'h8001028028000028)) 
    p_reg_reg_i_126
       (.I0(p_reg_reg_i_152_n_2),
        .I1(p_reg_reg_i_153_n_2),
        .I2(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [3]),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [4]),
        .I4(resize_2_9_1080_1920_320_320_1_2_U0_n_5),
        .I5(resize_2_9_1080_1920_320_320_1_2_U0_n_6),
        .O(p_reg_reg_i_126_n_2));
  LUT6 #(
    .INIT(64'h4024020002004024)) 
    p_reg_reg_i_127
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_n_9),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [0]),
        .I2(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [1]),
        .I3(resize_2_9_1080_1920_320_320_1_2_U0_n_8),
        .I4(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [2]),
        .I5(resize_2_9_1080_1920_320_320_1_2_U0_n_7),
        .O(p_reg_reg_i_127_n_2));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    p_reg_reg_i_145
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [13]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [11]),
        .I2(p_reg_reg_i_195_n_2),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [12]),
        .O(p_reg_reg_i_145_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_146
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_n_11),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [14]),
        .O(p_reg_reg_i_146_n_2));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_147
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [11]),
        .I1(p_reg_reg_i_195_n_2),
        .O(p_reg_reg_i_147_n_2));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    p_reg_reg_i_148
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [6]),
        .I1(p_reg_reg_i_151_n_2),
        .I2(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [7]),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [8]),
        .O(p_reg_reg_i_148_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_149
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_n_14),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [11]),
        .O(p_reg_reg_i_149_n_2));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_150
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_n_17),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [8]),
        .O(p_reg_reg_i_150_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_151
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [5]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [3]),
        .I2(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [1]),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [0]),
        .I4(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [2]),
        .I5(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [4]),
        .O(p_reg_reg_i_151_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_152
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_n_4),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [5]),
        .O(p_reg_reg_i_152_n_2));
  LUT3 #(
    .INIT(8'hFE)) 
    p_reg_reg_i_153
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [2]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [0]),
        .I2(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [1]),
        .O(p_reg_reg_i_153_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_195
       (.I0(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [10]),
        .I1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [6]),
        .I2(p_reg_reg_i_151_n_2),
        .I3(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [7]),
        .I4(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [8]),
        .I5(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 [9]),
        .O(p_reg_reg_i_195_n_2));
  CARRY8 p_reg_reg_i_84
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_84_CO_UNCONNECTED[7:6],\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln874_1_fu_776_p2 ,p_reg_reg_i_84_n_5,p_reg_reg_i_84_n_6,p_reg_reg_i_84_n_7,p_reg_reg_i_84_n_8,p_reg_reg_i_84_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_84_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_122_n_2,p_reg_reg_i_123_n_2,p_reg_reg_i_124_n_2,p_reg_reg_i_125_n_2,p_reg_reg_i_126_n_2,p_reg_reg_i_127_n_2}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s resize_2_9_1080_1920_1080_1920_1_2_U0
       (.\ap_CS_fsm_reg[1]_0 (resize_2_9_1080_1920_1080_1920_1_2_U0_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(resize_2_9_1080_1920_1080_1920_1_2_U0_n_3),
        .empty_n(empty_n),
        .img_dst1_4217_din(resize_2_9_1080_1920_1080_1920_1_2_U0_img_dst1_4217_din),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_4216_dout(img_src1_data_dout),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .internal_full_n_reg(shiftReg_ce_5),
        .pop(pop_6),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_320_320_1_2_s resize_2_9_1080_1920_320_320_1_2_U0
       (.CO(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln874_1_fu_776_p2 ),
        .D(resize_2_9_1080_1920_320_320_1_2_U0_img_dst2_4219_din),
        .\DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0] (resize_2_9_1080_1920_320_320_1_2_U0_n_37),
        .O({resize_2_9_1080_1920_320_320_1_2_U0_n_2,resize_2_9_1080_1920_320_320_1_2_U0_n_3,resize_2_9_1080_1920_320_320_1_2_U0_n_4,resize_2_9_1080_1920_320_320_1_2_U0_n_5,resize_2_9_1080_1920_320_320_1_2_U0_n_6,resize_2_9_1080_1920_320_320_1_2_U0_n_7,resize_2_9_1080_1920_320_320_1_2_U0_n_8,resize_2_9_1080_1920_320_320_1_2_U0_n_9}),
        .Q(img_src2_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(resize_2_9_1080_1920_320_320_1_2_U0_n_35),
        .empty_n(empty_n_1),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .internal_full_n_reg(shiftReg_ce_7),
        .\phi_ln695_fu_176_reg[31] ({resize_2_9_1080_1920_320_320_1_2_U0_n_10,resize_2_9_1080_1920_320_320_1_2_U0_n_11,resize_2_9_1080_1920_320_320_1_2_U0_n_12,resize_2_9_1080_1920_320_320_1_2_U0_n_13,resize_2_9_1080_1920_320_320_1_2_U0_n_14,resize_2_9_1080_1920_320_320_1_2_U0_n_15,resize_2_9_1080_1920_320_320_1_2_U0_n_16,resize_2_9_1080_1920_320_320_1_2_U0_n_17}),
        .pop(pop_8),
        .resize_2_9_1080_1920_320_320_1_2_U0_ap_ready(resize_2_9_1080_1920_320_320_1_2_U0_ap_ready),
        .resize_2_9_1080_1920_320_320_1_2_U0_ap_start(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .zext_ln215_fu_754_p1(\grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/zext_ln215_fu_754_p1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc2123_U0 start_for_Loop_loop_height_proc2123_U0_U
       (.Loop_loop_height_proc2123_U0_ap_ready(Loop_loop_height_proc2123_U0_ap_ready),
        .Loop_loop_height_proc2123_U0_ap_start(Loop_loop_height_proc2123_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc2123_U0_full_n(start_for_Loop_loop_height_proc2123_U0_full_n),
        .start_once_reg(start_once_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0 start_for_duplicate_1080_1920_U0_U
       (.ap_clk(ap_clk),
        .ap_ready(duplicate_1080_1920_U0_ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .duplicate_1080_1920_U0_ap_start(duplicate_1080_1920_U0_ap_start),
        .internal_empty_n_reg_0(Loop_loop_height_proc2224_U0_n_2),
        .start_for_duplicate_1080_1920_U0_full_n(start_for_duplicate_1080_1920_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0 start_for_overlyOnMat_1080_1920_U0_U
       (.Q(overlyOnMat_1080_1920_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_duplicate_1080_1920_U0_full_n(start_for_duplicate_1080_1920_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0 start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .duplicate_1080_1920_U0_ap_start(duplicate_1080_1920_U0_ap_start),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .start_once_reg(start_once_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_320_320_1_2_U0 start_for_resize_2_9_1080_1920_320_320_1_2_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .duplicate_1080_1920_U0_ap_start(duplicate_1080_1920_U0_ap_start),
        .resize_2_9_1080_1920_320_320_1_2_U0_ap_ready(resize_2_9_1080_1920_320_320_1_2_U0_ap_ready),
        .resize_2_9_1080_1920_320_320_1_2_U0_ap_start(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .start_once_reg(start_once_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2123
   (Loop_loop_height_proc2123_U0_ap_ready,
    Loop_loop_height_proc2123_U0_img_out_data_read,
    \B_V_data_1_state_reg[0] ,
    video_out_TDATA,
    video_out_TUSER,
    video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    Q,
    Loop_loop_height_proc2123_U0_ap_start,
    ap_rst_n,
    video_out_TREADY,
    img_out_data_empty_n);
  output Loop_loop_height_proc2123_U0_ap_ready;
  output Loop_loop_height_proc2123_U0_img_out_data_read;
  output \B_V_data_1_state_reg[0] ;
  output [23:0]video_out_TDATA;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input [23:0]Q;
  input Loop_loop_height_proc2123_U0_ap_start;
  input ap_rst_n;
  input video_out_TREADY;
  input img_out_data_empty_n;

  wire \B_V_data_1_state_reg[0] ;
  wire Loop_loop_height_proc2123_U0_ap_ready;
  wire Loop_loop_height_proc2123_U0_ap_start;
  wire Loop_loop_height_proc2123_U0_img_out_data_read;
  wire [23:0]Q;
  wire \ap_CS_fsm[2]_i_6__0_n_2 ;
  wire \ap_CS_fsm[2]_i_7__0_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_1_reg_118;
  wire \i_1_reg_118_reg_n_2_[0] ;
  wire \i_1_reg_118_reg_n_2_[10] ;
  wire \i_1_reg_118_reg_n_2_[1] ;
  wire \i_1_reg_118_reg_n_2_[2] ;
  wire \i_1_reg_118_reg_n_2_[3] ;
  wire \i_1_reg_118_reg_n_2_[4] ;
  wire \i_1_reg_118_reg_n_2_[5] ;
  wire \i_1_reg_118_reg_n_2_[6] ;
  wire \i_1_reg_118_reg_n_2_[7] ;
  wire \i_1_reg_118_reg_n_2_[8] ;
  wire \i_1_reg_118_reg_n_2_[9] ;
  wire [10:0]i_fu_161_p2;
  wire [10:0]i_reg_189;
  wire i_reg_1890;
  wire \i_reg_189[10]_i_3_n_2 ;
  wire icmp_ln188_fu_155_p2;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_4_n_2 ;
  wire \icmp_ln190_reg_194[0]_i_5_n_2 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg_n_2_[0] ;
  wire img_out_data_empty_n;
  wire j_1_reg_129;
  wire j_1_reg_1290;
  wire \j_1_reg_129[10]_i_4_n_2 ;
  wire \j_1_reg_129[8]_i_2_n_2 ;
  wire [10:0]j_1_reg_129_reg;
  wire [10:0]j_fu_173_p2;
  wire regslice_both_video_out_V_data_V_U_n_14;
  wire regslice_both_video_out_V_data_V_U_n_3;
  wire regslice_both_video_out_V_data_V_U_n_6;
  wire regslice_both_video_out_V_data_V_U_n_7;
  wire regslice_both_video_out_V_data_V_U_n_8;
  wire sof_2_reg_140;
  wire sof_reg_104;
  wire \sof_reg_104[0]_i_1_n_2 ;
  wire \tmp_last_V_reg_203[0]_i_2_n_2 ;
  wire \tmp_last_V_reg_203[0]_i_3_n_2 ;
  wire \tmp_last_V_reg_203_reg_n_2_[0] ;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\ap_CS_fsm[2]_i_6__0_n_2 ),
        .I1(\ap_CS_fsm[2]_i_7__0_n_2 ),
        .I2(\i_1_reg_118_reg_n_2_[0] ),
        .I3(\i_1_reg_118_reg_n_2_[1] ),
        .I4(\i_1_reg_118_reg_n_2_[2] ),
        .O(icmp_ln188_fu_155_p2));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\i_1_reg_118_reg_n_2_[6] ),
        .I1(\i_1_reg_118_reg_n_2_[5] ),
        .I2(\i_1_reg_118_reg_n_2_[4] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_2 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\i_1_reg_118_reg_n_2_[9] ),
        .I1(\i_1_reg_118_reg_n_2_[10] ),
        .I2(\i_1_reg_118_reg_n_2_[8] ),
        .I3(\i_1_reg_118_reg_n_2_[7] ),
        .O(\ap_CS_fsm[2]_i_7__0_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_14),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_6),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \i_1_reg_118[10]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Loop_loop_height_proc2123_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(i_1_reg_118));
  FDRE \i_1_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[0]),
        .Q(\i_1_reg_118_reg_n_2_[0] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[10]),
        .Q(\i_1_reg_118_reg_n_2_[10] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[1]),
        .Q(\i_1_reg_118_reg_n_2_[1] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[2]),
        .Q(\i_1_reg_118_reg_n_2_[2] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[3]),
        .Q(\i_1_reg_118_reg_n_2_[3] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[4]),
        .Q(\i_1_reg_118_reg_n_2_[4] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[5]),
        .Q(\i_1_reg_118_reg_n_2_[5] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[6]),
        .Q(\i_1_reg_118_reg_n_2_[6] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[7]),
        .Q(\i_1_reg_118_reg_n_2_[7] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[8]),
        .Q(\i_1_reg_118_reg_n_2_[8] ),
        .R(i_1_reg_118));
  FDRE \i_1_reg_118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[9]),
        .Q(\i_1_reg_118_reg_n_2_[9] ),
        .R(i_1_reg_118));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_189[0]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[0] ),
        .O(i_fu_161_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \i_reg_189[10]_i_2 
       (.I0(\i_1_reg_118_reg_n_2_[9] ),
        .I1(\i_1_reg_118_reg_n_2_[7] ),
        .I2(\i_1_reg_118_reg_n_2_[6] ),
        .I3(\i_reg_189[10]_i_3_n_2 ),
        .I4(\i_1_reg_118_reg_n_2_[8] ),
        .I5(\i_1_reg_118_reg_n_2_[10] ),
        .O(i_fu_161_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_189[10]_i_3 
       (.I0(\i_1_reg_118_reg_n_2_[2] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[1] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .I4(\i_1_reg_118_reg_n_2_[4] ),
        .I5(\i_1_reg_118_reg_n_2_[5] ),
        .O(\i_reg_189[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_189[1]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[0] ),
        .I1(\i_1_reg_118_reg_n_2_[1] ),
        .O(i_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_189[2]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[1] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[2] ),
        .O(i_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_189[3]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[2] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[1] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .O(i_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_189[4]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[3] ),
        .I1(\i_1_reg_118_reg_n_2_[1] ),
        .I2(\i_1_reg_118_reg_n_2_[0] ),
        .I3(\i_1_reg_118_reg_n_2_[2] ),
        .I4(\i_1_reg_118_reg_n_2_[4] ),
        .O(i_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_189[5]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[2] ),
        .I1(\i_1_reg_118_reg_n_2_[0] ),
        .I2(\i_1_reg_118_reg_n_2_[1] ),
        .I3(\i_1_reg_118_reg_n_2_[3] ),
        .I4(\i_1_reg_118_reg_n_2_[4] ),
        .I5(\i_1_reg_118_reg_n_2_[5] ),
        .O(i_fu_161_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_189[6]_i_1 
       (.I0(\i_reg_189[10]_i_3_n_2 ),
        .I1(\i_1_reg_118_reg_n_2_[6] ),
        .O(i_fu_161_p2[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \i_reg_189[7]_i_1 
       (.I0(\i_reg_189[10]_i_3_n_2 ),
        .I1(\i_1_reg_118_reg_n_2_[6] ),
        .I2(\i_1_reg_118_reg_n_2_[7] ),
        .O(i_fu_161_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_reg_189[8]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[7] ),
        .I1(\i_1_reg_118_reg_n_2_[6] ),
        .I2(\i_reg_189[10]_i_3_n_2 ),
        .I3(\i_1_reg_118_reg_n_2_[8] ),
        .O(i_fu_161_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_reg_189[9]_i_1 
       (.I0(\i_1_reg_118_reg_n_2_[8] ),
        .I1(\i_reg_189[10]_i_3_n_2 ),
        .I2(\i_1_reg_118_reg_n_2_[6] ),
        .I3(\i_1_reg_118_reg_n_2_[7] ),
        .I4(\i_1_reg_118_reg_n_2_[9] ),
        .O(i_fu_161_p2[9]));
  FDRE \i_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[0]),
        .Q(i_reg_189[0]),
        .R(1'b0));
  FDRE \i_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[10]),
        .Q(i_reg_189[10]),
        .R(1'b0));
  FDRE \i_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[1]),
        .Q(i_reg_189[1]),
        .R(1'b0));
  FDRE \i_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[2]),
        .Q(i_reg_189[2]),
        .R(1'b0));
  FDRE \i_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[3]),
        .Q(i_reg_189[3]),
        .R(1'b0));
  FDRE \i_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[4]),
        .Q(i_reg_189[4]),
        .R(1'b0));
  FDRE \i_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[5]),
        .Q(i_reg_189[5]),
        .R(1'b0));
  FDRE \i_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[6]),
        .Q(i_reg_189[6]),
        .R(1'b0));
  FDRE \i_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[7]),
        .Q(i_reg_189[7]),
        .R(1'b0));
  FDRE \i_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[8]),
        .Q(i_reg_189[8]),
        .R(1'b0));
  FDRE \i_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[9]),
        .Q(i_reg_189[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \icmp_ln190_reg_194[0]_i_2 
       (.I0(\icmp_ln190_reg_194[0]_i_4_n_2 ),
        .I1(\icmp_ln190_reg_194[0]_i_5_n_2 ),
        .I2(j_1_reg_129_reg[0]),
        .I3(j_1_reg_129_reg[1]),
        .I4(j_1_reg_129_reg[2]),
        .O(icmp_ln190_fu_167_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln190_reg_194[0]_i_4 
       (.I0(j_1_reg_129_reg[6]),
        .I1(j_1_reg_129_reg[5]),
        .I2(j_1_reg_129_reg[4]),
        .I3(j_1_reg_129_reg[3]),
        .O(\icmp_ln190_reg_194[0]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln190_reg_194[0]_i_5 
       (.I0(j_1_reg_129_reg[10]),
        .I1(j_1_reg_129_reg[9]),
        .I2(j_1_reg_129_reg[8]),
        .I3(j_1_reg_129_reg[7]),
        .O(\icmp_ln190_reg_194[0]_i_5_n_2 ));
  FDRE \icmp_ln190_reg_194_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(\icmp_ln190_reg_194_reg_n_2_[0] ),
        .Q(icmp_ln190_reg_194_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln190_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(icmp_ln190_fu_167_p2),
        .Q(\icmp_ln190_reg_194_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_1_reg_129[0]_i_1 
       (.I0(j_1_reg_129_reg[0]),
        .O(j_fu_173_p2[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \j_1_reg_129[10]_i_3 
       (.I0(j_1_reg_129_reg[9]),
        .I1(j_1_reg_129_reg[7]),
        .I2(j_1_reg_129_reg[6]),
        .I3(\j_1_reg_129[10]_i_4_n_2 ),
        .I4(j_1_reg_129_reg[8]),
        .I5(j_1_reg_129_reg[10]),
        .O(j_fu_173_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_1_reg_129[10]_i_4 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .I4(j_1_reg_129_reg[4]),
        .I5(j_1_reg_129_reg[5]),
        .O(\j_1_reg_129[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_1_reg_129[1]_i_1 
       (.I0(j_1_reg_129_reg[0]),
        .I1(j_1_reg_129_reg[1]),
        .O(j_fu_173_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_1_reg_129[2]_i_1 
       (.I0(j_1_reg_129_reg[1]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[2]),
        .O(j_fu_173_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_1_reg_129[3]_i_1 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .O(j_fu_173_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_1_reg_129[4]_i_1 
       (.I0(j_1_reg_129_reg[3]),
        .I1(j_1_reg_129_reg[1]),
        .I2(j_1_reg_129_reg[0]),
        .I3(j_1_reg_129_reg[2]),
        .I4(j_1_reg_129_reg[4]),
        .O(j_fu_173_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_1_reg_129[5]_i_1 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .I4(j_1_reg_129_reg[4]),
        .I5(j_1_reg_129_reg[5]),
        .O(j_fu_173_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \j_1_reg_129[6]_i_1 
       (.I0(j_1_reg_129_reg[5]),
        .I1(j_1_reg_129_reg[4]),
        .I2(\j_1_reg_129[8]_i_2_n_2 ),
        .I3(j_1_reg_129_reg[6]),
        .O(j_fu_173_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \j_1_reg_129[7]_i_1 
       (.I0(\j_1_reg_129[8]_i_2_n_2 ),
        .I1(j_1_reg_129_reg[4]),
        .I2(j_1_reg_129_reg[5]),
        .I3(j_1_reg_129_reg[6]),
        .I4(j_1_reg_129_reg[7]),
        .O(j_fu_173_p2[7]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \j_1_reg_129[8]_i_1 
       (.I0(j_1_reg_129_reg[7]),
        .I1(j_1_reg_129_reg[6]),
        .I2(j_1_reg_129_reg[5]),
        .I3(j_1_reg_129_reg[4]),
        .I4(\j_1_reg_129[8]_i_2_n_2 ),
        .I5(j_1_reg_129_reg[8]),
        .O(j_fu_173_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_1_reg_129[8]_i_2 
       (.I0(j_1_reg_129_reg[2]),
        .I1(j_1_reg_129_reg[0]),
        .I2(j_1_reg_129_reg[1]),
        .I3(j_1_reg_129_reg[3]),
        .O(\j_1_reg_129[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \j_1_reg_129[9]_i_1 
       (.I0(j_1_reg_129_reg[8]),
        .I1(\j_1_reg_129[10]_i_4_n_2 ),
        .I2(j_1_reg_129_reg[6]),
        .I3(j_1_reg_129_reg[7]),
        .I4(j_1_reg_129_reg[9]),
        .O(j_fu_173_p2[9]));
  FDRE \j_1_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[0]),
        .Q(j_1_reg_129_reg[0]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[10]),
        .Q(j_1_reg_129_reg[10]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[1]),
        .Q(j_1_reg_129_reg[1]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[2]),
        .Q(j_1_reg_129_reg[2]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[3]),
        .Q(j_1_reg_129_reg[3]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[4]),
        .Q(j_1_reg_129_reg[4]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[5]),
        .Q(j_1_reg_129_reg[5]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[6]),
        .Q(j_1_reg_129_reg[6]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[7]),
        .Q(j_1_reg_129_reg[7]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[8]),
        .Q(j_1_reg_129_reg[8]),
        .R(j_1_reg_129));
  FDRE \j_1_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(j_1_reg_1290),
        .D(j_fu_173_p2[9]),
        .Q(j_1_reg_129_reg[9]),
        .R(j_1_reg_129));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_52 regslice_both_video_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (Q),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (i_reg_1890),
        .\B_V_data_1_state_reg[1]_0 (\icmp_ln190_reg_194_reg_n_2_[0] ),
        .D(ap_NS_fsm),
        .E(j_1_reg_1290),
        .Loop_loop_height_proc2123_U0_ap_start(Loop_loop_height_proc2123_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(j_1_reg_129),
        .\ap_CS_fsm_reg[1] (Loop_loop_height_proc2123_U0_ap_ready),
        .\ap_CS_fsm_reg[2] (regslice_both_video_out_V_data_V_U_n_3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_video_out_V_data_V_U_n_6),
        .ap_rst_n_1(regslice_both_video_out_V_data_V_U_n_7),
        .ap_rst_n_2(regslice_both_video_out_V_data_V_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln188_fu_155_p2(icmp_ln188_fu_155_p2),
        .icmp_ln190_fu_167_p2(icmp_ln190_fu_167_p2),
        .icmp_ln190_reg_1940(icmp_ln190_reg_1940),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .\icmp_ln190_reg_194_reg[0] (Loop_loop_height_proc2123_U0_img_out_data_read),
        .img_out_data_empty_n(img_out_data_empty_n),
        .sof_2_reg_140(sof_2_reg_140),
        .sof_reg_104(sof_reg_104),
        .\sof_reg_104_reg[0] (regslice_both_video_out_V_data_V_U_n_8),
        .\tmp_last_V_reg_203_reg[0] (\tmp_last_V_reg_203[0]_i_2_n_2 ),
        .\tmp_last_V_reg_203_reg[0]_0 (\j_1_reg_129[8]_i_2_n_2 ),
        .\tmp_last_V_reg_203_reg[0]_1 (\tmp_last_V_reg_203_reg_n_2_[0] ),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_53 regslice_both_video_out_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\tmp_last_V_reg_203_reg_n_2_[0] ),
        .B_V_data_1_sel_wr_reg_0(Loop_loop_height_proc2123_U0_img_out_data_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_54 regslice_both_video_out_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_2),
        .B_V_data_1_sel_wr_reg_0(Loop_loop_height_proc2123_U0_img_out_data_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .sof_2_reg_140(sof_2_reg_140),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  FDRE \sof_2_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_8),
        .Q(sof_2_reg_140),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \sof_reg_104[0]_i_1 
       (.I0(sof_reg_104),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(Loop_loop_height_proc2123_U0_ap_start),
        .I3(ap_CS_fsm_state6),
        .O(\sof_reg_104[0]_i_1_n_2 ));
  FDRE \sof_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_104[0]_i_1_n_2 ),
        .Q(sof_reg_104),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \tmp_last_V_reg_203[0]_i_2 
       (.I0(j_1_reg_129_reg[8]),
        .I1(j_1_reg_129_reg[7]),
        .I2(\tmp_last_V_reg_203[0]_i_3_n_2 ),
        .I3(j_1_reg_129_reg[4]),
        .I4(j_1_reg_129_reg[5]),
        .I5(j_1_reg_129_reg[6]),
        .O(\tmp_last_V_reg_203[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_203[0]_i_3 
       (.I0(j_1_reg_129_reg[9]),
        .I1(j_1_reg_129_reg[10]),
        .O(\tmp_last_V_reg_203[0]_i_3_n_2 ));
  FDRE \tmp_last_V_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_3),
        .Q(\tmp_last_V_reg_203_reg_n_2_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_Loop_loop_height_proc2224
   (start_once_reg_reg_0,
    start_once_reg,
    shiftReg_ce,
    overlay_alpha_ap_vld_0,
    Loop_loop_height_proc2224_U0_overlay_alpha_out_write,
    video_in_TREADY,
    img_in_data_din,
    Loop_loop_height_proc2224_U0_img_in_data_write,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    start_for_duplicate_1080_1920_U0_full_n,
    overlay_alpha_c_full_n,
    overlay_alpha_ap_vld,
    ap_rst_n_inv,
    ap_clk,
    video_in_TDATA,
    ap_rst_n,
    video_in_TVALID,
    img_in_data_full_n,
    video_in_TUSER,
    video_in_TLAST);
  output start_once_reg_reg_0;
  output start_once_reg;
  output shiftReg_ce;
  output overlay_alpha_ap_vld_0;
  output Loop_loop_height_proc2224_U0_overlay_alpha_out_write;
  output video_in_TREADY;
  output [23:0]img_in_data_din;
  output Loop_loop_height_proc2224_U0_img_in_data_write;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input start_for_duplicate_1080_1920_U0_full_n;
  input overlay_alpha_c_full_n;
  input overlay_alpha_ap_vld;
  input ap_rst_n_inv;
  input ap_clk;
  input [23:0]video_in_TDATA;
  input ap_rst_n;
  input video_in_TVALID;
  input img_in_data_full_n;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire Loop_loop_height_proc2224_U0_img_in_data_write;
  wire Loop_loop_height_proc2224_U0_overlay_alpha_out_write;
  wire ack_out116_out;
  wire \ap_CS_fsm[2]_i_3_n_2 ;
  wire \ap_CS_fsm[2]_i_4_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_predicate_op116_write_state4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_V_reg_3010;
  wire axi_last_V_1_reg_306;
  wire eol_2_reg_190;
  wire \eol_reg_136_reg_n_2_[0] ;
  wire [10:0]i_1_fu_215_p2;
  wire [10:0]i_1_reg_292;
  wire \i_1_reg_292[10]_i_2_n_2 ;
  wire i_reg_125;
  wire \i_reg_125_reg_n_2_[0] ;
  wire \i_reg_125_reg_n_2_[10] ;
  wire \i_reg_125_reg_n_2_[1] ;
  wire \i_reg_125_reg_n_2_[2] ;
  wire \i_reg_125_reg_n_2_[3] ;
  wire \i_reg_125_reg_n_2_[4] ;
  wire \i_reg_125_reg_n_2_[5] ;
  wire \i_reg_125_reg_n_2_[6] ;
  wire \i_reg_125_reg_n_2_[7] ;
  wire \i_reg_125_reg_n_2_[8] ;
  wire \i_reg_125_reg_n_2_[9] ;
  wire icmp_ln119_fu_209_p2;
  wire icmp_ln122_fu_225_p2;
  wire icmp_ln122_reg_297;
  wire [23:0]img_in_data_din;
  wire img_in_data_full_n;
  wire [31:0]j_3_fu_270_p2;
  wire j_reg_148;
  wire \j_reg_148_reg_n_2_[0] ;
  wire \j_reg_148_reg_n_2_[10] ;
  wire \j_reg_148_reg_n_2_[11] ;
  wire \j_reg_148_reg_n_2_[12] ;
  wire \j_reg_148_reg_n_2_[13] ;
  wire \j_reg_148_reg_n_2_[14] ;
  wire \j_reg_148_reg_n_2_[15] ;
  wire \j_reg_148_reg_n_2_[16] ;
  wire \j_reg_148_reg_n_2_[17] ;
  wire \j_reg_148_reg_n_2_[18] ;
  wire \j_reg_148_reg_n_2_[19] ;
  wire \j_reg_148_reg_n_2_[1] ;
  wire \j_reg_148_reg_n_2_[20] ;
  wire \j_reg_148_reg_n_2_[21] ;
  wire \j_reg_148_reg_n_2_[22] ;
  wire \j_reg_148_reg_n_2_[23] ;
  wire \j_reg_148_reg_n_2_[24] ;
  wire \j_reg_148_reg_n_2_[25] ;
  wire \j_reg_148_reg_n_2_[26] ;
  wire \j_reg_148_reg_n_2_[27] ;
  wire \j_reg_148_reg_n_2_[28] ;
  wire \j_reg_148_reg_n_2_[29] ;
  wire \j_reg_148_reg_n_2_[2] ;
  wire \j_reg_148_reg_n_2_[30] ;
  wire \j_reg_148_reg_n_2_[31] ;
  wire \j_reg_148_reg_n_2_[3] ;
  wire \j_reg_148_reg_n_2_[4] ;
  wire \j_reg_148_reg_n_2_[5] ;
  wire \j_reg_148_reg_n_2_[6] ;
  wire \j_reg_148_reg_n_2_[7] ;
  wire \j_reg_148_reg_n_2_[8] ;
  wire \j_reg_148_reg_n_2_[9] ;
  wire or_ln131_fu_251_p2;
  wire or_ln131_reg_311;
  wire or_ln134_reg_315;
  wire overlay_alpha_ap_vld;
  wire overlay_alpha_ap_vld_0;
  wire overlay_alpha_c_full_n;
  wire p_1_in;
  wire regslice_both_video_in_V_data_V_U_n_12;
  wire regslice_both_video_in_V_data_V_U_n_15;
  wire regslice_both_video_in_V_data_V_U_n_16;
  wire regslice_both_video_in_V_data_V_U_n_17;
  wire regslice_both_video_in_V_data_V_U_n_3;
  wire regslice_both_video_in_V_data_V_U_n_6;
  wire regslice_both_video_in_V_data_V_U_n_8;
  wire regslice_both_video_in_V_data_V_U_n_9;
  wire regslice_both_video_in_V_last_V_U_n_2;
  wire regslice_both_video_in_V_last_V_U_n_4;
  wire regslice_both_video_in_V_last_V_U_n_5;
  wire regslice_both_video_in_V_user_V_U_n_2;
  wire regslice_both_video_in_V_user_V_U_n_40;
  wire shiftReg_ce;
  wire start_for_duplicate_1080_1920_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire [0:0]start_fu_82;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_2;
  wire start_once_reg_reg_0;
  wire [23:0]video_in_TDATA;
  wire [23:0]video_in_TDATA_int_regslice;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire video_in_TREADY_int_regslice;
  wire [0:0]video_in_TUSER;
  wire video_in_TUSER_int_regslice;
  wire video_in_TVALID;

  LUT6 #(
    .INIT(64'h8888800000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(overlay_alpha_c_full_n),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(start_once_reg),
        .I5(overlay_alpha_ap_vld),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_209_p2),
        .I2(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAA80000000000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(start_for_duplicate_1080_1920_U0_full_n),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_once_reg),
        .I4(overlay_alpha_ap_vld),
        .I5(overlay_alpha_c_full_n),
        .O(Loop_loop_height_proc2224_U0_overlay_alpha_out_write));
  LUT5 #(
    .INIT(32'h31000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\i_reg_125_reg_n_2_[6] ),
        .I1(\i_reg_125_reg_n_2_[8] ),
        .I2(\i_reg_125_reg_n_2_[7] ),
        .I3(\ap_CS_fsm[2]_i_3_n_2 ),
        .I4(\ap_CS_fsm[2]_i_4_n_2 ),
        .O(icmp_ln119_fu_209_p2));
  LUT6 #(
    .INIT(64'h00000000000000D5)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\i_reg_125_reg_n_2_[5] ),
        .I1(\i_reg_125_reg_n_2_[3] ),
        .I2(\i_reg_125_reg_n_2_[4] ),
        .I3(\i_reg_125_reg_n_2_[0] ),
        .I4(\i_reg_125_reg_n_2_[1] ),
        .I5(\i_reg_125_reg_n_2_[2] ),
        .O(\ap_CS_fsm[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\i_reg_125_reg_n_2_[4] ),
        .I1(\i_reg_125_reg_n_2_[5] ),
        .I2(\i_reg_125_reg_n_2_[7] ),
        .I3(\i_reg_125_reg_n_2_[8] ),
        .I4(\i_reg_125_reg_n_2_[9] ),
        .I5(\i_reg_125_reg_n_2_[10] ),
        .O(\ap_CS_fsm[2]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(eol_2_reg_190),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(eol_2_reg_190),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_12),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_8),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[0]),
        .Q(img_in_data_din[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[10] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[10]),
        .Q(img_in_data_din[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[11] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[11]),
        .Q(img_in_data_din[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[12] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[12]),
        .Q(img_in_data_din[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[13] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[13]),
        .Q(img_in_data_din[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[14] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[14]),
        .Q(img_in_data_din[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[15] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[15]),
        .Q(img_in_data_din[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[16] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[16]),
        .Q(img_in_data_din[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[17] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[17]),
        .Q(img_in_data_din[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[18] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[18]),
        .Q(img_in_data_din[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[19] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[19]),
        .Q(img_in_data_din[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[1] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[1]),
        .Q(img_in_data_din[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[20] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[20]),
        .Q(img_in_data_din[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[21] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[21]),
        .Q(img_in_data_din[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[22] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[22]),
        .Q(img_in_data_din[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[23] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[23]),
        .Q(img_in_data_din[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[2] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[2]),
        .Q(img_in_data_din[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[3] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[3]),
        .Q(img_in_data_din[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[4] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[4]),
        .Q(img_in_data_din[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[5] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[5]),
        .Q(img_in_data_din[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[6] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[6]),
        .Q(img_in_data_din[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[7] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[7]),
        .Q(img_in_data_din[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[8] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[8]),
        .Q(img_in_data_din[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_301_reg[9] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(video_in_TDATA_int_regslice[9]),
        .Q(img_in_data_din[9]),
        .R(1'b0));
  FDRE \axi_last_V_1_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_5),
        .Q(axi_last_V_1_reg_306),
        .R(1'b0));
  FDRE \eol_2_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_4),
        .Q(eol_2_reg_190),
        .R(1'b0));
  FDRE \eol_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_9),
        .Q(\eol_reg_136_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_292[0]_i_1 
       (.I0(\i_reg_125_reg_n_2_[0] ),
        .O(i_1_fu_215_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_292[10]_i_1 
       (.I0(\i_reg_125_reg_n_2_[8] ),
        .I1(\i_reg_125_reg_n_2_[6] ),
        .I2(\i_1_reg_292[10]_i_2_n_2 ),
        .I3(\i_reg_125_reg_n_2_[7] ),
        .I4(\i_reg_125_reg_n_2_[9] ),
        .I5(\i_reg_125_reg_n_2_[10] ),
        .O(i_1_fu_215_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_292[10]_i_2 
       (.I0(\i_reg_125_reg_n_2_[5] ),
        .I1(\i_reg_125_reg_n_2_[3] ),
        .I2(\i_reg_125_reg_n_2_[1] ),
        .I3(\i_reg_125_reg_n_2_[0] ),
        .I4(\i_reg_125_reg_n_2_[2] ),
        .I5(\i_reg_125_reg_n_2_[4] ),
        .O(\i_1_reg_292[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_292[1]_i_1 
       (.I0(\i_reg_125_reg_n_2_[0] ),
        .I1(\i_reg_125_reg_n_2_[1] ),
        .O(i_1_fu_215_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_292[2]_i_1 
       (.I0(\i_reg_125_reg_n_2_[0] ),
        .I1(\i_reg_125_reg_n_2_[1] ),
        .I2(\i_reg_125_reg_n_2_[2] ),
        .O(i_1_fu_215_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_292[3]_i_1 
       (.I0(\i_reg_125_reg_n_2_[1] ),
        .I1(\i_reg_125_reg_n_2_[0] ),
        .I2(\i_reg_125_reg_n_2_[2] ),
        .I3(\i_reg_125_reg_n_2_[3] ),
        .O(i_1_fu_215_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_292[4]_i_1 
       (.I0(\i_reg_125_reg_n_2_[2] ),
        .I1(\i_reg_125_reg_n_2_[0] ),
        .I2(\i_reg_125_reg_n_2_[1] ),
        .I3(\i_reg_125_reg_n_2_[3] ),
        .I4(\i_reg_125_reg_n_2_[4] ),
        .O(i_1_fu_215_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_292[5]_i_1 
       (.I0(\i_reg_125_reg_n_2_[3] ),
        .I1(\i_reg_125_reg_n_2_[1] ),
        .I2(\i_reg_125_reg_n_2_[0] ),
        .I3(\i_reg_125_reg_n_2_[2] ),
        .I4(\i_reg_125_reg_n_2_[4] ),
        .I5(\i_reg_125_reg_n_2_[5] ),
        .O(i_1_fu_215_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_292[6]_i_1 
       (.I0(\i_1_reg_292[10]_i_2_n_2 ),
        .I1(\i_reg_125_reg_n_2_[6] ),
        .O(i_1_fu_215_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_292[7]_i_1 
       (.I0(\i_1_reg_292[10]_i_2_n_2 ),
        .I1(\i_reg_125_reg_n_2_[6] ),
        .I2(\i_reg_125_reg_n_2_[7] ),
        .O(i_1_fu_215_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_292[8]_i_1 
       (.I0(\i_reg_125_reg_n_2_[6] ),
        .I1(\i_1_reg_292[10]_i_2_n_2 ),
        .I2(\i_reg_125_reg_n_2_[7] ),
        .I3(\i_reg_125_reg_n_2_[8] ),
        .O(i_1_fu_215_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_292[9]_i_1 
       (.I0(\i_reg_125_reg_n_2_[7] ),
        .I1(\i_1_reg_292[10]_i_2_n_2 ),
        .I2(\i_reg_125_reg_n_2_[6] ),
        .I3(\i_reg_125_reg_n_2_[8] ),
        .I4(\i_reg_125_reg_n_2_[9] ),
        .O(i_1_fu_215_p2[9]));
  FDRE \i_1_reg_292_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[0]),
        .Q(i_1_reg_292[0]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[10]),
        .Q(i_1_reg_292[10]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[1]),
        .Q(i_1_reg_292[1]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[2]),
        .Q(i_1_reg_292[2]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[3]),
        .Q(i_1_reg_292[3]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[4]),
        .Q(i_1_reg_292[4]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[5]),
        .Q(i_1_reg_292[5]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[6]),
        .Q(i_1_reg_292[6]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[7]),
        .Q(i_1_reg_292[7]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[8]),
        .Q(i_1_reg_292[8]),
        .R(1'b0));
  FDRE \i_1_reg_292_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_215_p2[9]),
        .Q(i_1_reg_292[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_125[10]_i_1 
       (.I0(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_125));
  FDRE \i_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[0]),
        .Q(\i_reg_125_reg_n_2_[0] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[10]),
        .Q(\i_reg_125_reg_n_2_[10] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[1]),
        .Q(\i_reg_125_reg_n_2_[1] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[2]),
        .Q(\i_reg_125_reg_n_2_[2] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[3]),
        .Q(\i_reg_125_reg_n_2_[3] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[4]),
        .Q(\i_reg_125_reg_n_2_[4] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[5]),
        .Q(\i_reg_125_reg_n_2_[5] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[6]),
        .Q(\i_reg_125_reg_n_2_[6] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[7]),
        .Q(\i_reg_125_reg_n_2_[7] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[8]),
        .Q(\i_reg_125_reg_n_2_[8] ),
        .R(i_reg_125));
  FDRE \i_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_292[9]),
        .Q(\i_reg_125_reg_n_2_[9] ),
        .R(i_reg_125));
  FDRE \icmp_ln122_reg_297_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_15),
        .Q(icmp_ln122_reg_297),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    internal_empty_n_i_2
       (.I0(start_once_reg),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'h5777FFFFFFFFFFFF)) 
    internal_empty_n_i_2__0
       (.I0(overlay_alpha_ap_vld),
        .I1(start_once_reg),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_for_duplicate_1080_1920_U0_full_n),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(overlay_alpha_c_full_n),
        .O(overlay_alpha_ap_vld_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_148[31]_i_4 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_209_p2),
        .O(p_1_in));
  FDRE \j_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[0]),
        .Q(\j_reg_148_reg_n_2_[0] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[10]),
        .Q(\j_reg_148_reg_n_2_[10] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[11]),
        .Q(\j_reg_148_reg_n_2_[11] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[12]),
        .Q(\j_reg_148_reg_n_2_[12] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[13]),
        .Q(\j_reg_148_reg_n_2_[13] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[14]),
        .Q(\j_reg_148_reg_n_2_[14] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[15]),
        .Q(\j_reg_148_reg_n_2_[15] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[16]),
        .Q(\j_reg_148_reg_n_2_[16] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[17]),
        .Q(\j_reg_148_reg_n_2_[17] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[18]),
        .Q(\j_reg_148_reg_n_2_[18] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[19]),
        .Q(\j_reg_148_reg_n_2_[19] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[1]),
        .Q(\j_reg_148_reg_n_2_[1] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[20]),
        .Q(\j_reg_148_reg_n_2_[20] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[21]),
        .Q(\j_reg_148_reg_n_2_[21] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[22]),
        .Q(\j_reg_148_reg_n_2_[22] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[23]),
        .Q(\j_reg_148_reg_n_2_[23] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[24]),
        .Q(\j_reg_148_reg_n_2_[24] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[25]),
        .Q(\j_reg_148_reg_n_2_[25] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[26]),
        .Q(\j_reg_148_reg_n_2_[26] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[27]),
        .Q(\j_reg_148_reg_n_2_[27] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[28]),
        .Q(\j_reg_148_reg_n_2_[28] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[29]),
        .Q(\j_reg_148_reg_n_2_[29] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[2]),
        .Q(\j_reg_148_reg_n_2_[2] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[30]),
        .Q(\j_reg_148_reg_n_2_[30] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[31]),
        .Q(\j_reg_148_reg_n_2_[31] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[3]),
        .Q(\j_reg_148_reg_n_2_[3] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[4]),
        .Q(\j_reg_148_reg_n_2_[4] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[5]),
        .Q(\j_reg_148_reg_n_2_[5] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[6]),
        .Q(\j_reg_148_reg_n_2_[6] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[7]),
        .Q(\j_reg_148_reg_n_2_[7] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[8]),
        .Q(\j_reg_148_reg_n_2_[8] ),
        .R(j_reg_148));
  FDRE \j_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(ack_out116_out),
        .D(j_3_fu_270_p2[9]),
        .Q(\j_reg_148_reg_n_2_[9] ),
        .R(j_reg_148));
  FDRE \or_ln131_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(axi_data_V_reg_3010),
        .D(or_ln131_fu_251_p2),
        .Q(or_ln131_reg_311),
        .R(1'b0));
  FDRE \or_ln134_reg_315_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_40),
        .Q(or_ln134_reg_315),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_video_in_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (video_in_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_last_V_U_n_2),
        .B_V_data_1_sel_rd_reg_1(regslice_both_video_in_V_user_V_U_n_2),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_3),
        .\B_V_data_1_state_reg[1]_0 (video_in_TREADY),
        .CO(icmp_ln122_fu_225_p2),
        .D(ap_NS_fsm[3:2]),
        .E(axi_data_V_reg_3010),
        .Loop_loop_height_proc2224_U0_img_in_data_write(Loop_loop_height_proc2224_U0_img_in_data_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .SR(j_reg_148),
        .ack_out116_out(ack_out116_out),
        .\ap_CS_fsm_reg[2] (regslice_both_video_in_V_data_V_U_n_15),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_video_in_V_data_V_U_n_12),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_video_in_V_data_V_U_n_8),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_predicate_op116_write_state4(ap_predicate_op116_write_state4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_306(axi_last_V_1_reg_306),
        .\axi_last_V_1_reg_306_reg[0] (regslice_both_video_in_V_data_V_U_n_9),
        .eol_2_reg_190(eol_2_reg_190),
        .\eol_2_reg_190_reg[0] (regslice_both_video_in_V_data_V_U_n_16),
        .\eol_2_reg_190_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_17),
        .\eol_reg_136_reg[0] (\eol_reg_136_reg_n_2_[0] ),
        .icmp_ln119_fu_209_p2(icmp_ln119_fu_209_p2),
        .icmp_ln122_reg_297(icmp_ln122_reg_297),
        .img_in_data_full_n(img_in_data_full_n),
        .or_ln131_reg_311(or_ln131_reg_311),
        .or_ln134_reg_315(or_ln134_reg_315),
        .p_1_in(p_1_in),
        .start_fu_82(start_fu_82),
        .\start_fu_82_reg[0] (regslice_both_video_in_V_data_V_U_n_6),
        .\start_fu_82_reg[0]_0 (Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TREADY_int_regslice(video_in_TREADY_int_regslice),
        .video_in_TUSER_int_regslice(video_in_TUSER_int_regslice),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_video_in_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_5),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_16),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_2),
        .E(ack_out116_out),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_306(axi_last_V_1_reg_306),
        .eol_2_reg_190(eol_2_reg_190),
        .\eol_2_reg_190_reg[0] (\eol_reg_136_reg_n_2_[0] ),
        .\eol_2_reg_190_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_3),
        .\eol_reg_136_reg[0] (regslice_both_video_in_V_last_V_U_n_4),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY_int_regslice(video_in_TREADY_int_regslice),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_51 regslice_both_video_in_V_user_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_40),
        .B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_17),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_2),
        .CO(icmp_ln122_fu_225_p2),
        .D(j_3_fu_270_p2),
        .E(axi_data_V_reg_3010),
        .Q({\j_reg_148_reg_n_2_[31] ,\j_reg_148_reg_n_2_[30] ,\j_reg_148_reg_n_2_[29] ,\j_reg_148_reg_n_2_[28] ,\j_reg_148_reg_n_2_[27] ,\j_reg_148_reg_n_2_[26] ,\j_reg_148_reg_n_2_[25] ,\j_reg_148_reg_n_2_[24] ,\j_reg_148_reg_n_2_[23] ,\j_reg_148_reg_n_2_[22] ,\j_reg_148_reg_n_2_[21] ,\j_reg_148_reg_n_2_[20] ,\j_reg_148_reg_n_2_[19] ,\j_reg_148_reg_n_2_[18] ,\j_reg_148_reg_n_2_[17] ,\j_reg_148_reg_n_2_[16] ,\j_reg_148_reg_n_2_[15] ,\j_reg_148_reg_n_2_[14] ,\j_reg_148_reg_n_2_[13] ,\j_reg_148_reg_n_2_[12] ,\j_reg_148_reg_n_2_[11] ,\j_reg_148_reg_n_2_[10] ,\j_reg_148_reg_n_2_[9] ,\j_reg_148_reg_n_2_[8] ,\j_reg_148_reg_n_2_[7] ,\j_reg_148_reg_n_2_[6] ,\j_reg_148_reg_n_2_[5] ,\j_reg_148_reg_n_2_[4] ,\j_reg_148_reg_n_2_[3] ,\j_reg_148_reg_n_2_[2] ,\j_reg_148_reg_n_2_[1] ,\j_reg_148_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_predicate_op116_write_state4(ap_predicate_op116_write_state4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln122_reg_297(icmp_ln122_reg_297),
        .or_ln131_fu_251_p2(or_ln131_fu_251_p2),
        .or_ln131_reg_311(or_ln131_reg_311),
        .or_ln134_reg_315(or_ln134_reg_315),
        .start_fu_82(start_fu_82),
        .video_in_TREADY_int_regslice(video_in_TREADY_int_regslice),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TUSER_int_regslice(video_in_TUSER_int_regslice),
        .video_in_TVALID(video_in_TVALID));
  FDRE \start_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_6),
        .Q(start_fu_82),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1__1
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln119_fu_209_p2),
        .I2(start_once_reg),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(start_for_duplicate_1080_1920_U0_full_n),
        .O(start_once_reg_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_2),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_duplicate_1080_1920_s
   (E,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    ap_ready,
    start_once_reg,
    WEA,
    pop,
    pop_0,
    img_src1_data_full_n,
    img_src2_data_full_n,
    img_in_data_empty_n,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    duplicate_1080_1920_U0_ap_start,
    start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n);
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output ap_ready;
  output start_once_reg;
  output [0:0]WEA;
  input pop;
  input pop_0;
  input img_src1_data_full_n;
  input img_src2_data_full_n;
  input img_in_data_empty_n;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input duplicate_1080_1920_U0_ap_start;
  input start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;

  wire [0:0]E;
  wire [0:0]WEA;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire \ap_CS_fsm[2]_i_4__0_n_2 ;
  wire \ap_CS_fsm[2]_i_5_n_2 ;
  wire \ap_CS_fsm[2]_i_6_n_2 ;
  wire \ap_CS_fsm[2]_i_7_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter1_i_2_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_start;
  wire icmp_ln33_fu_75_p2;
  wire \icmp_ln33_reg_87[0]_i_1_n_2 ;
  wire \icmp_ln33_reg_87_reg_n_2_[0] ;
  wire img_in_data_empty_n;
  wire img_src1_data_full_n;
  wire img_src2_data_full_n;
  wire indvar_flatten_reg_64;
  wire indvar_flatten_reg_640;
  wire \indvar_flatten_reg_64[0]_i_4_n_2 ;
  wire [20:0]indvar_flatten_reg_64_reg;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_2 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_64_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_64_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_64_reg[8]_i_1_n_9 ;
  wire p_5_in;
  wire pop;
  wire pop_0;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_2;
  wire [7:4]\NLW_indvar_flatten_reg_64_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_64_reg[16]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_NS_fsm16_out),
        .I1(ap_ready),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE0EEEEEE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm16_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[1]_i_3_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hA8880000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(start_once_reg),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I4(duplicate_1080_1920_U0_ap_start),
        .O(ap_NS_fsm16_out));
  LUT6 #(
    .INIT(64'hAAAAAAAA8000AAAA)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(icmp_ln33_fu_75_p2),
        .I1(img_src1_data_full_n),
        .I2(img_src2_data_full_n),
        .I3(img_in_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .I5(\icmp_ln33_reg_87_reg_n_2_[0] ),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(icmp_ln33_fu_75_p2),
        .I1(p_5_in),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_4__0_n_2 ),
        .I1(indvar_flatten_reg_64_reg[1]),
        .I2(indvar_flatten_reg_64_reg[13]),
        .I3(indvar_flatten_reg_64_reg[6]),
        .I4(\ap_CS_fsm[2]_i_5_n_2 ),
        .I5(\ap_CS_fsm[2]_i_6_n_2 ),
        .O(icmp_ln33_fu_75_p2));
  LUT6 #(
    .INIT(64'hAAAAAAAA8000AAAA)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_src1_data_full_n),
        .I2(img_src2_data_full_n),
        .I3(img_in_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .I5(\icmp_ln33_reg_87_reg_n_2_[0] ),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(indvar_flatten_reg_64_reg[3]),
        .I1(indvar_flatten_reg_64_reg[19]),
        .I2(indvar_flatten_reg_64_reg[14]),
        .I3(indvar_flatten_reg_64_reg[20]),
        .I4(indvar_flatten_reg_64_reg[11]),
        .I5(indvar_flatten_reg_64_reg[12]),
        .O(\ap_CS_fsm[2]_i_4__0_n_2 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(indvar_flatten_reg_64_reg[17]),
        .I1(indvar_flatten_reg_64_reg[2]),
        .I2(indvar_flatten_reg_64_reg[7]),
        .I3(indvar_flatten_reg_64_reg[4]),
        .O(\ap_CS_fsm[2]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(indvar_flatten_reg_64_reg[0]),
        .I1(indvar_flatten_reg_64_reg[5]),
        .I2(indvar_flatten_reg_64_reg[16]),
        .I3(indvar_flatten_reg_64_reg[18]),
        .I4(\ap_CS_fsm[2]_i_7_n_2 ),
        .O(\ap_CS_fsm[2]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(indvar_flatten_reg_64_reg[9]),
        .I1(indvar_flatten_reg_64_reg[8]),
        .I2(indvar_flatten_reg_64_reg[15]),
        .I3(indvar_flatten_reg_64_reg[10]),
        .O(\ap_CS_fsm[2]_i_7_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm16_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(p_5_in),
        .I4(icmp_ln33_fu_75_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_NS_fsm16_out),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter1_i_2_n_2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln33_fu_75_p2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_2));
  LUT5 #(
    .INIT(32'h04444444)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\icmp_ln33_reg_87_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(img_in_data_empty_n),
        .I3(img_src2_data_full_n),
        .I4(img_src1_data_full_n),
        .O(ap_enable_reg_pp0_iter1_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln33_reg_87[0]_i_1 
       (.I0(icmp_ln33_fu_75_p2),
        .I1(p_5_in),
        .I2(\icmp_ln33_reg_87_reg_n_2_[0] ),
        .O(\icmp_ln33_reg_87[0]_i_1_n_2 ));
  FDRE \icmp_ln33_reg_87_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_87[0]_i_1_n_2 ),
        .Q(\icmp_ln33_reg_87_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AA800000)) 
    \indvar_flatten_reg_64[0]_i_1 
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(indvar_flatten_reg_640),
        .O(indvar_flatten_reg_64));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten_reg_64[0]_i_2 
       (.I0(icmp_ln33_fu_75_p2),
        .I1(p_5_in),
        .I2(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_640));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_64[0]_i_4 
       (.I0(indvar_flatten_reg_64_reg[0]),
        .O(\indvar_flatten_reg_64[0]_i_4_n_2 ));
  FDRE \indvar_flatten_reg_64_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_64_reg[0]),
        .R(indvar_flatten_reg_64));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_64_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_64_reg[0]_i_3_n_2 ,\indvar_flatten_reg_64_reg[0]_i_3_n_3 ,\indvar_flatten_reg_64_reg[0]_i_3_n_4 ,\indvar_flatten_reg_64_reg[0]_i_3_n_5 ,\indvar_flatten_reg_64_reg[0]_i_3_n_6 ,\indvar_flatten_reg_64_reg[0]_i_3_n_7 ,\indvar_flatten_reg_64_reg[0]_i_3_n_8 ,\indvar_flatten_reg_64_reg[0]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_64_reg[0]_i_3_n_10 ,\indvar_flatten_reg_64_reg[0]_i_3_n_11 ,\indvar_flatten_reg_64_reg[0]_i_3_n_12 ,\indvar_flatten_reg_64_reg[0]_i_3_n_13 ,\indvar_flatten_reg_64_reg[0]_i_3_n_14 ,\indvar_flatten_reg_64_reg[0]_i_3_n_15 ,\indvar_flatten_reg_64_reg[0]_i_3_n_16 ,\indvar_flatten_reg_64_reg[0]_i_3_n_17 }),
        .S({indvar_flatten_reg_64_reg[7:1],\indvar_flatten_reg_64[0]_i_4_n_2 }));
  FDRE \indvar_flatten_reg_64_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_64_reg[10]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_64_reg[11]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_64_reg[12]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_64_reg[13]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_64_reg[14]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_64_reg[15]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_64_reg[16]),
        .R(indvar_flatten_reg_64));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_64_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_64_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_64_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_64_reg[16]_i_1_n_6 ,\indvar_flatten_reg_64_reg[16]_i_1_n_7 ,\indvar_flatten_reg_64_reg[16]_i_1_n_8 ,\indvar_flatten_reg_64_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_64_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_64_reg[16]_i_1_n_13 ,\indvar_flatten_reg_64_reg[16]_i_1_n_14 ,\indvar_flatten_reg_64_reg[16]_i_1_n_15 ,\indvar_flatten_reg_64_reg[16]_i_1_n_16 ,\indvar_flatten_reg_64_reg[16]_i_1_n_17 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_64_reg[20:16]}));
  FDRE \indvar_flatten_reg_64_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_64_reg[17]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_64_reg[18]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_64_reg[19]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_64_reg[1]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_reg_64_reg[20]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_64_reg[2]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_64_reg[3]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_64_reg[4]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_12 ),
        .Q(indvar_flatten_reg_64_reg[5]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten_reg_64_reg[6]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[0]_i_3_n_10 ),
        .Q(indvar_flatten_reg_64_reg[7]),
        .R(indvar_flatten_reg_64));
  FDRE \indvar_flatten_reg_64_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_64_reg[8]),
        .R(indvar_flatten_reg_64));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_64_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_64_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_64_reg[8]_i_1_n_2 ,\indvar_flatten_reg_64_reg[8]_i_1_n_3 ,\indvar_flatten_reg_64_reg[8]_i_1_n_4 ,\indvar_flatten_reg_64_reg[8]_i_1_n_5 ,\indvar_flatten_reg_64_reg[8]_i_1_n_6 ,\indvar_flatten_reg_64_reg[8]_i_1_n_7 ,\indvar_flatten_reg_64_reg[8]_i_1_n_8 ,\indvar_flatten_reg_64_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_64_reg[8]_i_1_n_10 ,\indvar_flatten_reg_64_reg[8]_i_1_n_11 ,\indvar_flatten_reg_64_reg[8]_i_1_n_12 ,\indvar_flatten_reg_64_reg[8]_i_1_n_13 ,\indvar_flatten_reg_64_reg[8]_i_1_n_14 ,\indvar_flatten_reg_64_reg[8]_i_1_n_15 ,\indvar_flatten_reg_64_reg[8]_i_1_n_16 ,\indvar_flatten_reg_64_reg[8]_i_1_n_17 }),
        .S(indvar_flatten_reg_64_reg[15:8]));
  FDRE \indvar_flatten_reg_64_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_640),
        .D(\indvar_flatten_reg_64_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_64_reg[9]),
        .R(indvar_flatten_reg_64));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    mem_reg_bram_0_i_12__0
       (.I0(\icmp_ln33_reg_87_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(img_in_data_empty_n),
        .I3(img_src2_data_full_n),
        .I4(img_src1_data_full_n),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(WEA));
  LUT5 #(
    .INIT(32'h54444444)) 
    start_once_reg_i_1
       (.I0(ap_ready),
        .I1(start_once_reg),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I4(duplicate_1080_1920_U0_ap_start),
        .O(start_once_reg_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_2),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(pop_0),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \waddr[10]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(img_src1_data_full_n),
        .I2(img_src2_data_full_n),
        .I3(img_in_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .I5(\icmp_ln33_reg_87_reg_n_2_[0] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A
   (img_in_data_full_n,
    if_dout,
    img_in_data_empty_n,
    Loop_loop_height_proc2224_U0_img_in_data_write,
    ap_rst_n,
    ap_clk,
    if_din,
    ap_rst_n_inv,
    WEA);
  output img_in_data_full_n;
  output [23:0]if_dout;
  output img_in_data_empty_n;
  input Loop_loop_height_proc2224_U0_img_in_data_write;
  input ap_rst_n;
  input ap_clk;
  input [23:0]if_din;
  input ap_rst_n_inv;
  input [0:0]WEA;

  wire Loop_loop_height_proc2224_U0_img_in_data_write;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1_n_2;
  wire empty_n;
  wire empty_n_i_1__2_n_2;
  wire empty_n_i_3_n_2;
  wire full_n_i_1__2_n_2;
  wire full_n_i_3_n_2;
  wire [23:0]if_din;
  wire [23:0]if_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire mem_reg_bram_0_i_13__0_n_2;
  wire mem_reg_bram_0_i_14__0_n_2;
  wire mem_reg_bram_0_i_15__0_n_2;
  wire mem_reg_bram_0_i_16__0_n_2;
  wire mem_reg_bram_0_i_17__0_n_2;
  wire mem_reg_bram_0_i_18__0_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1_n_2 ;
  wire \raddr[10]_i_2_n_2 ;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr[3]_i_1_n_2 ;
  wire \raddr[4]_i_1_n_2 ;
  wire \raddr[5]_i_1_n_2 ;
  wire \raddr[6]_i_1_n_2 ;
  wire \raddr[7]_i_1_n_2 ;
  wire \raddr[8]_i_1_n_2 ;
  wire \raddr[9]_i_1_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_2;
  wire show_ahead_i_3_n_2;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[10]_i_1__2_n_2 ;
  wire \usedw[10]_i_3_n_2 ;
  wire \usedw[10]_i_4_n_2 ;
  wire \usedw[8]_i_10__2_n_2 ;
  wire \usedw[8]_i_2_n_2 ;
  wire \usedw[8]_i_3_n_2 ;
  wire \usedw[8]_i_4_n_2 ;
  wire \usedw[8]_i_5_n_2 ;
  wire \usedw[8]_i_6_n_2 ;
  wire \usedw[8]_i_7_n_2 ;
  wire \usedw[8]_i_8_n_2 ;
  wire \usedw[8]_i_9_n_2 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2_n_16 ;
  wire \usedw_reg[10]_i_2_n_17 ;
  wire \usedw_reg[10]_i_2_n_9 ;
  wire \usedw_reg[8]_i_1_n_10 ;
  wire \usedw_reg[8]_i_1_n_11 ;
  wire \usedw_reg[8]_i_1_n_12 ;
  wire \usedw_reg[8]_i_1_n_13 ;
  wire \usedw_reg[8]_i_1_n_14 ;
  wire \usedw_reg[8]_i_1_n_15 ;
  wire \usedw_reg[8]_i_1_n_16 ;
  wire \usedw_reg[8]_i_1_n_17 ;
  wire \usedw_reg[8]_i_1_n_2 ;
  wire \usedw_reg[8]_i_1_n_3 ;
  wire \usedw_reg[8]_i_1_n_4 ;
  wire \usedw_reg[8]_i_1_n_5 ;
  wire \usedw_reg[8]_i_1_n_6 ;
  wire \usedw_reg[8]_i_1_n_7 ;
  wire \usedw_reg[8]_i_1_n_8 ;
  wire \usedw_reg[8]_i_1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[10]_i_2_n_2 ;
  wire \waddr[10]_i_3_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[2]_i_2_n_2 ;
  wire \waddr[2]_i_3_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[4]_i_2_n_2 ;
  wire \waddr[5]_i_1_n_2 ;
  wire \waddr[5]_i_2_n_2 ;
  wire \waddr[5]_i_3_n_2 ;
  wire \waddr[5]_i_4_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[6]_i_3_n_2 ;
  wire \waddr[7]_i_1_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr[8]_i_1_n_2 ;
  wire \waddr[9]_i_1_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(if_dout[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(if_dout[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(if_dout[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(if_dout[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(if_dout[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(if_dout[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(if_dout[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(if_dout[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(if_dout[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(if_dout[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(if_dout[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(if_dout[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(if_dout[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(if_dout[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(if_dout[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(if_dout[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(if_dout[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(if_dout[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(if_dout[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(if_dout[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(if_dout[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(if_dout[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(if_dout[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(if_dout[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1
       (.I0(img_in_data_empty_n),
        .I1(empty_n),
        .I2(WEA),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(img_in_data_empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF8FF7088)) 
    empty_n_i_1__2
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc2224_U0_img_in_data_write),
        .I2(p_0_in),
        .I3(pop),
        .I4(empty_n),
        .O(empty_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2
       (.I0(empty_n_i_3_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFA2FF)) 
    full_n_i_1__2
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc2224_U0_img_in_data_write),
        .I2(p_1_in),
        .I3(ap_rst_n),
        .I4(pop),
        .O(full_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2
       (.I0(full_n_i_3_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_2),
        .Q(img_in_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc2224_U0_img_in_data_write,Loop_loop_height_proc2224_U0_img_in_data_write,Loop_loop_height_proc2224_U0_img_in_data_write,Loop_loop_height_proc2224_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__0_n_2),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_14__0_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11
       (.I0(mem_reg_bram_0_i_14__0_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_13__0
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__0_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_13__0_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_14__0
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__0_n_2),
        .I4(mem_reg_bram_0_i_18__0_n_2),
        .O(mem_reg_bram_0_i_14__0_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__0_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_16__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16__0_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_17__0
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_17__0_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__0
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_18__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2
       (.I0(\raddr[9]_i_1_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__0_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__0_n_2),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5
       (.I0(mem_reg_bram_0_i_15__0_n_2),
        .I1(mem_reg_bram_0_i_14__0_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6
       (.I0(mem_reg_bram_0_i_16__0_n_2),
        .I1(mem_reg_bram_0_i_14__0_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7
       (.I0(\raddr[4]_i_1_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc2224_U0_img_in_data_write,Loop_loop_height_proc2224_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_bram_0_i_14__0_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[10]_i_1 
       (.I0(empty_n),
        .I1(img_in_data_empty_n),
        .I2(WEA),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__0_n_2),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_16__0_n_2),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__0_n_2),
        .I2(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__0_n_2),
        .I3(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__0_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__0_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_14__0_n_2),
        .O(\raddr[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    show_ahead_i_1__2
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc2224_U0_img_in_data_write),
        .I2(show_ahead_i_2_n_2),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    show_ahead_i_2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[3]),
        .I5(show_ahead_i_3_n_2),
        .O(show_ahead_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_3
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[10]_i_1__2 
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc2224_U0_img_in_data_write),
        .I2(pop),
        .O(\usedw[10]_i_1__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h0F87)) 
    \usedw[8]_i_10__2 
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc2224_U0_img_in_data_write),
        .I2(usedw_reg[1]),
        .I3(pop),
        .O(\usedw[8]_i_10__2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[10]_i_2_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2 
       (.CI(\usedw_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2_n_16 ,\usedw_reg[10]_i_2_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3_n_2 ,\usedw[10]_i_4_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[8]_i_1_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1_n_2 ,\usedw_reg[8]_i_1_n_3 ,\usedw_reg[8]_i_1_n_4 ,\usedw_reg[8]_i_1_n_5 ,\usedw_reg[8]_i_1_n_6 ,\usedw_reg[8]_i_1_n_7 ,\usedw_reg[8]_i_1_n_8 ,\usedw_reg[8]_i_1_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2_n_2 }),
        .O({\usedw_reg[8]_i_1_n_10 ,\usedw_reg[8]_i_1_n_11 ,\usedw_reg[8]_i_1_n_12 ,\usedw_reg[8]_i_1_n_13 ,\usedw_reg[8]_i_1_n_14 ,\usedw_reg[8]_i_1_n_15 ,\usedw_reg[8]_i_1_n_16 ,\usedw_reg[8]_i_1_n_17 }),
        .S({\usedw[8]_i_3_n_2 ,\usedw[8]_i_4_n_2 ,\usedw[8]_i_5_n_2 ,\usedw[8]_i_6_n_2 ,\usedw[8]_i_7_n_2 ,\usedw[8]_i_8_n_2 ,\usedw[8]_i_9_n_2 ,\usedw[8]_i_10__2_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw[10]_i_1__2_n_2 ),
        .D(\usedw_reg[10]_i_2_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[10]_i_3_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[10]_i_1 
       (.I0(img_in_data_full_n),
        .I1(Loop_loop_height_proc2224_U0_img_in_data_write),
        .O(push));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3_n_2 ),
        .O(\waddr[2]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1 
       (.I0(\waddr[4]_i_2_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[4]_i_2_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3_n_2 ),
        .O(\waddr[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2_n_2 ),
        .I4(\waddr[5]_i_3_n_2 ),
        .I5(\waddr[5]_i_4_n_2 ),
        .O(\waddr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2_n_2 ),
        .O(\waddr[6]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_2_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3_n_2 ),
        .O(\waddr[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_1
   (ap_rst_n_inv,
    img_out_data_empty_n,
    img_out_data_full_n,
    pop,
    Q,
    ap_clk,
    push,
    ap_rst_n,
    Loop_loop_height_proc2123_U0_img_out_data_read,
    if_din,
    WEA,
    E);
  output ap_rst_n_inv;
  output img_out_data_empty_n;
  output img_out_data_full_n;
  output pop;
  output [23:0]Q;
  input ap_clk;
  input push;
  input ap_rst_n;
  input Loop_loop_height_proc2123_U0_img_out_data_read;
  input [23:0]if_din;
  input [0:0]WEA;
  input [0:0]E;

  wire [0:0]E;
  wire Loop_loop_height_proc2123_U0_img_out_data_read;
  wire [23:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__2_n_2;
  wire empty_n;
  wire empty_n_i_1__1_n_2;
  wire empty_n_i_3__2_n_2;
  wire full_n_i_1__1_n_2;
  wire full_n_i_3__2_n_2;
  wire [23:0]if_din;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire mem_reg_bram_0_i_31_n_2;
  wire mem_reg_bram_0_i_32_n_2;
  wire mem_reg_bram_0_i_33_n_2;
  wire mem_reg_bram_0_i_34_n_2;
  wire mem_reg_bram_0_i_35_n_2;
  wire mem_reg_bram_0_i_36_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__2_n_2 ;
  wire \raddr[10]_i_2__2_n_2 ;
  wire \raddr[1]_i_1__2_n_2 ;
  wire \raddr[2]_i_1__2_n_2 ;
  wire \raddr[3]_i_1__2_n_2 ;
  wire \raddr[4]_i_1__2_n_2 ;
  wire \raddr[5]_i_1__2_n_2 ;
  wire \raddr[6]_i_1__2_n_2 ;
  wire \raddr[7]_i_1__2_n_2 ;
  wire \raddr[8]_i_1__2_n_2 ;
  wire \raddr[9]_i_1__2_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__2_n_2;
  wire show_ahead_i_3__2_n_2;
  wire \usedw[0]_i_1__2_n_2 ;
  wire \usedw[10]_i_3__2_n_2 ;
  wire \usedw[10]_i_4__2_n_2 ;
  wire \usedw[8]_i_10__1_n_2 ;
  wire \usedw[8]_i_2__2_n_2 ;
  wire \usedw[8]_i_3__2_n_2 ;
  wire \usedw[8]_i_4__2_n_2 ;
  wire \usedw[8]_i_5__2_n_2 ;
  wire \usedw[8]_i_6__2_n_2 ;
  wire \usedw[8]_i_7__2_n_2 ;
  wire \usedw[8]_i_8__2_n_2 ;
  wire \usedw[8]_i_9__2_n_2 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__2_n_16 ;
  wire \usedw_reg[10]_i_2__2_n_17 ;
  wire \usedw_reg[10]_i_2__2_n_9 ;
  wire \usedw_reg[8]_i_1__2_n_10 ;
  wire \usedw_reg[8]_i_1__2_n_11 ;
  wire \usedw_reg[8]_i_1__2_n_12 ;
  wire \usedw_reg[8]_i_1__2_n_13 ;
  wire \usedw_reg[8]_i_1__2_n_14 ;
  wire \usedw_reg[8]_i_1__2_n_15 ;
  wire \usedw_reg[8]_i_1__2_n_16 ;
  wire \usedw_reg[8]_i_1__2_n_17 ;
  wire \usedw_reg[8]_i_1__2_n_2 ;
  wire \usedw_reg[8]_i_1__2_n_3 ;
  wire \usedw_reg[8]_i_1__2_n_4 ;
  wire \usedw_reg[8]_i_1__2_n_5 ;
  wire \usedw_reg[8]_i_1__2_n_6 ;
  wire \usedw_reg[8]_i_1__2_n_7 ;
  wire \usedw_reg[8]_i_1__2_n_8 ;
  wire \usedw_reg[8]_i_1__2_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__2_n_2 ;
  wire \waddr[10]_i_2__2_n_2 ;
  wire \waddr[10]_i_3__1_n_2 ;
  wire \waddr[1]_i_1__2_n_2 ;
  wire \waddr[2]_i_1__2_n_2 ;
  wire \waddr[2]_i_2__2_n_2 ;
  wire \waddr[2]_i_3__2_n_2 ;
  wire \waddr[3]_i_1__2_n_2 ;
  wire \waddr[4]_i_1__2_n_2 ;
  wire \waddr[4]_i_2__2_n_2 ;
  wire \waddr[5]_i_1__2_n_2 ;
  wire \waddr[5]_i_2__2_n_2 ;
  wire \waddr[5]_i_3__2_n_2 ;
  wire \waddr[5]_i_4__2_n_2 ;
  wire \waddr[6]_i_1__2_n_2 ;
  wire \waddr[6]_i_2__2_n_2 ;
  wire \waddr[6]_i_3__2_n_2 ;
  wire \waddr[7]_i_1__2_n_2 ;
  wire \waddr[7]_i_2__2_n_2 ;
  wire \waddr[8]_i_1__2_n_2 ;
  wire \waddr[9]_i_1__2_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCE)) 
    dout_valid_i_1__2
       (.I0(img_out_data_empty_n),
        .I1(empty_n),
        .I2(Loop_loop_height_proc2123_U0_img_out_data_read),
        .O(dout_valid_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_2),
        .Q(img_out_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1__1
       (.I0(p_0_in),
        .I1(pop),
        .I2(push),
        .I3(empty_n),
        .O(empty_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__2
       (.I0(empty_n_i_3__2_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1__1
       (.I0(img_out_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(push),
        .O(full_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__2
       (.I0(full_n_i_3__2_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__2
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(img_out_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__2
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_32_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__2
       (.I0(mem_reg_bram_0_i_32_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__2
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_31_n_2),
        .I3(mem_reg_bram_0_i_32_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__2
       (.I0(\raddr[9]_i_1__2_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_31
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_33_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_31_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_32
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_35_n_2),
        .I4(mem_reg_bram_0_i_36_n_2),
        .O(mem_reg_bram_0_i_32_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_33
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_33_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_34
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_34_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_35
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_35_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_36
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_36_n_2));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__2
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_33_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_32_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__2
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_33_n_2),
        .I2(mem_reg_bram_0_i_32_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__2
       (.I0(mem_reg_bram_0_i_33_n_2),
        .I1(mem_reg_bram_0_i_32_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__2
       (.I0(mem_reg_bram_0_i_34_n_2),
        .I1(mem_reg_bram_0_i_32_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__2
       (.I0(\raddr[4]_i_1__2_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__2
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_32_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__2
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_32_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__2 
       (.I0(mem_reg_bram_0_i_32_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__2_n_2 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[10]_i_1__2 
       (.I0(empty_n),
        .I1(img_out_data_empty_n),
        .I2(Loop_loop_height_proc2123_U0_img_out_data_read),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2__2 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_31_n_2),
        .I3(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[10]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__2 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__2 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[2]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[3]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__2 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[4]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__2 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_34_n_2),
        .I2(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[5]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__2 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_33_n_2),
        .I2(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[6]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__2 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_33_n_2),
        .I3(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[7]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__2 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_33_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[8]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__2 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_33_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_32_n_2),
        .O(\raddr[9]_i_1__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__2_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2__2_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__2_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__2_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__2_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__2_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__2_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__2_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__2_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__2_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__2_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1__1
       (.I0(push),
        .I1(show_ahead_i_2__2_n_2),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[6]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    show_ahead_i_2__2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[3]),
        .I5(show_ahead_i_3__2_n_2),
        .O(show_ahead_i_2__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_3__2
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_3__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__2 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__2 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__2_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__1 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(\usedw[8]_i_10__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__2 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__2 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__2 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__2 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__2 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__2 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__2 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__2 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__2_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__2 
       (.CI(\usedw_reg[8]_i_1__2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__2_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__2_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__2_n_16 ,\usedw_reg[10]_i_2__2_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__2_n_2 ,\usedw[10]_i_4__2_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__2_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__2 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__2_n_2 ,\usedw_reg[8]_i_1__2_n_3 ,\usedw_reg[8]_i_1__2_n_4 ,\usedw_reg[8]_i_1__2_n_5 ,\usedw_reg[8]_i_1__2_n_6 ,\usedw_reg[8]_i_1__2_n_7 ,\usedw_reg[8]_i_1__2_n_8 ,\usedw_reg[8]_i_1__2_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__2_n_2 }),
        .O({\usedw_reg[8]_i_1__2_n_10 ,\usedw_reg[8]_i_1__2_n_11 ,\usedw_reg[8]_i_1__2_n_12 ,\usedw_reg[8]_i_1__2_n_13 ,\usedw_reg[8]_i_1__2_n_14 ,\usedw_reg[8]_i_1__2_n_15 ,\usedw_reg[8]_i_1__2_n_16 ,\usedw_reg[8]_i_1__2_n_17 }),
        .S({\usedw[8]_i_3__2_n_2 ,\usedw[8]_i_4__2_n_2 ,\usedw[8]_i_5__2_n_2 ,\usedw[8]_i_6__2_n_2 ,\usedw[8]_i_7__2_n_2 ,\usedw[8]_i_8__2_n_2 ,\usedw[8]_i_9__2_n_2 ,\usedw[8]_i_10__1_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__2_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__2 
       (.I0(\waddr[10]_i_3__1_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__1 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__2 
       (.I0(\waddr[2]_i_2__2_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__2_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__2_n_2 ),
        .O(\waddr[2]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__2_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__2_n_2 ),
        .O(\waddr[4]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__2_n_2 ),
        .I4(\waddr[5]_i_3__2_n_2 ),
        .I5(\waddr[5]_i_4__2_n_2 ),
        .O(\waddr[5]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__2_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__2 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__2_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__2_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__2_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__2_n_2 ),
        .O(\waddr[6]_i_3__2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__2 
       (.I0(\waddr[7]_i_2__2_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__2_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__1_n_2 ),
        .O(\waddr[8]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__2 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__2_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__2_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__2_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__2_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_2
   (img_src1_data_empty_n,
    img_src1_data_full_n,
    q_tmp,
    empty_n,
    Q,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    E,
    if_din,
    ap_rst_n,
    pop,
    WEA,
    \usedw_reg[10]_0 );
  output img_src1_data_empty_n;
  output img_src1_data_full_n;
  output [23:0]q_tmp;
  output empty_n;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input [0:0]E;
  input [23:0]if_din;
  input ap_rst_n;
  input pop;
  input [0:0]WEA;
  input [0:0]\usedw_reg[10]_0 ;

  wire [0:0]E;
  wire [23:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_2;
  wire empty_n_i_3__0_n_2;
  wire full_n_i_1_n_2;
  wire full_n_i_3__0_n_2;
  wire [23:0]if_din;
  wire img_src1_data_empty_n;
  wire img_src1_data_full_n;
  wire mem_reg_bram_0_i_13__1_n_2;
  wire mem_reg_bram_0_i_14__1_n_2;
  wire mem_reg_bram_0_i_15__1_n_2;
  wire mem_reg_bram_0_i_16__1_n_2;
  wire mem_reg_bram_0_i_17__1_n_2;
  wire mem_reg_bram_0_i_18__1_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__0_n_2 ;
  wire \raddr[10]_i_2__0_n_2 ;
  wire \raddr[1]_i_1__0_n_2 ;
  wire \raddr[2]_i_1__0_n_2 ;
  wire \raddr[3]_i_1__0_n_2 ;
  wire \raddr[4]_i_1__0_n_2 ;
  wire \raddr[5]_i_1__0_n_2 ;
  wire \raddr[6]_i_1__0_n_2 ;
  wire \raddr[7]_i_1__0_n_2 ;
  wire \raddr[8]_i_1__0_n_2 ;
  wire \raddr[9]_i_1__0_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_2;
  wire show_ahead_i_3__0_n_2;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[10]_i_3__0_n_2 ;
  wire \usedw[10]_i_4__0_n_2 ;
  wire \usedw[8]_i_10__0_n_2 ;
  wire \usedw[8]_i_2__0_n_2 ;
  wire \usedw[8]_i_3__0_n_2 ;
  wire \usedw[8]_i_4__0_n_2 ;
  wire \usedw[8]_i_5__0_n_2 ;
  wire \usedw[8]_i_6__0_n_2 ;
  wire \usedw[8]_i_7__0_n_2 ;
  wire \usedw[8]_i_8__0_n_2 ;
  wire \usedw[8]_i_9__0_n_2 ;
  wire [10:0]usedw_reg;
  wire [0:0]\usedw_reg[10]_0 ;
  wire \usedw_reg[10]_i_2__0_n_16 ;
  wire \usedw_reg[10]_i_2__0_n_17 ;
  wire \usedw_reg[10]_i_2__0_n_9 ;
  wire \usedw_reg[8]_i_1__0_n_10 ;
  wire \usedw_reg[8]_i_1__0_n_11 ;
  wire \usedw_reg[8]_i_1__0_n_12 ;
  wire \usedw_reg[8]_i_1__0_n_13 ;
  wire \usedw_reg[8]_i_1__0_n_14 ;
  wire \usedw_reg[8]_i_1__0_n_15 ;
  wire \usedw_reg[8]_i_1__0_n_16 ;
  wire \usedw_reg[8]_i_1__0_n_17 ;
  wire \usedw_reg[8]_i_1__0_n_2 ;
  wire \usedw_reg[8]_i_1__0_n_3 ;
  wire \usedw_reg[8]_i_1__0_n_4 ;
  wire \usedw_reg[8]_i_1__0_n_5 ;
  wire \usedw_reg[8]_i_1__0_n_6 ;
  wire \usedw_reg[8]_i_1__0_n_7 ;
  wire \usedw_reg[8]_i_1__0_n_8 ;
  wire \usedw_reg[8]_i_1__0_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[10]_i_2__0_n_2 ;
  wire \waddr[10]_i_3__0_n_2 ;
  wire \waddr[1]_i_1__0_n_2 ;
  wire \waddr[2]_i_1__0_n_2 ;
  wire \waddr[2]_i_2__0_n_2 ;
  wire \waddr[2]_i_3__0_n_2 ;
  wire \waddr[3]_i_1__0_n_2 ;
  wire \waddr[4]_i_1__0_n_2 ;
  wire \waddr[4]_i_2__0_n_2 ;
  wire \waddr[5]_i_1__0_n_2 ;
  wire \waddr[5]_i_2__0_n_2 ;
  wire \waddr[5]_i_3__0_n_2 ;
  wire \waddr[5]_i_4__0_n_2 ;
  wire \waddr[6]_i_1__0_n_2 ;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[6]_i_3__0_n_2 ;
  wire \waddr[7]_i_1__0_n_2 ;
  wire \waddr[7]_i_2__0_n_2 ;
  wire \waddr[8]_i_1__0_n_2 ;
  wire \waddr[9]_i_1__0_n_2 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_src1_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1
       (.I0(p_0_in),
        .I1(pop),
        .I2(E),
        .I3(empty_n),
        .O(empty_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__0
       (.I0(empty_n_i_3__0_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1
       (.I0(img_src1_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(E),
        .O(full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__0
       (.I0(full_n_i_3__0_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__0
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(img_src1_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_src1_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__0
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_14__1_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__0
       (.I0(mem_reg_bram_0_i_14__1_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_13__1
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__1_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_13__1_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_14__1
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__1_n_2),
        .I4(mem_reg_bram_0_i_18__1_n_2),
        .O(mem_reg_bram_0_i_14__1_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__1
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_15__1_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_16__1
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16__1_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_17__1
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_17__1_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__1
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_18__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__0
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__1_n_2),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__0
       (.I0(\raddr[9]_i_1__0_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__0
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__1_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__0
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__1_n_2),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__0
       (.I0(mem_reg_bram_0_i_15__1_n_2),
        .I1(mem_reg_bram_0_i_14__1_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__0
       (.I0(mem_reg_bram_0_i_16__1_n_2),
        .I1(mem_reg_bram_0_i_14__1_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__0
       (.I0(\raddr[4]_i_1__0_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_src1_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_bram_0_i_14__1_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2__0 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_13__1_n_2),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[10]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__0 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__0 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[3]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__0 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__0 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_16__1_n_2),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__0 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_15__1_n_2),
        .I2(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__0 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_15__1_n_2),
        .I3(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__0 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_15__1_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[8]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__0 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__1_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_14__1_n_2),
        .O(\raddr[9]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2__0_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__0_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__0_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__0_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00000008)) 
    show_ahead_i_1
       (.I0(E),
        .I1(show_ahead_i_2__0_n_2),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[6]),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    show_ahead_i_2__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[4]),
        .I4(usedw_reg[3]),
        .I5(show_ahead_i_3__0_n_2),
        .O(show_ahead_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    show_ahead_i_3__0
       (.I0(usedw_reg[0]),
        .I1(pop),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[1]),
        .O(show_ahead_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__0 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__0 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10__0 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(E),
        .O(\usedw[8]_i_10__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__0 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__0 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__0 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__0 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__0 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__0 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__0 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__0 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__0 
       (.CI(\usedw_reg[8]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__0_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__0_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__0_n_16 ,\usedw_reg[10]_i_2__0_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__0_n_2 ,\usedw[10]_i_4__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[8]_i_1__0_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__0 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__0_n_2 ,\usedw_reg[8]_i_1__0_n_3 ,\usedw_reg[8]_i_1__0_n_4 ,\usedw_reg[8]_i_1__0_n_5 ,\usedw_reg[8]_i_1__0_n_6 ,\usedw_reg[8]_i_1__0_n_7 ,\usedw_reg[8]_i_1__0_n_8 ,\usedw_reg[8]_i_1__0_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__0_n_2 }),
        .O({\usedw_reg[8]_i_1__0_n_10 ,\usedw_reg[8]_i_1__0_n_11 ,\usedw_reg[8]_i_1__0_n_12 ,\usedw_reg[8]_i_1__0_n_13 ,\usedw_reg[8]_i_1__0_n_14 ,\usedw_reg[8]_i_1__0_n_15 ,\usedw_reg[8]_i_1__0_n_16 ,\usedw_reg[8]_i_1__0_n_17 }),
        .S({\usedw[8]_i_3__0_n_2 ,\usedw[8]_i_4__0_n_2 ,\usedw[8]_i_5__0_n_2 ,\usedw[8]_i_6__0_n_2 ,\usedw[8]_i_7__0_n_2 ,\usedw[8]_i_8__0_n_2 ,\usedw[8]_i_9__0_n_2 ,\usedw[8]_i_10__0_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw_reg[10]_0 ),
        .D(\usedw_reg[10]_i_2__0_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[10]_i_3__0_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__0 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__0_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__0_n_2 ),
        .O(\waddr[2]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__0_n_2 ),
        .O(\waddr[4]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__0_n_2 ),
        .I4(\waddr[5]_i_3__0_n_2 ),
        .I5(\waddr[5]_i_4__0_n_2 ),
        .O(\waddr[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__0_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__0_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__0_n_2 ),
        .O(\waddr[6]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__0_n_2 ),
        .O(\waddr[8]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[10]_i_2__0_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1__0_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1__0_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1__0_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1__0_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1__0_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1__0_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[8]_i_1__0_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[9]_i_1__0_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d1920_A_3
   (img_src2_data_empty_n,
    img_src2_data_full_n,
    empty_n,
    Q,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    \waddr_reg[0]_0 ,
    ap_rst_n,
    pop,
    if_din,
    WEA,
    q_tmp,
    E);
  output img_src2_data_empty_n;
  output img_src2_data_full_n;
  output empty_n;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input [0:0]\waddr_reg[0]_0 ;
  input ap_rst_n;
  input pop;
  input [23:0]if_din;
  input [0:0]WEA;
  input [23:0]q_tmp;
  input [0:0]E;

  wire [0:0]E;
  wire [23:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_3__1_n_2;
  wire full_n_i_1__0_n_2;
  wire full_n_i_3__1_n_2;
  wire [23:0]if_din;
  wire img_src2_data_empty_n;
  wire img_src2_data_full_n;
  wire mem_reg_bram_0_i_12__2_n_2;
  wire mem_reg_bram_0_i_13__2_n_2;
  wire mem_reg_bram_0_i_14__2_n_2;
  wire mem_reg_bram_0_i_15__2_n_2;
  wire mem_reg_bram_0_i_16__2_n_2;
  wire mem_reg_bram_0_i_17__2_n_2;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__1_n_2 ;
  wire \raddr[10]_i_2__1_n_2 ;
  wire \raddr[1]_i_1__1_n_2 ;
  wire \raddr[2]_i_1__1_n_2 ;
  wire \raddr[3]_i_1__1_n_2 ;
  wire \raddr[4]_i_1__1_n_2 ;
  wire \raddr[5]_i_1__1_n_2 ;
  wire \raddr[6]_i_1__1_n_2 ;
  wire \raddr[7]_i_1__1_n_2 ;
  wire \raddr[8]_i_1__1_n_2 ;
  wire \raddr[9]_i_1__1_n_2 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_2;
  wire show_ahead_i_3__1_n_2;
  wire show_ahead_i_4_n_2;
  wire \usedw[0]_i_1__1_n_2 ;
  wire \usedw[10]_i_3__1_n_2 ;
  wire \usedw[10]_i_4__1_n_2 ;
  wire \usedw[8]_i_10_n_2 ;
  wire \usedw[8]_i_2__1_n_2 ;
  wire \usedw[8]_i_3__1_n_2 ;
  wire \usedw[8]_i_4__1_n_2 ;
  wire \usedw[8]_i_5__1_n_2 ;
  wire \usedw[8]_i_6__1_n_2 ;
  wire \usedw[8]_i_7__1_n_2 ;
  wire \usedw[8]_i_8__1_n_2 ;
  wire \usedw[8]_i_9__1_n_2 ;
  wire [10:0]usedw_reg;
  wire \usedw_reg[10]_i_2__1_n_16 ;
  wire \usedw_reg[10]_i_2__1_n_17 ;
  wire \usedw_reg[10]_i_2__1_n_9 ;
  wire \usedw_reg[8]_i_1__1_n_10 ;
  wire \usedw_reg[8]_i_1__1_n_11 ;
  wire \usedw_reg[8]_i_1__1_n_12 ;
  wire \usedw_reg[8]_i_1__1_n_13 ;
  wire \usedw_reg[8]_i_1__1_n_14 ;
  wire \usedw_reg[8]_i_1__1_n_15 ;
  wire \usedw_reg[8]_i_1__1_n_16 ;
  wire \usedw_reg[8]_i_1__1_n_17 ;
  wire \usedw_reg[8]_i_1__1_n_2 ;
  wire \usedw_reg[8]_i_1__1_n_3 ;
  wire \usedw_reg[8]_i_1__1_n_4 ;
  wire \usedw_reg[8]_i_1__1_n_5 ;
  wire \usedw_reg[8]_i_1__1_n_6 ;
  wire \usedw_reg[8]_i_1__1_n_7 ;
  wire \usedw_reg[8]_i_1__1_n_8 ;
  wire \usedw_reg[8]_i_1__1_n_9 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__1_n_2 ;
  wire \waddr[10]_i_1__0_n_2 ;
  wire \waddr[10]_i_2__1_n_2 ;
  wire \waddr[1]_i_1__1_n_2 ;
  wire \waddr[2]_i_1__1_n_2 ;
  wire \waddr[2]_i_2__1_n_2 ;
  wire \waddr[2]_i_3__1_n_2 ;
  wire \waddr[3]_i_1__1_n_2 ;
  wire \waddr[4]_i_1__1_n_2 ;
  wire \waddr[4]_i_2__1_n_2 ;
  wire \waddr[5]_i_1__1_n_2 ;
  wire \waddr[5]_i_2__1_n_2 ;
  wire \waddr[5]_i_3__1_n_2 ;
  wire \waddr[5]_i_4__1_n_2 ;
  wire \waddr[6]_i_1__1_n_2 ;
  wire \waddr[6]_i_2__1_n_2 ;
  wire \waddr[6]_i_3__1_n_2 ;
  wire \waddr[7]_i_1__1_n_2 ;
  wire \waddr[7]_i_2__1_n_2 ;
  wire \waddr[8]_i_1__1_n_2 ;
  wire \waddr[9]_i_1__1_n_2 ;
  wire [0:0]\waddr_reg[0]_0 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_src2_data_empty_n),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB38)) 
    empty_n_i_1__0
       (.I0(p_0_in),
        .I1(pop),
        .I2(\waddr_reg[0]_0 ),
        .I3(empty_n),
        .O(empty_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    empty_n_i_2__1
       (.I0(empty_n_i_3__1_n_2),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[10]),
        .I5(usedw_reg[9]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_3__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[0]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(empty_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAFCFFFAF)) 
    full_n_i_1__0
       (.I0(img_src2_data_full_n),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(\waddr_reg[0]_0 ),
        .O(full_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    full_n_i_2__1
       (.I0(full_n_i_3__1_n_2),
        .I1(usedw_reg[10]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[9]),
        .I4(usedw_reg[0]),
        .I5(usedw_reg[7]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    full_n_i_3__1
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[3]),
        .I4(usedw_reg[1]),
        .I5(usedw_reg[2]),
        .O(full_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(img_src2_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_src2_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_10__1
       (.I0(raddr[0]),
        .I1(mem_reg_bram_0_i_13__2_n_2),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    mem_reg_bram_0_i_11__1
       (.I0(mem_reg_bram_0_i_13__2_n_2),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_12__2
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_14__2_n_2),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_12__2_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__2
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_16__2_n_2),
        .I4(mem_reg_bram_0_i_17__2_n_2),
        .O(mem_reg_bram_0_i_13__2_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_14__2
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_bram_0_i_14__2_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_bram_0_i_15__2
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_15__2_n_2));
  LUT4 #(
    .INIT(16'hFF7F)) 
    mem_reg_bram_0_i_16__2
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .O(mem_reg_bram_0_i_16__2_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__2
       (.I0(raddr[1]),
        .I1(raddr[8]),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(mem_reg_bram_0_i_17__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h6A00AAAA)) 
    mem_reg_bram_0_i_1__1
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_12__2_n_2),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .I4(pop),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_2__1
       (.I0(\raddr[9]_i_1__1_n_2 ),
        .I1(raddr[9]),
        .I2(pop),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_3__1
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_14__2_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .I4(raddr[8]),
        .I5(pop),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_4__1
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_14__2_n_2),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .I3(raddr[7]),
        .I4(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_5__1
       (.I0(mem_reg_bram_0_i_14__2_n_2),
        .I1(mem_reg_bram_0_i_13__2_n_2),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h48F0)) 
    mem_reg_bram_0_i_6__1
       (.I0(mem_reg_bram_0_i_15__2_n_2),
        .I1(mem_reg_bram_0_i_13__2_n_2),
        .I2(raddr[5]),
        .I3(pop),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_bram_0_i_7__1
       (.I0(\raddr[4]_i_1__1_n_2 ),
        .I1(raddr[4]),
        .I2(pop),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h7F008000FFFF0000)) 
    mem_reg_bram_0_i_8__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h7080FF00)) 
    mem_reg_bram_0_i_9__1
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_src2_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(mem_reg_bram_0_i_13__2_n_2),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[10]_i_2__1 
       (.I0(raddr[10]),
        .I1(raddr[9]),
        .I2(mem_reg_bram_0_i_12__2_n_2),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[10]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[1]_i_1__1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[2]_i_1__1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[2]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[3]_i_1__1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[4]_i_1__1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[4]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[5]_i_1__1 
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_15__2_n_2),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[5]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \raddr[6]_i_1__1 
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_14__2_n_2),
        .I2(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[6]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \raddr[7]_i_1__1 
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_bram_0_i_14__2_n_2),
        .I3(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[7]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \raddr[8]_i_1__1 
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(mem_reg_bram_0_i_14__2_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[8]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAA00000000)) 
    \raddr[9]_i_1__1 
       (.I0(raddr[9]),
        .I1(raddr[8]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_14__2_n_2),
        .I4(raddr[7]),
        .I5(mem_reg_bram_0_i_13__2_n_2),
        .O(\raddr[9]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_2 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[10]_i_2__1_n_2 ),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_2 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_2 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_2 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_2 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_2 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__1_n_2 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_1__1_n_2 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[8]_i_1__1_n_2 ),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[9]_i_1__1_n_2 ),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    show_ahead_i_1__0
       (.I0(\waddr_reg[0]_0 ),
        .I1(show_ahead_i_2__1_n_2),
        .I2(show_ahead_i_3__1_n_2),
        .I3(usedw_reg[8]),
        .I4(usedw_reg[7]),
        .I5(usedw_reg[6]),
        .O(show_ahead0));
  LUT2 #(
    .INIT(4'h1)) 
    show_ahead_i_2__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .O(show_ahead_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hEFFEFFFF)) 
    show_ahead_i_3__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(pop),
        .I3(usedw_reg[0]),
        .I4(show_ahead_i_4_n_2),
        .O(show_ahead_i_3__1_n_2));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead_i_4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .O(show_ahead_i_4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_3__1 
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(\usedw[10]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_4__1 
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(\usedw[10]_i_4__1_n_2 ));
  LUT3 #(
    .INIT(8'h65)) 
    \usedw[8]_i_10 
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(\waddr_reg[0]_0 ),
        .O(\usedw[8]_i_10_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[8]_i_2__1 
       (.I0(usedw_reg[1]),
        .O(\usedw[8]_i_2__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_3__1 
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(\usedw[8]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_4__1 
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw[8]_i_4__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_5__1 
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(\usedw[8]_i_5__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_6__1 
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(\usedw[8]_i_6__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_7__1 
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(\usedw[8]_i_7__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_8__1 
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(\usedw[8]_i_8__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[8]_i_9__1 
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(\usedw[8]_i_9__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__1_n_2 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__1_n_16 ),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[10]_i_2__1 
       (.CI(\usedw_reg[8]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_usedw_reg[10]_i_2__1_CO_UNCONNECTED [7:1],\usedw_reg[10]_i_2__1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({\NLW_usedw_reg[10]_i_2__1_O_UNCONNECTED [7:2],\usedw_reg[10]_i_2__1_n_16 ,\usedw_reg[10]_i_2__1_n_17 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\usedw[10]_i_3__1_n_2 ,\usedw[10]_i_4__1_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_17 ),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_16 ),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_15 ),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_14 ),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_13 ),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_12 ),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_11 ),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[8]_i_1__1_n_10 ),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \usedw_reg[8]_i_1__1 
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({\usedw_reg[8]_i_1__1_n_2 ,\usedw_reg[8]_i_1__1_n_3 ,\usedw_reg[8]_i_1__1_n_4 ,\usedw_reg[8]_i_1__1_n_5 ,\usedw_reg[8]_i_1__1_n_6 ,\usedw_reg[8]_i_1__1_n_7 ,\usedw_reg[8]_i_1__1_n_8 ,\usedw_reg[8]_i_1__1_n_9 }),
        .DI({usedw_reg[7:1],\usedw[8]_i_2__1_n_2 }),
        .O({\usedw_reg[8]_i_1__1_n_10 ,\usedw_reg[8]_i_1__1_n_11 ,\usedw_reg[8]_i_1__1_n_12 ,\usedw_reg[8]_i_1__1_n_13 ,\usedw_reg[8]_i_1__1_n_14 ,\usedw_reg[8]_i_1__1_n_15 ,\usedw_reg[8]_i_1__1_n_16 ,\usedw_reg[8]_i_1__1_n_17 }),
        .S({\usedw[8]_i_3__1_n_2 ,\usedw[8]_i_4__1_n_2 ,\usedw[8]_i_5__1_n_2 ,\usedw[8]_i_6__1_n_2 ,\usedw[8]_i_7__1_n_2 ,\usedw[8]_i_8__1_n_2 ,\usedw[8]_i_9__1_n_2 ,\usedw[8]_i_10_n_2 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw_reg[10]_i_2__1_n_17 ),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[10]_i_2__1_n_2 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__1 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__1 
       (.I0(\waddr[2]_i_2__1_n_2 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__1_n_2 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__1_n_2 ),
        .O(\waddr[2]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__1_n_2 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_2 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_2 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__1_n_2 ),
        .O(\waddr[4]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__1_n_2 ),
        .I4(\waddr[5]_i_3__1_n_2 ),
        .I5(\waddr[5]_i_4__1_n_2 ),
        .O(\waddr[5]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__1_n_2 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__1 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__1_n_2 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__1_n_2 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__1_n_2 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__1_n_2 ),
        .O(\waddr[6]_i_3__1_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[7]_i_2__1_n_2 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__1_n_2 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__1_n_2 ),
        .O(\waddr[8]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_2 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[0]_i_1__1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[10]_i_1__0_n_2 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[1]_i_1__1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[2]_i_1__1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[3]_i_1__1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[4]_i_1__1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[5]_i_1__1_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[6]_i_1__1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[7]_i_1__1_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[8]_i_1__1_n_2 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(\waddr_reg[0]_0 ),
        .D(\waddr[9]_i_1__1_n_2 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S
   (img_dst1_data_full_n,
    img_dst1_data_empty_n,
    img_dst1_4217_dout,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[1][0] ,
    Q);
  output img_dst1_data_full_n;
  output img_dst1_data_empty_n;
  output [23:0]img_dst1_4217_dout;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_rst_n_inv;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [23:0]Q;

  wire [0:0]E;
  wire [23:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]img_dst1_4217_dout;
  wire img_dst1_data_empty_n;
  wire img_dst1_data_full_n;
  wire internal_empty_n_i_1_n_2;
  wire internal_full_n_i_1_n_2;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[1]_i_2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S_shiftReg_50 U_overlaystream_fifo_w24_d2_S_ram
       (.Q({\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .\SRL_SIG_reg[0][23]_0 (Q),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .img_dst1_4217_dout(img_dst1_4217_dout));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1
       (.I0(img_dst1_data_empty_n),
        .I1(internal_full_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(img_dst1_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(img_dst1_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(img_dst1_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S_0
   (img_dst2_data_full_n,
    img_dst2_data_empty_n,
    img_dst2_4219_dout,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[1][0] ,
    D);
  output img_dst2_data_full_n;
  output img_dst2_data_empty_n;
  output [23:0]img_dst2_4219_dout;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_rst_n_inv;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]img_dst2_4219_dout;
  wire img_dst2_data_empty_n;
  wire img_dst2_data_full_n;
  wire internal_empty_n_i_1__0_n_2;
  wire internal_full_n_i_1__0_n_2;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_2__0_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S_shiftReg U_overlaystream_fifo_w24_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .img_dst2_4219_dout(img_dst2_4219_dout));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__0
       (.I0(img_dst2_data_empty_n),
        .I1(internal_full_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_2),
        .Q(img_dst2_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(img_dst2_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_2),
        .Q(img_dst2_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S_shiftReg
   (img_dst2_4219_dout,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    ap_clk);
  output [23:0]img_dst2_4219_dout;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [1:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [23:0]img_dst2_4219_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__3
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__4
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__5
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__3
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__4
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__2
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__3
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__4
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__2
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__3
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__4
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__2
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__3
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__4
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__2
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__3
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__4
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__2
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__3
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__4
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__2
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__3
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__4
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst2_4219_dout[16]));
endmodule

(* ORIG_REF_NAME = "overlaystream_fifo_w24_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w24_d2_S_shiftReg_50
   (img_dst1_4217_dout,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][23]_0 ,
    ap_clk);
  output [23:0]img_dst1_4217_dout;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [23:0]img_dst1_4217_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__2
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__1
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__1
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__1
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__1
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__1
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__1
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__1
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(img_dst1_4217_dout[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S
   (overlay_alpha_c_full_n,
    overlay_alpha_c_empty_n,
    out,
    A,
    i_op_assign_fu_166_p2,
    ap_clk,
    Loop_loop_height_proc2224_U0_overlay_alpha_out_write,
    overlyOnMat_1080_1920_U0_overly_alpha_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    shiftReg_ce,
    overlay_alpha,
    ap_rst_n_inv);
  output overlay_alpha_c_full_n;
  output overlay_alpha_c_empty_n;
  output [31:0]out;
  output [16:0]A;
  output [14:0]i_op_assign_fu_166_p2;
  input ap_clk;
  input Loop_loop_height_proc2224_U0_overlay_alpha_out_write;
  input overlyOnMat_1080_1920_U0_overly_alpha_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input shiftReg_ce;
  input [31:0]overlay_alpha;
  input ap_rst_n_inv;

  wire [16:0]A;
  wire Loop_loop_height_proc2224_U0_overlay_alpha_out_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [14:0]i_op_assign_fu_166_p2;
  wire internal_empty_n_i_1__3_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_2;
  wire internal_full_n_i_2__1_n_2;
  wire internal_full_n_i_3_n_2;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_2 ;
  wire \mOutPtr[1]_i_1__1_n_2 ;
  wire \mOutPtr[2]_i_1__0_n_2 ;
  wire \mOutPtr[2]_i_2__0_n_2 ;
  wire [31:0]out;
  wire [31:0]overlay_alpha;
  wire overlay_alpha_c_empty_n;
  wire overlay_alpha_c_full_n;
  wire overlyOnMat_1080_1920_U0_overly_alpha_read;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg U_overlaystream_fifo_w32_d4_S_ram
       (.A(A),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .out(out),
        .overlay_alpha(overlay_alpha),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(overlay_alpha_c_empty_n),
        .I3(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3_n_2),
        .O(internal_empty_n_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_2),
        .Q(overlay_alpha_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__1_n_2),
        .I1(internal_full_n_i_3_n_2),
        .I2(mOutPtr[1]),
        .I3(overlay_alpha_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__1
       (.I0(overlay_alpha_c_empty_n),
        .I1(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I2(overlay_alpha_c_full_n),
        .I3(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .O(internal_full_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_2),
        .Q(overlay_alpha_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[2]_i_1__0 
       (.I0(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .I1(overlay_alpha_c_full_n),
        .I2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I3(overlay_alpha_c_empty_n),
        .O(\mOutPtr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[2]_i_3__0 
       (.I0(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I1(overlay_alpha_c_empty_n),
        .I2(Loop_loop_height_proc2224_U0_overlay_alpha_out_write),
        .I3(overlay_alpha_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[0]_i_1__1_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[1]_i_1__1_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[2]_i_2__0_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_fifo_w32_d4_S_shiftReg
   (out,
    A,
    i_op_assign_fu_166_p2,
    Q,
    shiftReg_ce,
    overlay_alpha,
    ap_clk);
  output [31:0]out;
  output [16:0]A;
  output [14:0]i_op_assign_fu_166_p2;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]overlay_alpha;
  input ap_clk;

  wire [16:0]A;
  wire [2:0]Q;
  wire ap_clk;
  wire [14:0]i_op_assign_fu_166_p2;
  wire [31:0]out;
  wire [31:0]overlay_alpha;
  wire p__0_i_10_n_2;
  wire p__0_i_11_n_2;
  wire p__0_i_2_n_2;
  wire p__0_i_2_n_3;
  wire p__0_i_2_n_4;
  wire p__0_i_2_n_5;
  wire p__0_i_2_n_6;
  wire p__0_i_2_n_7;
  wire p__0_i_2_n_8;
  wire p__0_i_2_n_9;
  wire p__0_i_3_n_2;
  wire p__0_i_4_n_2;
  wire p__0_i_5_n_2;
  wire p__0_i_6_n_2;
  wire p__0_i_7_n_2;
  wire p__0_i_8_n_2;
  wire p__0_i_9_n_2;
  wire p_i_10_n_2;
  wire p_i_10_n_3;
  wire p_i_10_n_4;
  wire p_i_10_n_5;
  wire p_i_10_n_6;
  wire p_i_10_n_7;
  wire p_i_10_n_8;
  wire p_i_10_n_9;
  wire p_i_11_n_2;
  wire p_i_11_n_3;
  wire p_i_11_n_4;
  wire p_i_11_n_5;
  wire p_i_11_n_6;
  wire p_i_11_n_7;
  wire p_i_11_n_8;
  wire p_i_11_n_9;
  wire p_i_19_n_2;
  wire p_i_20_n_2;
  wire p_i_21_n_2;
  wire p_i_22_n_2;
  wire p_i_23_n_2;
  wire p_i_24_n_2;
  wire p_i_25_n_2;
  wire p_i_26_n_2;
  wire p_i_27_n_2;
  wire p_i_28_n_2;
  wire p_i_29_n_2;
  wire p_i_30_n_2;
  wire p_i_31_n_2;
  wire p_i_32_n_2;
  wire p_i_33_n_2;
  wire p_i_34_n_2;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [7:0]NLW_p__0_i_1_CO_UNCONNECTED;
  wire [7:1]NLW_p__0_i_1_O_UNCONNECTED;

  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overlay_alpha_c_U/U_overlaystream_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overlay_alpha[9]),
        .Q(out[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__0_i_1
       (.CI(p__0_i_2_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__0_i_1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__0_i_1_O_UNCONNECTED[7:1],i_op_assign_fu_166_p2[14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__0_i_3_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_10
       (.I0(out[24]),
        .O(p__0_i_10_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_11
       (.I0(out[23]),
        .O(p__0_i_11_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__0_i_2
       (.CI(p_i_10_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2_n_2,p__0_i_2_n_3,p__0_i_2_n_4,p__0_i_2_n_5,p__0_i_2_n_6,p__0_i_2_n_7,p__0_i_2_n_8,p__0_i_2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_op_assign_fu_166_p2[13:6]),
        .S({p__0_i_4_n_2,p__0_i_5_n_2,p__0_i_6_n_2,p__0_i_7_n_2,p__0_i_8_n_2,p__0_i_9_n_2,p__0_i_10_n_2,p__0_i_11_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_3
       (.I0(out[31]),
        .O(p__0_i_3_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_4
       (.I0(out[30]),
        .O(p__0_i_4_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_5
       (.I0(out[29]),
        .O(p__0_i_5_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_6
       (.I0(out[28]),
        .O(p__0_i_6_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_7
       (.I0(out[27]),
        .O(p__0_i_7_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_8
       (.I0(out[26]),
        .O(p__0_i_8_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p__0_i_9
       (.I0(out[25]),
        .O(p__0_i_9_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_10
       (.CI(p_i_11_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_10_n_2,p_i_10_n_3,p_i_10_n_4,p_i_10_n_5,p_i_10_n_6,p_i_10_n_7,p_i_10_n_8,p_i_10_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({i_op_assign_fu_166_p2[5:0],A[16:15]}),
        .S({p_i_19_n_2,p_i_20_n_2,p_i_21_n_2,p_i_22_n_2,p_i_23_n_2,p_i_24_n_2,p_i_25_n_2,p_i_26_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_i_11
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_i_11_n_2,p_i_11_n_3,p_i_11_n_4,p_i_11_n_5,p_i_11_n_6,p_i_11_n_7,p_i_11_n_8,p_i_11_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_i_27_n_2,1'b0}),
        .O(A[14:7]),
        .S({p_i_28_n_2,p_i_29_n_2,p_i_30_n_2,p_i_31_n_2,p_i_32_n_2,p_i_33_n_2,out[8],p_i_34_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_12
       (.I0(out[6]),
        .O(A[6]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_13
       (.I0(out[5]),
        .O(A[5]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_14
       (.I0(out[4]),
        .O(A[4]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_15
       (.I0(out[3]),
        .O(A[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_16
       (.I0(out[2]),
        .O(A[2]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_17
       (.I0(out[1]),
        .O(A[1]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_18
       (.I0(out[0]),
        .O(A[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_19
       (.I0(out[22]),
        .O(p_i_19_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_20
       (.I0(out[21]),
        .O(p_i_20_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_21
       (.I0(out[20]),
        .O(p_i_21_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_22
       (.I0(out[19]),
        .O(p_i_22_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_23
       (.I0(out[18]),
        .O(p_i_23_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_24
       (.I0(out[17]),
        .O(p_i_24_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_25
       (.I0(out[16]),
        .O(p_i_25_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_26
       (.I0(out[15]),
        .O(p_i_26_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_27
       (.I0(out[8]),
        .O(p_i_27_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_28
       (.I0(out[14]),
        .O(p_i_28_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_29
       (.I0(out[13]),
        .O(p_i_29_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_30
       (.I0(out[12]),
        .O(p_i_30_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_31
       (.I0(out[11]),
        .O(p_i_31_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_32
       (.I0(out[10]),
        .O(p_i_32_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_33
       (.I0(out[9]),
        .O(p_i_33_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_34
       (.I0(out[7]),
        .O(p_i_34_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1
   (P,
    DI,
    CO,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15] ,
    S,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [13:0]P;
  output [5:0]DI;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [15:0]A;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  input [7:0]S;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [13:0]Q;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [13:0]P;
  wire [13:0]Q;
  wire [7:0]S;
  wire [13:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_31 overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_U
       (.A(A),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_overlap_V_0_1_1_reg_421_reg[15] (\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_4
   (P,
    DI,
    CO,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15] ,
    S,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [13:0]P;
  output [5:0]DI;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [15:0]A;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  input [7:0]S;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [13:0]Q;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [13:0]P;
  wire [13:0]Q;
  wire [7:0]S;
  wire [13:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_30 overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_U
       (.A(A),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_overlap_V_1_1_1_reg_399_reg[15] (\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_5
   (P,
    DI,
    CO,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15] ,
    S,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [13:0]P;
  output [5:0]DI;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [15:0]A;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  input [7:0]S;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [13:0]Q;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [13:0]P;
  wire [13:0]Q;
  wire [7:0]S;
  wire [13:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5 overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_U
       (.A(A),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_overlap_V_2_1_1_reg_377_reg[15] (\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5
   (P,
    DI,
    CO,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15] ,
    S,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [13:0]P;
  output [5:0]DI;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [15:0]A;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  input [7:0]S;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [13:0]Q;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [13:0]P;
  wire [13:0]Q;
  wire [7:0]S;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_2_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_3_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_4_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_5_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_6_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_7_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_8_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[7]_i_9_n_2 ;
  wire [13:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_11 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[13]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_12 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[12]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_13 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[11]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_14 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[10]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_15 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[9]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_16 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[8]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [0]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_10 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[7]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_11 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[6]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_12 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[5]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_13 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[4]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_14 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[3]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_15 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[2]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_16 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[1]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_17 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_3 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [13]),
        .O(DI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_4 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [12]),
        .O(DI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_5 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [11]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_6 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [10]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_7 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [9]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_8 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [8]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_2 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [7]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_3 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [6]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_4 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [5]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_5 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [4]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_6 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [3]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_7 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [2]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_8 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [1]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_9 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [0]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[7]_i_9_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[7]_i_1_n_9 }),
        .DI({\accum_reg_overlap_V_2_1_1_reg_377[7]_i_2_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[7]_i_3_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[7]_i_4_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[7]_i_5_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[7]_i_6_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[7]_i_7_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[7]_i_8_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[7]_i_9_n_2 }),
        .O(D),
        .S(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_30
   (P,
    DI,
    CO,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15] ,
    S,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [13:0]P;
  output [5:0]DI;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [15:0]A;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  input [7:0]S;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [13:0]Q;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [13:0]P;
  wire [13:0]Q;
  wire [7:0]S;
  wire [13:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  wire [7:0]p_2_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_11 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[13]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_12 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[12]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_13 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[11]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_14 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[10]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_15 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[9]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_16 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[8]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [0]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_10 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[7]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_11 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[6]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_12 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[5]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_13 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[4]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_14 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[3]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_15 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[2]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_16 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[1]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_17 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_3 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [13]),
        .O(DI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_4 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [12]),
        .O(DI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_5 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [11]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_6 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [10]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_7 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [9]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_8 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [8]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_2 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [7]),
        .O(p_2_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_3 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [6]),
        .O(p_2_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_4 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [5]),
        .O(p_2_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_5 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [4]),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_6 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [3]),
        .O(p_2_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_7 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [2]),
        .O(p_2_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_8 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [1]),
        .O(p_2_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_9 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [0]),
        .O(p_2_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[7]_i_1_n_9 }),
        .DI(p_2_in),
        .O(D),
        .S(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_DSP48_5_31
   (P,
    DI,
    CO,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15] ,
    S,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [13:0]P;
  output [5:0]DI;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [15:0]A;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  input [7:0]S;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [13:0]Q;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [13:0]P;
  wire [13:0]Q;
  wire [7:0]S;
  wire [13:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [5:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ;
  wire [7:0]p_4_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_11 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[13]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_12 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[12]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_13 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[11]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_14 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[10]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_15 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[9]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_16 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[8]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 [0]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_10 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[7]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_11 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[6]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_12 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[5]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_13 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[4]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_14 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[3]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_15 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[2]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_16 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[1]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_17 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_3 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [13]),
        .O(DI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_4 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [12]),
        .O(DI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_5 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [11]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_6 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [10]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_7 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [9]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_8 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [8]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_2 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [7]),
        .O(p_4_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_3 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [6]),
        .O(p_4_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_4 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [5]),
        .O(p_4_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_5 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [4]),
        .O(p_4_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_6 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [3]),
        .O(p_4_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_7 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [2]),
        .O(p_4_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_8 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [1]),
        .O(p_4_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_9 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [0]),
        .O(p_4_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[7]_i_1_n_9 }),
        .DI(p_4_in),
        .O(D),
        .S(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1
   (P,
    \p_Val2_8_reg_2617_reg[13] ,
    \p_Val2_9_reg_321_reg[8] ,
    ap_enable_reg_pp1_iter5_reg,
    p_Val2_8_reg_2617_reg_4_sp_1,
    p_Val2_8_reg_2617_reg_3_sp_1,
    \p_Val2_9_reg_321_reg[0] ,
    \p_Val2_8_reg_2617_reg[14] ,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ,
    \p_Val2_9_reg_321_reg[2] ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    Q,
    p_reg_reg_i_7__3,
    ap_enable_reg_pp1_iter5,
    p_Val2_8_reg_2617_reg,
    \accum_reg_V_0_1_1_reg_487_reg[15] ,
    \accum_reg_V_0_1_1_reg_487_reg[15]_0 ,
    S,
    \accum_reg_V_0_1_1_reg_487_reg[15]_1 ,
    \accum_reg_V_0_0_1_reg_498_reg[15] ,
    \accum_reg_V_0_0_1_reg_498_reg[15]_0 ,
    Yaxis_overlap_en_2_reg_332,
    Yaxis_overlap_en_reg_2627,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [14:0]P;
  output [8:0]\p_Val2_8_reg_2617_reg[13] ;
  output \p_Val2_9_reg_321_reg[8] ;
  output ap_enable_reg_pp1_iter5_reg;
  output p_Val2_8_reg_2617_reg_4_sp_1;
  output p_Val2_8_reg_2617_reg_3_sp_1;
  output \p_Val2_9_reg_321_reg[0] ;
  output \p_Val2_8_reg_2617_reg[14] ;
  output [15:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  output [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  output \p_Val2_9_reg_321_reg[2] ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [7:0]A;
  input [12:0]Q;
  input p_reg_reg_i_7__3;
  input ap_enable_reg_pp1_iter5;
  input [12:0]p_Val2_8_reg_2617_reg;
  input \accum_reg_V_0_1_1_reg_487_reg[15] ;
  input [14:0]\accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  input [7:0]S;
  input [7:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  input \accum_reg_V_0_0_1_reg_498_reg[15] ;
  input [14:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;
  input Yaxis_overlap_en_2_reg_332;
  input Yaxis_overlap_en_reg_2627;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire [7:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [14:0]P;
  wire [12:0]Q;
  wire [7:0]S;
  wire Yaxis_overlap_en_2_reg_332;
  wire Yaxis_overlap_en_reg_2627;
  wire \accum_reg_V_0_0_1_reg_498_reg[15] ;
  wire [14:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15] ;
  wire [14:0]\accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  wire [7:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter5_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  wire [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  wire [12:0]p_Val2_8_reg_2617_reg;
  wire [8:0]\p_Val2_8_reg_2617_reg[13] ;
  wire \p_Val2_8_reg_2617_reg[14] ;
  wire p_Val2_8_reg_2617_reg_3_sn_1;
  wire p_Val2_8_reg_2617_reg_4_sn_1;
  wire \p_Val2_9_reg_321_reg[0] ;
  wire \p_Val2_9_reg_321_reg[2] ;
  wire \p_Val2_9_reg_321_reg[8] ;
  wire p_reg_reg_i_7__3;

  assign p_Val2_8_reg_2617_reg_3_sp_1 = p_Val2_8_reg_2617_reg_3_sn_1;
  assign p_Val2_8_reg_2617_reg_4_sp_1 = p_Val2_8_reg_2617_reg_4_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_29 overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .S(S),
        .Yaxis_overlap_en_2_reg_332(Yaxis_overlap_en_2_reg_332),
        .Yaxis_overlap_en_reg_2627(Yaxis_overlap_en_reg_2627),
        .\accum_reg_V_0_0_1_reg_498_reg[15] (\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .\accum_reg_V_0_0_1_reg_498_reg[15]_0 (\accum_reg_V_0_0_1_reg_498_reg[15]_0 ),
        .\accum_reg_V_0_1_1_reg_487_reg[15] (\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_0 (\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_1 (\accum_reg_V_0_1_1_reg_487_reg[15]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .ap_enable_reg_pp1_iter5_reg(ap_enable_reg_pp1_iter5_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ),
        .p_Val2_8_reg_2617_reg(p_Val2_8_reg_2617_reg),
        .\p_Val2_8_reg_2617_reg[13] (\p_Val2_8_reg_2617_reg[13] ),
        .\p_Val2_8_reg_2617_reg[14] (\p_Val2_8_reg_2617_reg[14] ),
        .p_Val2_8_reg_2617_reg_3_sp_1(p_Val2_8_reg_2617_reg_3_sn_1),
        .p_Val2_8_reg_2617_reg_4_sp_1(p_Val2_8_reg_2617_reg_4_sn_1),
        .\p_Val2_9_reg_321_reg[0] (\p_Val2_9_reg_321_reg[0] ),
        .\p_Val2_9_reg_321_reg[2] (\p_Val2_9_reg_321_reg[2] ),
        .\p_Val2_9_reg_321_reg[8] (\p_Val2_9_reg_321_reg[8] ),
        .p_reg_reg_i_7__3_0(p_reg_reg_i_7__3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_6
   (P,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_1_1_1_reg_465_reg[15] ,
    \accum_reg_V_1_1_1_reg_465_reg[15]_0 ,
    S,
    \accum_reg_V_1_1_1_reg_465_reg[15]_1 ,
    \accum_reg_V_1_0_1_reg_476_reg[15] ,
    Q);
  output [14:0]P;
  output [15:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  output [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_1_1_1_reg_465_reg[15] ;
  input [14:0]\accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  input [7:0]S;
  input [7:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  input \accum_reg_V_1_0_1_reg_476_reg[15] ;
  input [14:0]Q;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [14:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_1_0_1_reg_476_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15] ;
  wire [14:0]\accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  wire [7:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  wire ap_clk;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  wire [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_28 overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_V_1_0_1_reg_476_reg[15] (\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .\accum_reg_V_1_1_1_reg_465_reg[15] (\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_0 (\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_1 (\accum_reg_V_1_1_1_reg_465_reg[15]_1 ),
        .ap_clk(ap_clk),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_7
   (P,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_2_1_1_reg_443_reg[15] ,
    \accum_reg_V_2_1_1_reg_443_reg[15]_0 ,
    S,
    \accum_reg_V_2_1_1_reg_443_reg[15]_1 ,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [14:0]P;
  output [15:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  output [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_2_1_1_reg_443_reg[15] ;
  input [14:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  input [7:0]S;
  input [7:0]\accum_reg_V_2_1_1_reg_443_reg[15]_1 ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [14:0]Q;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [14:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_2_1_1_reg_443_reg[15] ;
  wire [14:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  wire [7:0]\accum_reg_V_2_1_1_reg_443_reg[15]_1 ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  wire [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3 overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_V_2_1_1_reg_443_reg[15] (\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .\accum_reg_V_2_1_1_reg_443_reg[15]_0 (\accum_reg_V_2_1_1_reg_443_reg[15]_0 ),
        .\accum_reg_V_2_1_1_reg_443_reg[15]_1 (\accum_reg_V_2_1_1_reg_443_reg[15]_1 ),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3
   (P,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_2_1_1_reg_443_reg[15] ,
    \accum_reg_V_2_1_1_reg_443_reg[15]_0 ,
    S,
    \accum_reg_V_2_1_1_reg_443_reg[15]_1 ,
    cmp117_reg_2422_pp1_iter6_reg,
    Q);
  output [14:0]P;
  output [15:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  output [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_2_1_1_reg_443_reg[15] ;
  input [14:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  input [7:0]S;
  input [7:0]\accum_reg_V_2_1_1_reg_443_reg[15]_1 ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [14:0]Q;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [14:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_2_1_1_reg_443_reg[15] ;
  wire [14:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  wire [7:0]\accum_reg_V_2_1_1_reg_443_reg[15]_1 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_9 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  wire [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  wire [14:0]p_6_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_accum_reg_V_2_1_1_reg_443_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_10 
       (.I0(P[14]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [14]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[14]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_11 
       (.I0(P[13]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[13]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_12 
       (.I0(P[12]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[12]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_13 
       (.I0(P[11]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[11]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_14 
       (.I0(P[10]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[10]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_15 
       (.I0(P[9]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[9]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_16 
       (.I0(P[8]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[8]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [0]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_10 
       (.I0(P[7]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[7]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_11 
       (.I0(P[6]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[6]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_12 
       (.I0(P[5]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[5]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_13 
       (.I0(P[4]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[4]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_14 
       (.I0(P[3]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[3]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_15 
       (.I0(P[2]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[2]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_16 
       (.I0(P[1]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[1]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_17 
       (.I0(P[0]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(Q[0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_2 
       (.I0(P[14]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [14]),
        .O(p_6_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_3 
       (.I0(P[13]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [13]),
        .O(p_6_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_4 
       (.I0(P[12]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [12]),
        .O(p_6_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_5 
       (.I0(P[11]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [11]),
        .O(p_6_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_6 
       (.I0(P[10]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [10]),
        .O(p_6_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_7 
       (.I0(P[9]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [9]),
        .O(p_6_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_8 
       (.I0(P[8]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [8]),
        .O(p_6_in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_2 
       (.I0(P[7]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [7]),
        .O(p_6_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_3 
       (.I0(P[6]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [6]),
        .O(p_6_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_4 
       (.I0(P[5]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [5]),
        .O(p_6_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_5 
       (.I0(P[4]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [4]),
        .O(p_6_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_6 
       (.I0(P[3]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [3]),
        .O(p_6_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_7 
       (.I0(P[2]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [2]),
        .O(p_6_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_8 
       (.I0(P[1]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [1]),
        .O(p_6_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_9 
       (.I0(P[0]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [0]),
        .O(p_6_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_1_1_reg_443_reg[15]_i_1 
       (.CI(\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_2_1_1_reg_443_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_3 ,\accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_4 ,\accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_5 ,\accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_6 ,\accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_7 ,\accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_8 ,\accum_reg_V_2_1_1_reg_443_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_6_in[14:8]}),
        .O(D[15:8]),
        .S(\accum_reg_V_2_1_1_reg_443_reg[15]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_1_1_reg_443_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_2 ,\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_3 ,\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_4 ,\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_5 ,\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_6 ,\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_7 ,\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_8 ,\accum_reg_V_2_1_1_reg_443_reg[7]_i_1_n_9 }),
        .DI(p_6_in[7:0]),
        .O(D[7:0]),
        .S(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_28
   (P,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_1_1_1_reg_465_reg[15] ,
    \accum_reg_V_1_1_1_reg_465_reg[15]_0 ,
    S,
    \accum_reg_V_1_1_1_reg_465_reg[15]_1 ,
    \accum_reg_V_1_0_1_reg_476_reg[15] ,
    Q);
  output [14:0]P;
  output [15:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  output [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_1_1_1_reg_465_reg[15] ;
  input [14:0]\accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  input [7:0]S;
  input [7:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  input \accum_reg_V_1_0_1_reg_476_reg[15] ;
  input [14:0]Q;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [14:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_1_0_1_reg_476_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15] ;
  wire [14:0]\accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  wire [7:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_9 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  wire [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  wire [14:0]p_8_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_accum_reg_V_1_1_1_reg_465_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_10 
       (.I0(P[14]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [14]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[14]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_11 
       (.I0(P[13]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [13]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[13]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_12 
       (.I0(P[12]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [12]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[12]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_13 
       (.I0(P[11]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [11]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[11]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_14 
       (.I0(P[10]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [10]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[10]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_15 
       (.I0(P[9]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [9]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[9]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_16 
       (.I0(P[8]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [8]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[8]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [0]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_10 
       (.I0(P[7]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [7]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[7]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_11 
       (.I0(P[6]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [6]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[6]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_12 
       (.I0(P[5]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [5]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[5]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_13 
       (.I0(P[4]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [4]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[4]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_14 
       (.I0(P[3]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [3]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[3]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_15 
       (.I0(P[2]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [2]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[2]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_16 
       (.I0(P[1]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [1]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[1]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_17 
       (.I0(P[0]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [0]),
        .I3(\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .I4(Q[0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_2 
       (.I0(P[14]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [14]),
        .O(p_8_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_3 
       (.I0(P[13]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [13]),
        .O(p_8_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_4 
       (.I0(P[12]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [12]),
        .O(p_8_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_5 
       (.I0(P[11]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [11]),
        .O(p_8_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_6 
       (.I0(P[10]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [10]),
        .O(p_8_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_7 
       (.I0(P[9]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [9]),
        .O(p_8_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_8 
       (.I0(P[8]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [8]),
        .O(p_8_in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_2 
       (.I0(P[7]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [7]),
        .O(p_8_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_3 
       (.I0(P[6]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [6]),
        .O(p_8_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_4 
       (.I0(P[5]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [5]),
        .O(p_8_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_5 
       (.I0(P[4]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [4]),
        .O(p_8_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_6 
       (.I0(P[3]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [3]),
        .O(p_8_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_7 
       (.I0(P[2]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [2]),
        .O(p_8_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_8 
       (.I0(P[1]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [1]),
        .O(p_8_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_9 
       (.I0(P[0]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15]_0 [0]),
        .O(p_8_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_1_1_reg_465_reg[15]_i_1 
       (.CI(\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_1_1_1_reg_465_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_3 ,\accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_4 ,\accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_5 ,\accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_6 ,\accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_7 ,\accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_8 ,\accum_reg_V_1_1_1_reg_465_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_8_in[14:8]}),
        .O(D[15:8]),
        .S(\accum_reg_V_1_1_1_reg_465_reg[15]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_1_1_reg_465_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_2 ,\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_3 ,\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_4 ,\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_5 ,\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_6 ,\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_7 ,\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_8 ,\accum_reg_V_1_1_1_reg_465_reg[7]_i_1_n_9 }),
        .DI(p_8_in[7:0]),
        .O(D[7:0]),
        .S(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_DSP48_3_29
   (P,
    \p_Val2_8_reg_2617_reg[13] ,
    \p_Val2_9_reg_321_reg[8] ,
    ap_enable_reg_pp1_iter5_reg,
    p_Val2_8_reg_2617_reg_4_sp_1,
    p_Val2_8_reg_2617_reg_3_sp_1,
    \p_Val2_9_reg_321_reg[0] ,
    \p_Val2_8_reg_2617_reg[14] ,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ,
    \p_Val2_9_reg_321_reg[2] ,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    Q,
    p_reg_reg_i_7__3_0,
    ap_enable_reg_pp1_iter5,
    p_Val2_8_reg_2617_reg,
    \accum_reg_V_0_1_1_reg_487_reg[15] ,
    \accum_reg_V_0_1_1_reg_487_reg[15]_0 ,
    S,
    \accum_reg_V_0_1_1_reg_487_reg[15]_1 ,
    \accum_reg_V_0_0_1_reg_498_reg[15] ,
    \accum_reg_V_0_0_1_reg_498_reg[15]_0 ,
    Yaxis_overlap_en_2_reg_332,
    Yaxis_overlap_en_reg_2627,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [14:0]P;
  output [8:0]\p_Val2_8_reg_2617_reg[13] ;
  output \p_Val2_9_reg_321_reg[8] ;
  output ap_enable_reg_pp1_iter5_reg;
  output p_Val2_8_reg_2617_reg_4_sp_1;
  output p_Val2_8_reg_2617_reg_3_sp_1;
  output \p_Val2_9_reg_321_reg[0] ;
  output \p_Val2_8_reg_2617_reg[14] ;
  output [15:0]D;
  output [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  output [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  output \p_Val2_9_reg_321_reg[2] ;
  input DSP_ALU_INST;
  input ap_clk;
  input [13:0]DSP_ALU_INST_0;
  input [7:0]A;
  input [12:0]Q;
  input p_reg_reg_i_7__3_0;
  input ap_enable_reg_pp1_iter5;
  input [12:0]p_Val2_8_reg_2617_reg;
  input \accum_reg_V_0_1_1_reg_487_reg[15] ;
  input [14:0]\accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  input [7:0]S;
  input [7:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  input \accum_reg_V_0_0_1_reg_498_reg[15] ;
  input [14:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;
  input Yaxis_overlap_en_2_reg_332;
  input Yaxis_overlap_en_reg_2627;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire [7:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [13:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [14:0]P;
  wire [12:0]Q;
  wire [7:0]S;
  wire Yaxis_overlap_en_2_reg_332;
  wire Yaxis_overlap_en_reg_2627;
  wire \accum_reg_V_0_0_1_reg_498_reg[15] ;
  wire [14:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15] ;
  wire [14:0]\accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  wire [7:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_3 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_4 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_5 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_6 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_7 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_8 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_9 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter5_reg;
  wire [7:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ;
  wire [6:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ;
  wire [14:0]p_10_in;
  wire [12:0]p_Val2_8_reg_2617_reg;
  wire [8:0]\p_Val2_8_reg_2617_reg[13] ;
  wire \p_Val2_8_reg_2617_reg[14] ;
  wire p_Val2_8_reg_2617_reg_3_sn_1;
  wire p_Val2_8_reg_2617_reg_4_sn_1;
  wire \p_Val2_9_reg_321_reg[0] ;
  wire \p_Val2_9_reg_321_reg[2] ;
  wire \p_Val2_9_reg_321_reg[8] ;
  wire p_reg_reg_i_25__1_n_2;
  wire p_reg_reg_i_26_n_2;
  wire p_reg_reg_i_28__0_n_2;
  wire p_reg_reg_i_29__1_n_2;
  wire p_reg_reg_i_30_n_2;
  wire p_reg_reg_i_32__1_n_2;
  wire p_reg_reg_i_7__3_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_accum_reg_V_0_1_1_reg_487_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  assign p_Val2_8_reg_2617_reg_3_sp_1 = p_Val2_8_reg_2617_reg_3_sn_1;
  assign p_Val2_8_reg_2617_reg_4_sp_1 = p_Val2_8_reg_2617_reg_4_sn_1;
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_12 
       (.I0(P[14]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [14]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [14]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_13 
       (.I0(P[13]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [13]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [13]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_14 
       (.I0(P[12]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [12]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [12]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_15 
       (.I0(P[11]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [11]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [11]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_16 
       (.I0(P[10]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [10]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [10]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_17 
       (.I0(P[9]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [9]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [9]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_18 
       (.I0(P[8]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [8]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [8]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 [0]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_10 
       (.I0(P[7]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [7]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [7]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_11 
       (.I0(P[6]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [6]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [6]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_12 
       (.I0(P[5]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [5]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [5]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_13 
       (.I0(P[4]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [4]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [4]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_14 
       (.I0(P[3]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [3]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [3]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_15 
       (.I0(P[2]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [2]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [2]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_16 
       (.I0(P[1]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [1]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [1]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_17 
       (.I0(P[0]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [0]),
        .I3(\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .I4(\accum_reg_V_0_0_1_reg_498_reg[15]_0 [0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_3 
       (.I0(P[14]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [14]),
        .O(p_10_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_4 
       (.I0(P[13]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [13]),
        .O(p_10_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_5 
       (.I0(P[12]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [12]),
        .O(p_10_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_6 
       (.I0(P[11]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [11]),
        .O(p_10_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_7 
       (.I0(P[10]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [10]),
        .O(p_10_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_8 
       (.I0(P[9]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [9]),
        .O(p_10_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_9 
       (.I0(P[8]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [8]),
        .O(p_10_in[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_2 
       (.I0(P[7]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [7]),
        .O(p_10_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_3 
       (.I0(P[6]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [6]),
        .O(p_10_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_4 
       (.I0(P[5]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [5]),
        .O(p_10_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_5 
       (.I0(P[4]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [4]),
        .O(p_10_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_6 
       (.I0(P[3]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [3]),
        .O(p_10_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_7 
       (.I0(P[2]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [2]),
        .O(p_10_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_8 
       (.I0(P[1]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [1]),
        .O(p_10_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_9 
       (.I0(P[0]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15]_0 [0]),
        .O(p_10_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_1_1_reg_487_reg[15]_i_2 
       (.CI(\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_0_1_1_reg_487_reg[15]_i_2_CO_UNCONNECTED [7],\accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_3 ,\accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_4 ,\accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_5 ,\accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_6 ,\accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_7 ,\accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_8 ,\accum_reg_V_0_1_1_reg_487_reg[15]_i_2_n_9 }),
        .DI({1'b0,p_10_in[14:8]}),
        .O(D[15:8]),
        .S(\accum_reg_V_0_1_1_reg_487_reg[15]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_1_1_reg_487_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_2 ,\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_3 ,\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_4 ,\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_5 ,\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_6 ,\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_7 ,\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_8 ,\accum_reg_V_0_1_1_reg_487_reg[7]_i_1_n_9 }),
        .DI(p_10_in[7:0]),
        .O(D[7:0]),
        .S(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:6],\p_Val2_8_reg_2617_reg[13] [8],A[5:4],\p_Val2_8_reg_2617_reg[13] [7:2],A[3],\p_Val2_8_reg_2617_reg[13] [1:0],A[2:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h66665AFFFFFF5AFF)) 
    p_reg_reg_i_10__1
       (.I0(p_reg_reg_i_29__1_n_2),
        .I1(p_Val2_8_reg_2617_reg[7]),
        .I2(Q[7]),
        .I3(Yaxis_overlap_en_2_reg_332),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_8_reg_2617_reg[13] [3]));
  LUT6 #(
    .INIT(64'h66665AFFFFFF5AFF)) 
    p_reg_reg_i_11__1
       (.I0(p_reg_reg_i_30_n_2),
        .I1(p_Val2_8_reg_2617_reg[6]),
        .I2(Q[6]),
        .I3(Yaxis_overlap_en_2_reg_332),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_8_reg_2617_reg[13] [2]));
  LUT6 #(
    .INIT(64'h66665AFFFFFF5AFF)) 
    p_reg_reg_i_13__1
       (.I0(p_reg_reg_i_32__1_n_2),
        .I1(p_Val2_8_reg_2617_reg[4]),
        .I2(Q[4]),
        .I3(Yaxis_overlap_en_2_reg_332),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_8_reg_2617_reg[13] [1]));
  LUT6 #(
    .INIT(64'hFD5D02A2FFFFFFFF)) 
    p_reg_reg_i_14__1
       (.I0(\p_Val2_9_reg_321_reg[0] ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp1_iter5_reg),
        .I3(p_Val2_8_reg_2617_reg[2]),
        .I4(p_Val2_8_reg_2617_reg_3_sn_1),
        .I5(DSP_A_B_DATA_INST_2),
        .O(\p_Val2_8_reg_2617_reg[13] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_22
       (.I0(p_Val2_8_reg_2617_reg[12]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg_i_7__3_0),
        .I3(Q[12]),
        .O(\p_Val2_8_reg_2617_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_24
       (.I0(ap_enable_reg_pp1_iter5),
        .I1(p_reg_reg_i_7__3_0),
        .O(ap_enable_reg_pp1_iter5_reg));
  LUT6 #(
    .INIT(64'h0333050503335555)) 
    p_reg_reg_i_25__1
       (.I0(Q[10]),
        .I1(p_Val2_8_reg_2617_reg[10]),
        .I2(\p_Val2_9_reg_321_reg[8] ),
        .I3(p_Val2_8_reg_2617_reg[9]),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Q[9]),
        .O(p_reg_reg_i_25__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    p_reg_reg_i_26
       (.I0(Q[9]),
        .I1(p_reg_reg_i_7__3_0),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[9]),
        .I4(\p_Val2_9_reg_321_reg[8] ),
        .O(p_reg_reg_i_26_n_2));
  LUT6 #(
    .INIT(64'h00000000C0AAC000)) 
    p_reg_reg_i_27
       (.I0(Q[8]),
        .I1(p_Val2_8_reg_2617_reg[8]),
        .I2(p_Val2_8_reg_2617_reg[7]),
        .I3(ap_enable_reg_pp1_iter5_reg),
        .I4(Q[7]),
        .I5(p_reg_reg_i_29__1_n_2),
        .O(\p_Val2_9_reg_321_reg[8] ));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    p_reg_reg_i_28__0
       (.I0(p_Val2_8_reg_2617_reg[6]),
        .I1(Q[6]),
        .I2(p_reg_reg_i_30_n_2),
        .I3(Q[7]),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(p_Val2_8_reg_2617_reg[7]),
        .O(p_reg_reg_i_28__0_n_2));
  LUT6 #(
    .INIT(64'h111105FFFFFF05FF)) 
    p_reg_reg_i_29__1
       (.I0(\p_Val2_9_reg_321_reg[2] ),
        .I1(p_Val2_8_reg_2617_reg[5]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(p_Val2_8_reg_2617_reg[6]),
        .O(p_reg_reg_i_29__1_n_2));
  LUT6 #(
    .INIT(64'h3033505030335555)) 
    p_reg_reg_i_30
       (.I0(Q[5]),
        .I1(p_Val2_8_reg_2617_reg[5]),
        .I2(p_reg_reg_i_32__1_n_2),
        .I3(p_Val2_8_reg_2617_reg[4]),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Q[4]),
        .O(p_reg_reg_i_30_n_2));
  LUT6 #(
    .INIT(64'h4444440404044404)) 
    p_reg_reg_i_31__0
       (.I0(p_Val2_8_reg_2617_reg_4_sn_1),
        .I1(p_Val2_8_reg_2617_reg_3_sn_1),
        .I2(\p_Val2_9_reg_321_reg[0] ),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(p_Val2_8_reg_2617_reg[2]),
        .O(\p_Val2_9_reg_321_reg[2] ));
  LUT6 #(
    .INIT(64'h505030FFFFFF30FF)) 
    p_reg_reg_i_32__1
       (.I0(p_Val2_8_reg_2617_reg[2]),
        .I1(Q[2]),
        .I2(\p_Val2_9_reg_321_reg[0] ),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(p_Val2_8_reg_2617_reg[3]),
        .O(p_reg_reg_i_32__1_n_2));
  LUT6 #(
    .INIT(64'h5F335F5F5FFF5F5F)) 
    p_reg_reg_i_33
       (.I0(Q[0]),
        .I1(p_Val2_8_reg_2617_reg[0]),
        .I2(Q[1]),
        .I3(p_reg_reg_i_7__3_0),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_8_reg_2617_reg[1]),
        .O(\p_Val2_9_reg_321_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_34
       (.I0(p_Val2_8_reg_2617_reg[3]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg_i_7__3_0),
        .I3(Q[3]),
        .O(p_Val2_8_reg_2617_reg_3_sn_1));
  LUT4 #(
    .INIT(16'h04F7)) 
    p_reg_reg_i_35
       (.I0(p_Val2_8_reg_2617_reg[4]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(p_reg_reg_i_7__3_0),
        .I3(Q[4]),
        .O(p_Val2_8_reg_2617_reg_4_sn_1));
  LUT5 #(
    .INIT(32'hFE01FFFF)) 
    p_reg_reg_i_3__3
       (.I0(DSP_A_B_DATA_INST),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(\p_Val2_8_reg_2617_reg[14] ),
        .I4(DSP_A_B_DATA_INST_2),
        .O(\p_Val2_8_reg_2617_reg[13] [8]));
  LUT6 #(
    .INIT(64'h66665AFFFFFF5AFF)) 
    p_reg_reg_i_6__3
       (.I0(p_reg_reg_i_25__1_n_2),
        .I1(p_Val2_8_reg_2617_reg[11]),
        .I2(Q[11]),
        .I3(Yaxis_overlap_en_2_reg_332),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_8_reg_2617_reg[13] [7]));
  LUT6 #(
    .INIT(64'h0CC00A0A0CC0A0A0)) 
    p_reg_reg_i_7__3
       (.I0(Yaxis_overlap_en_2_reg_332),
        .I1(Yaxis_overlap_en_reg_2627),
        .I2(p_reg_reg_i_26_n_2),
        .I3(p_Val2_8_reg_2617_reg[10]),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Q[10]),
        .O(\p_Val2_8_reg_2617_reg[13] [6]));
  LUT6 #(
    .INIT(64'h9999A5FFFFFFA5FF)) 
    p_reg_reg_i_8__3
       (.I0(\p_Val2_9_reg_321_reg[8] ),
        .I1(p_Val2_8_reg_2617_reg[9]),
        .I2(Q[9]),
        .I3(Yaxis_overlap_en_2_reg_332),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_8_reg_2617_reg[13] [5]));
  LUT6 #(
    .INIT(64'h66665AFFFFFF5AFF)) 
    p_reg_reg_i_9__1
       (.I0(p_reg_reg_i_28__0_n_2),
        .I1(p_Val2_8_reg_2617_reg[8]),
        .I2(Q[8]),
        .I3(Yaxis_overlap_en_2_reg_332),
        .I4(ap_enable_reg_pp1_iter5_reg),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_8_reg_2617_reg[13] [4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1
   (P,
    \ap_CS_fsm_reg[3] ,
    phi_ln695_fu_176_reg_10_sp_1,
    p_reg_reg_i_51,
    phi_ln695_fu_176_reg_12_sp_1,
    p_reg_reg_i_57,
    p_reg_reg_i_60,
    phi_ln695_fu_176_reg_8_sp_1,
    \phi_ln695_fu_176_reg[15] ,
    ap_clk,
    B,
    Q,
    phi_ln695_fu_176_reg,
    p_reg_reg_i_45,
    p_reg_reg_i_41__0,
    p_reg_reg_i_41__0_0,
    p_reg_reg_i_32,
    O,
    p_reg_reg_i_36,
    p_reg_reg_i_8__1,
    p_reg_reg_i_8__1_0,
    p_reg_reg_i_35__0,
    CO,
    sel0,
    p_reg_reg_i_33__0,
    \icmp_ln686_reg_2396_reg[0] ,
    \icmp_ln686_reg_2396_reg[0]_0 );
  output [13:0]P;
  output \ap_CS_fsm_reg[3] ;
  output phi_ln695_fu_176_reg_10_sp_1;
  output p_reg_reg_i_51;
  output phi_ln695_fu_176_reg_12_sp_1;
  output p_reg_reg_i_57;
  output p_reg_reg_i_60;
  output phi_ln695_fu_176_reg_8_sp_1;
  output \phi_ln695_fu_176_reg[15] ;
  input ap_clk;
  input [12:0]B;
  input [7:0]Q;
  input [14:0]phi_ln695_fu_176_reg;
  input p_reg_reg_i_45;
  input p_reg_reg_i_41__0;
  input p_reg_reg_i_41__0_0;
  input [2:0]p_reg_reg_i_32;
  input [7:0]O;
  input [7:0]p_reg_reg_i_36;
  input [7:0]p_reg_reg_i_8__1;
  input [6:0]p_reg_reg_i_8__1_0;
  input [0:0]p_reg_reg_i_35__0;
  input [0:0]CO;
  input [15:0]sel0;
  input [0:0]p_reg_reg_i_33__0;
  input \icmp_ln686_reg_2396_reg[0] ;
  input [0:0]\icmp_ln686_reg_2396_reg[0]_0 ;

  wire [12:0]B;
  wire [0:0]CO;
  wire [7:0]O;
  wire [13:0]P;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire \icmp_ln686_reg_2396_reg[0] ;
  wire [0:0]\icmp_ln686_reg_2396_reg[0]_0 ;
  wire [2:0]p_reg_reg_i_32;
  wire [0:0]p_reg_reg_i_33__0;
  wire [0:0]p_reg_reg_i_35__0;
  wire [7:0]p_reg_reg_i_36;
  wire p_reg_reg_i_41__0;
  wire p_reg_reg_i_41__0_0;
  wire p_reg_reg_i_45;
  wire p_reg_reg_i_51;
  wire p_reg_reg_i_57;
  wire p_reg_reg_i_60;
  wire [7:0]p_reg_reg_i_8__1;
  wire [6:0]p_reg_reg_i_8__1_0;
  wire [14:0]phi_ln695_fu_176_reg;
  wire \phi_ln695_fu_176_reg[15] ;
  wire phi_ln695_fu_176_reg_10_sn_1;
  wire phi_ln695_fu_176_reg_12_sn_1;
  wire phi_ln695_fu_176_reg_8_sn_1;
  wire [15:0]sel0;

  assign phi_ln695_fu_176_reg_10_sp_1 = phi_ln695_fu_176_reg_10_sn_1;
  assign phi_ln695_fu_176_reg_12_sp_1 = phi_ln695_fu_176_reg_12_sn_1;
  assign phi_ln695_fu_176_reg_8_sp_1 = phi_ln695_fu_176_reg_8_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_27 overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_U
       (.B(B),
        .CEA2(\ap_CS_fsm_reg[3] ),
        .CO(CO),
        .O(O),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\icmp_ln686_reg_2396_reg[0] (\icmp_ln686_reg_2396_reg[0] ),
        .\icmp_ln686_reg_2396_reg[0]_0 (\icmp_ln686_reg_2396_reg[0]_0 ),
        .p_reg_reg_i_32_0(p_reg_reg_i_32),
        .p_reg_reg_i_33__0_0(p_reg_reg_i_33__0),
        .p_reg_reg_i_35__0_0(p_reg_reg_i_35__0),
        .p_reg_reg_i_36_0(p_reg_reg_i_36),
        .p_reg_reg_i_41__0_0(p_reg_reg_i_41__0),
        .p_reg_reg_i_41__0_1(p_reg_reg_i_41__0_0),
        .p_reg_reg_i_45_0(p_reg_reg_i_45),
        .p_reg_reg_i_51(p_reg_reg_i_51),
        .p_reg_reg_i_57_0(p_reg_reg_i_57),
        .p_reg_reg_i_60_0(p_reg_reg_i_60),
        .p_reg_reg_i_8__1(p_reg_reg_i_8__1),
        .p_reg_reg_i_8__1_0(p_reg_reg_i_8__1_0),
        .phi_ln695_fu_176_reg(phi_ln695_fu_176_reg),
        .\phi_ln695_fu_176_reg[15] (\phi_ln695_fu_176_reg[15] ),
        .phi_ln695_fu_176_reg_10_sp_1(phi_ln695_fu_176_reg_10_sn_1),
        .phi_ln695_fu_176_reg_12_sp_1(phi_ln695_fu_176_reg_12_sn_1),
        .phi_ln695_fu_176_reg_8_sp_1(phi_ln695_fu_176_reg_8_sn_1),
        .sel0(sel0));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_8
   (P,
    DSP_ALU_INST,
    ap_clk,
    B,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3);
  output [13:0]P;
  input DSP_ALU_INST;
  input ap_clk;
  input [12:0]B;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;

  wire [12:0]B;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire [13:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_26 overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_U
       (.B(B),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_3),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_9
   (P,
    B,
    cmp117_fu_571_p2,
    \select_ln675_reg_2411_reg[8] ,
    phi_ln695_fu_176_reg_10_sp_1,
    DI,
    \select_ln675_reg_2411_reg[5] ,
    \select_ln675_reg_2411_reg[10] ,
    DSP_ALU_INST,
    ap_clk,
    phi_ln695_fu_176_reg,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    p_reg_reg_i_12__1,
    p_reg_reg_i_8__2,
    p_reg_reg_i_37,
    \cmp117_reg_2422_reg[0] ,
    p_reg_reg_i_1__3);
  output [13:0]P;
  output [12:0]B;
  output cmp117_fu_571_p2;
  output \select_ln675_reg_2411_reg[8] ;
  output phi_ln695_fu_176_reg_10_sp_1;
  output [0:0]DI;
  output \select_ln675_reg_2411_reg[5] ;
  output \select_ln675_reg_2411_reg[10] ;
  input DSP_ALU_INST;
  input ap_clk;
  input [30:0]phi_ln695_fu_176_reg;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input p_reg_reg_i_12__1;
  input [7:0]p_reg_reg_i_8__2;
  input [7:0]p_reg_reg_i_37;
  input [10:0]\cmp117_reg_2422_reg[0] ;
  input p_reg_reg_i_1__3;

  wire [12:0]B;
  wire [0:0]DI;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire [13:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire cmp117_fu_571_p2;
  wire [10:0]\cmp117_reg_2422_reg[0] ;
  wire p_reg_reg_i_12__1;
  wire p_reg_reg_i_1__3;
  wire [7:0]p_reg_reg_i_37;
  wire [7:0]p_reg_reg_i_8__2;
  wire [30:0]phi_ln695_fu_176_reg;
  wire phi_ln695_fu_176_reg_10_sn_1;
  wire \select_ln675_reg_2411_reg[10] ;
  wire \select_ln675_reg_2411_reg[5] ;
  wire \select_ln675_reg_2411_reg[8] ;

  assign phi_ln695_fu_176_reg_10_sp_1 = phi_ln695_fu_176_reg_10_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1 overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_U
       (.B(B),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .DSP_A_B_DATA_INST_3(DSP_A_B_DATA_INST_3),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\cmp117_reg_2422_reg[0] (\cmp117_reg_2422_reg[0] ),
        .p_reg_reg_i_12__1_0(p_reg_reg_i_12__1),
        .p_reg_reg_i_1__3_0(p_reg_reg_i_1__3),
        .p_reg_reg_i_37_0(p_reg_reg_i_37),
        .p_reg_reg_i_8__2_0(p_reg_reg_i_8__2),
        .phi_ln695_fu_176_reg(phi_ln695_fu_176_reg),
        .phi_ln695_fu_176_reg_10_sp_1(phi_ln695_fu_176_reg_10_sn_1),
        .\select_ln675_reg_2411_reg[10] (\select_ln675_reg_2411_reg[10] ),
        .\select_ln675_reg_2411_reg[5] (\select_ln675_reg_2411_reg[5] ),
        .\select_ln675_reg_2411_reg[8] (cmp117_fu_571_p2),
        .\select_ln675_reg_2411_reg[8]_0 (\select_ln675_reg_2411_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1
   (P,
    B,
    \select_ln675_reg_2411_reg[8] ,
    \select_ln675_reg_2411_reg[8]_0 ,
    phi_ln695_fu_176_reg_10_sp_1,
    DI,
    \select_ln675_reg_2411_reg[5] ,
    \select_ln675_reg_2411_reg[10] ,
    DSP_ALU_INST,
    ap_clk,
    phi_ln695_fu_176_reg,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    p_reg_reg_i_12__1_0,
    p_reg_reg_i_8__2_0,
    p_reg_reg_i_37_0,
    \cmp117_reg_2422_reg[0] ,
    p_reg_reg_i_1__3_0);
  output [13:0]P;
  output [12:0]B;
  output \select_ln675_reg_2411_reg[8] ;
  output \select_ln675_reg_2411_reg[8]_0 ;
  output phi_ln695_fu_176_reg_10_sp_1;
  output [0:0]DI;
  output \select_ln675_reg_2411_reg[5] ;
  output \select_ln675_reg_2411_reg[10] ;
  input DSP_ALU_INST;
  input ap_clk;
  input [30:0]phi_ln695_fu_176_reg;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input p_reg_reg_i_12__1_0;
  input [7:0]p_reg_reg_i_8__2_0;
  input [7:0]p_reg_reg_i_37_0;
  input [10:0]\cmp117_reg_2422_reg[0] ;
  input p_reg_reg_i_1__3_0;

  wire [12:0]B;
  wire [0:0]DI;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire [13:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [10:0]\cmp117_reg_2422_reg[0] ;
  wire [7:0]grp_fu_2230_p0;
  wire p_reg_reg_i_12__1_0;
  wire p_reg_reg_i_1__3_0;
  wire p_reg_reg_i_22__0_n_2;
  wire p_reg_reg_i_24__1_n_2;
  wire p_reg_reg_i_25_n_2;
  wire p_reg_reg_i_27__0_n_2;
  wire p_reg_reg_i_28__1_n_2;
  wire p_reg_reg_i_29_n_2;
  wire p_reg_reg_i_30__1_n_2;
  wire p_reg_reg_i_31__1_n_2;
  wire [7:0]p_reg_reg_i_37_0;
  wire p_reg_reg_i_37_n_2;
  wire p_reg_reg_i_38_n_2;
  wire p_reg_reg_i_40_n_2;
  wire p_reg_reg_i_61_n_2;
  wire p_reg_reg_i_62_n_2;
  wire p_reg_reg_i_63_n_2;
  wire p_reg_reg_i_64_n_2;
  wire p_reg_reg_i_65_n_2;
  wire p_reg_reg_i_66_n_2;
  wire p_reg_reg_i_67_n_2;
  wire p_reg_reg_i_76_n_2;
  wire p_reg_reg_i_77_n_2;
  wire p_reg_reg_i_78_n_2;
  wire [7:0]p_reg_reg_i_8__2_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire [30:0]phi_ln695_fu_176_reg;
  wire phi_ln695_fu_176_reg_10_sn_1;
  wire \select_ln675_reg_2411_reg[10] ;
  wire \select_ln675_reg_2411_reg[5] ;
  wire \select_ln675_reg_2411_reg[8] ;
  wire \select_ln675_reg_2411_reg[8]_0 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  assign phi_ln695_fu_176_reg_10_sp_1 = phi_ln695_fu_176_reg_10_sn_1;
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp117_reg_2422[0]_i_1 
       (.I0(\cmp117_reg_2422_reg[0] [8]),
        .I1(\cmp117_reg_2422_reg[0] [1]),
        .I2(\cmp117_reg_2422_reg[0] [7]),
        .I3(\select_ln675_reg_2411_reg[5] ),
        .I4(\select_ln675_reg_2411_reg[10] ),
        .O(\select_ln675_reg_2411_reg[8] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp117_reg_2422[0]_i_2 
       (.I0(\cmp117_reg_2422_reg[0] [5]),
        .I1(\cmp117_reg_2422_reg[0] [2]),
        .I2(\cmp117_reg_2422_reg[0] [4]),
        .I3(\cmp117_reg_2422_reg[0] [0]),
        .O(\select_ln675_reg_2411_reg[5] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp117_reg_2422[0]_i_3 
       (.I0(\cmp117_reg_2422_reg[0] [10]),
        .I1(\cmp117_reg_2422_reg[0] [3]),
        .I2(\cmp117_reg_2422_reg[0] [9]),
        .I3(\cmp117_reg_2422_reg[0] [6]),
        .O(\select_ln675_reg_2411_reg[10] ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_32_reg_2438[0]_i_2 
       (.I0(phi_ln695_fu_176_reg[15]),
        .I1(\select_ln675_reg_2411_reg[8] ),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2230_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h2222022200002000)) 
    p_reg_reg_i_10__0
       (.I0(p_reg_reg_i_25_n_2),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .I2(phi_ln695_fu_176_reg[1]),
        .I3(phi_ln695_fu_176_reg[2]),
        .I4(p_reg_reg_i_22__0_n_2),
        .I5(phi_ln695_fu_176_reg[3]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hFF5DF557)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg_i_25_n_2),
        .I1(phi_ln695_fu_176_reg[1]),
        .I2(\select_ln675_reg_2411_reg[8]_0 ),
        .I3(p_reg_reg_i_22__0_n_2),
        .I4(phi_ln695_fu_176_reg[2]),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h08)) 
    p_reg_reg_i_12__1
       (.I0(p_reg_reg_i_25_n_2),
        .I1(phi_ln695_fu_176_reg[1]),
        .I2(\select_ln675_reg_2411_reg[8] ),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hDDD7)) 
    p_reg_reg_i_13__0
       (.I0(p_reg_reg_i_25_n_2),
        .I1(p_reg_reg_i_22__0_n_2),
        .I2(phi_ln695_fu_176_reg[0]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .O(B[0]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_1__1
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[7]));
  LUT6 #(
    .INIT(64'hBBFFBBFFBBFFA9FC)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_i_22__0_n_2),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .I2(phi_ln695_fu_176_reg[12]),
        .I3(p_reg_reg_i_24__1_n_2),
        .I4(phi_ln695_fu_176_reg[14]),
        .I5(phi_ln695_fu_176_reg[13]),
        .O(B[12]));
  LUT6 #(
    .INIT(64'h0000000001100101)) 
    p_reg_reg_i_22__0
       (.I0(p_reg_reg_i_37_n_2),
        .I1(p_reg_reg_i_38_n_2),
        .I2(p_reg_reg_i_8__2_0[7]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(phi_ln695_fu_176_reg[30]),
        .I5(p_reg_reg_i_40_n_2),
        .O(p_reg_reg_i_22__0_n_2));
  LUT5 #(
    .INIT(32'h00000001)) 
    p_reg_reg_i_23__1
       (.I0(\cmp117_reg_2422_reg[0] [8]),
        .I1(\cmp117_reg_2422_reg[0] [1]),
        .I2(\cmp117_reg_2422_reg[0] [7]),
        .I3(\select_ln675_reg_2411_reg[5] ),
        .I4(\select_ln675_reg_2411_reg[10] ),
        .O(\select_ln675_reg_2411_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hF0F01011F0F05555)) 
    p_reg_reg_i_24__1
       (.I0(phi_ln695_fu_176_reg[11]),
        .I1(phi_ln695_fu_176_reg[9]),
        .I2(p_reg_reg_i_1__3_0),
        .I3(phi_ln695_fu_176_reg[8]),
        .I4(\select_ln675_reg_2411_reg[8]_0 ),
        .I5(phi_ln695_fu_176_reg[10]),
        .O(p_reg_reg_i_24__1_n_2));
  LUT6 #(
    .INIT(64'hA0A02022A0A0AAAA)) 
    p_reg_reg_i_25
       (.I0(p_reg_reg_i_12__1_0),
        .I1(phi_ln695_fu_176_reg[11]),
        .I2(phi_ln695_fu_176_reg_10_sn_1),
        .I3(phi_ln695_fu_176_reg[10]),
        .I4(\select_ln675_reg_2411_reg[8] ),
        .I5(phi_ln695_fu_176_reg[12]),
        .O(p_reg_reg_i_25_n_2));
  LUT6 #(
    .INIT(64'hF0F01011F0F05555)) 
    p_reg_reg_i_26__1
       (.I0(phi_ln695_fu_176_reg[9]),
        .I1(phi_ln695_fu_176_reg[7]),
        .I2(p_reg_reg_i_29_n_2),
        .I3(phi_ln695_fu_176_reg[6]),
        .I4(\select_ln675_reg_2411_reg[8]_0 ),
        .I5(phi_ln695_fu_176_reg[8]),
        .O(phi_ln695_fu_176_reg_10_sn_1));
  LUT6 #(
    .INIT(64'h0F0F65660F0FAAAA)) 
    p_reg_reg_i_27__0
       (.I0(phi_ln695_fu_176_reg[9]),
        .I1(phi_ln695_fu_176_reg[7]),
        .I2(p_reg_reg_i_29_n_2),
        .I3(phi_ln695_fu_176_reg[6]),
        .I4(\select_ln675_reg_2411_reg[8]_0 ),
        .I5(phi_ln695_fu_176_reg[8]),
        .O(p_reg_reg_i_27__0_n_2));
  LUT5 #(
    .INIT(32'h22EE11ED)) 
    p_reg_reg_i_28__1
       (.I0(phi_ln695_fu_176_reg[8]),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .I2(phi_ln695_fu_176_reg[6]),
        .I3(p_reg_reg_i_29_n_2),
        .I4(phi_ln695_fu_176_reg[7]),
        .O(p_reg_reg_i_28__1_n_2));
  LUT6 #(
    .INIT(64'hF0F1F1F1F5F5F5F5)) 
    p_reg_reg_i_29
       (.I0(phi_ln695_fu_176_reg[5]),
        .I1(phi_ln695_fu_176_reg[3]),
        .I2(\select_ln675_reg_2411_reg[8]_0 ),
        .I3(phi_ln695_fu_176_reg[1]),
        .I4(phi_ln695_fu_176_reg[2]),
        .I5(phi_ln695_fu_176_reg[4]),
        .O(p_reg_reg_i_29_n_2));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_2__1
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[6]));
  LUT6 #(
    .INIT(64'h00AA228A00002220)) 
    p_reg_reg_i_2__3
       (.I0(p_reg_reg_i_25_n_2),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(phi_ln695_fu_176_reg[10]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(p_reg_reg_i_22__0_n_2),
        .I5(phi_ln695_fu_176_reg[11]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'h050606060A0A0A0A)) 
    p_reg_reg_i_30__1
       (.I0(phi_ln695_fu_176_reg[5]),
        .I1(phi_ln695_fu_176_reg[3]),
        .I2(\select_ln675_reg_2411_reg[8]_0 ),
        .I3(phi_ln695_fu_176_reg[1]),
        .I4(phi_ln695_fu_176_reg[2]),
        .I5(phi_ln695_fu_176_reg[4]),
        .O(p_reg_reg_i_30__1_n_2));
  LUT5 #(
    .INIT(32'hFF55FF6A)) 
    p_reg_reg_i_31__1
       (.I0(phi_ln695_fu_176_reg[4]),
        .I1(phi_ln695_fu_176_reg[2]),
        .I2(phi_ln695_fu_176_reg[1]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(phi_ln695_fu_176_reg[3]),
        .O(p_reg_reg_i_31__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_i_61_n_2),
        .I1(p_reg_reg_i_8__2_0[1]),
        .I2(p_reg_reg_i_62_n_2),
        .I3(p_reg_reg_i_37_0[6]),
        .I4(p_reg_reg_i_63_n_2),
        .I5(p_reg_reg_i_64_n_2),
        .O(p_reg_reg_i_37_n_2));
  LUT6 #(
    .INIT(64'hFFBEFFFFFFFFFFBE)) 
    p_reg_reg_i_38
       (.I0(p_reg_reg_i_65_n_2),
        .I1(p_reg_reg_i_37_0[3]),
        .I2(p_reg_reg_i_66_n_2),
        .I3(p_reg_reg_i_67_n_2),
        .I4(p_reg_reg_i_37_0[0]),
        .I5(DI),
        .O(p_reg_reg_i_38_n_2));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_3__0
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[5]));
  LUT5 #(
    .INIT(32'hFC56FFFF)) 
    p_reg_reg_i_3__2
       (.I0(phi_ln695_fu_176_reg_10_sn_1),
        .I1(phi_ln695_fu_176_reg[10]),
        .I2(\select_ln675_reg_2411_reg[8]_0 ),
        .I3(p_reg_reg_i_22__0_n_2),
        .I4(p_reg_reg_i_25_n_2),
        .O(B[10]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    p_reg_reg_i_40
       (.I0(p_reg_reg_i_76_n_2),
        .I1(p_reg_reg_i_8__2_0[4]),
        .I2(p_reg_reg_i_8__2_0[5]),
        .I3(p_reg_reg_i_77_n_2),
        .I4(p_reg_reg_i_8__2_0[6]),
        .I5(p_reg_reg_i_78_n_2),
        .O(p_reg_reg_i_40_n_2));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_4__1
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[4]));
  LUT5 #(
    .INIT(32'h2A220800)) 
    p_reg_reg_i_4__3
       (.I0(p_reg_reg_i_25_n_2),
        .I1(p_reg_reg_i_22__0_n_2),
        .I2(\select_ln675_reg_2411_reg[8]_0 ),
        .I3(phi_ln695_fu_176_reg[9]),
        .I4(p_reg_reg_i_27__0_n_2),
        .O(B[9]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_5__1
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[3]));
  LUT5 #(
    .INIT(32'hEEE2FFFF)) 
    p_reg_reg_i_5__3
       (.I0(p_reg_reg_i_28__1_n_2),
        .I1(p_reg_reg_i_22__0_n_2),
        .I2(phi_ln695_fu_176_reg[8]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(p_reg_reg_i_25_n_2),
        .O(B[8]));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    p_reg_reg_i_61
       (.I0(phi_ln695_fu_176_reg[26]),
        .I1(p_reg_reg_i_8__2_0[3]),
        .I2(phi_ln695_fu_176_reg[25]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(p_reg_reg_i_8__2_0[2]),
        .O(p_reg_reg_i_61_n_2));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_62
       (.I0(phi_ln695_fu_176_reg[24]),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .O(p_reg_reg_i_62_n_2));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_63
       (.I0(phi_ln695_fu_176_reg[21]),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .O(p_reg_reg_i_63_n_2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    p_reg_reg_i_64
       (.I0(phi_ln695_fu_176_reg[23]),
        .I1(p_reg_reg_i_8__2_0[0]),
        .I2(phi_ln695_fu_176_reg[22]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(p_reg_reg_i_37_0[7]),
        .O(p_reg_reg_i_64_n_2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    p_reg_reg_i_65
       (.I0(phi_ln695_fu_176_reg[20]),
        .I1(p_reg_reg_i_37_0[5]),
        .I2(phi_ln695_fu_176_reg[19]),
        .I3(\select_ln675_reg_2411_reg[8] ),
        .I4(p_reg_reg_i_37_0[4]),
        .O(p_reg_reg_i_65_n_2));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_66
       (.I0(phi_ln695_fu_176_reg[18]),
        .I1(\select_ln675_reg_2411_reg[8] ),
        .O(p_reg_reg_i_66_n_2));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    p_reg_reg_i_67
       (.I0(phi_ln695_fu_176_reg[16]),
        .I1(p_reg_reg_i_37_0[1]),
        .I2(phi_ln695_fu_176_reg[17]),
        .I3(\select_ln675_reg_2411_reg[8] ),
        .I4(p_reg_reg_i_37_0[2]),
        .O(p_reg_reg_i_67_n_2));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_6__0
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[2]));
  LUT6 #(
    .INIT(64'h00AA228A00002220)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg_i_25_n_2),
        .I1(p_reg_reg_i_29_n_2),
        .I2(phi_ln695_fu_176_reg[6]),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(p_reg_reg_i_22__0_n_2),
        .I5(phi_ln695_fu_176_reg[7]),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_76
       (.I0(phi_ln695_fu_176_reg[27]),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .O(p_reg_reg_i_76_n_2));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_77
       (.I0(phi_ln695_fu_176_reg[28]),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .O(p_reg_reg_i_77_n_2));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_78
       (.I0(phi_ln695_fu_176_reg[29]),
        .I1(\select_ln675_reg_2411_reg[8]_0 ),
        .O(p_reg_reg_i_78_n_2));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_7__0
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[1]));
  LUT5 #(
    .INIT(32'hFC56FFFF)) 
    p_reg_reg_i_7__2
       (.I0(p_reg_reg_i_29_n_2),
        .I1(phi_ln695_fu_176_reg[6]),
        .I2(\select_ln675_reg_2411_reg[8]_0 ),
        .I3(p_reg_reg_i_22__0_n_2),
        .I4(p_reg_reg_i_25_n_2),
        .O(B[6]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_8__0
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2230_p0[0]));
  LUT5 #(
    .INIT(32'h08AA0800)) 
    p_reg_reg_i_8__2
       (.I0(p_reg_reg_i_25_n_2),
        .I1(phi_ln695_fu_176_reg[5]),
        .I2(\select_ln675_reg_2411_reg[8]_0 ),
        .I3(p_reg_reg_i_22__0_n_2),
        .I4(p_reg_reg_i_30__1_n_2),
        .O(B[5]));
  LUT5 #(
    .INIT(32'hF7F7F757)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_i_25_n_2),
        .I1(p_reg_reg_i_31__1_n_2),
        .I2(p_reg_reg_i_22__0_n_2),
        .I3(\select_ln675_reg_2411_reg[8]_0 ),
        .I4(phi_ln695_fu_176_reg[4]),
        .O(B[4]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_26
   (P,
    DSP_ALU_INST,
    ap_clk,
    B,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3);
  output [13:0]P;
  input DSP_ALU_INST;
  input ap_clk;
  input [12:0]B;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;

  wire [12:0]B;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire [13:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]grp_fu_2221_p0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2221_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_1__2
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[7]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_2__2
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[6]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_3__1
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[5]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_4__2
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[4]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_5__2
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[3]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_6__1
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[2]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_7__1
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[1]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_8__1
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(DSP_A_B_DATA_INST_3),
        .O(grp_fu_2221_p0[0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_DSP48_1_27
   (P,
    CEA2,
    phi_ln695_fu_176_reg_10_sp_1,
    p_reg_reg_i_51,
    phi_ln695_fu_176_reg_12_sp_1,
    p_reg_reg_i_57_0,
    p_reg_reg_i_60_0,
    phi_ln695_fu_176_reg_8_sp_1,
    \phi_ln695_fu_176_reg[15] ,
    ap_clk,
    B,
    Q,
    phi_ln695_fu_176_reg,
    p_reg_reg_i_45_0,
    p_reg_reg_i_41__0_0,
    p_reg_reg_i_41__0_1,
    p_reg_reg_i_32_0,
    O,
    p_reg_reg_i_36_0,
    p_reg_reg_i_8__1,
    p_reg_reg_i_8__1_0,
    p_reg_reg_i_35__0_0,
    CO,
    sel0,
    p_reg_reg_i_33__0_0,
    \icmp_ln686_reg_2396_reg[0] ,
    \icmp_ln686_reg_2396_reg[0]_0 );
  output [13:0]P;
  output CEA2;
  output phi_ln695_fu_176_reg_10_sp_1;
  output p_reg_reg_i_51;
  output phi_ln695_fu_176_reg_12_sp_1;
  output p_reg_reg_i_57_0;
  output p_reg_reg_i_60_0;
  output phi_ln695_fu_176_reg_8_sp_1;
  output \phi_ln695_fu_176_reg[15] ;
  input ap_clk;
  input [12:0]B;
  input [7:0]Q;
  input [14:0]phi_ln695_fu_176_reg;
  input p_reg_reg_i_45_0;
  input p_reg_reg_i_41__0_0;
  input p_reg_reg_i_41__0_1;
  input [2:0]p_reg_reg_i_32_0;
  input [7:0]O;
  input [7:0]p_reg_reg_i_36_0;
  input [7:0]p_reg_reg_i_8__1;
  input [6:0]p_reg_reg_i_8__1_0;
  input [0:0]p_reg_reg_i_35__0_0;
  input [0:0]CO;
  input [15:0]sel0;
  input [0:0]p_reg_reg_i_33__0_0;
  input \icmp_ln686_reg_2396_reg[0] ;
  input [0:0]\icmp_ln686_reg_2396_reg[0]_0 ;

  wire [12:0]B;
  wire CEA2;
  wire [0:0]CO;
  wire [7:0]O;
  wire [13:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]grp_fu_2212_p0;
  wire \icmp_ln686_reg_2396_reg[0] ;
  wire [0:0]\icmp_ln686_reg_2396_reg[0]_0 ;
  wire p_reg_reg_i_104_n_2;
  wire p_reg_reg_i_112_n_2;
  wire p_reg_reg_i_113_n_2;
  wire [2:0]p_reg_reg_i_32_0;
  wire [0:0]p_reg_reg_i_33__0_0;
  wire [0:0]p_reg_reg_i_35__0_0;
  wire [7:0]p_reg_reg_i_36_0;
  wire p_reg_reg_i_41__0_0;
  wire p_reg_reg_i_41__0_1;
  wire p_reg_reg_i_43__0_n_2;
  wire p_reg_reg_i_44_n_2;
  wire p_reg_reg_i_45_0;
  wire p_reg_reg_i_45_n_2;
  wire p_reg_reg_i_46_n_2;
  wire p_reg_reg_i_47_n_2;
  wire p_reg_reg_i_48_n_2;
  wire p_reg_reg_i_49_n_2;
  wire p_reg_reg_i_51;
  wire p_reg_reg_i_52_n_2;
  wire p_reg_reg_i_53_n_2;
  wire p_reg_reg_i_54_n_2;
  wire p_reg_reg_i_55_n_2;
  wire p_reg_reg_i_57_0;
  wire p_reg_reg_i_57_n_2;
  wire p_reg_reg_i_58_n_2;
  wire p_reg_reg_i_60_0;
  wire p_reg_reg_i_60_n_2;
  wire p_reg_reg_i_79_n_2;
  wire p_reg_reg_i_80_n_2;
  wire p_reg_reg_i_81_n_2;
  wire p_reg_reg_i_82_n_2;
  wire p_reg_reg_i_85_n_2;
  wire [7:0]p_reg_reg_i_8__1;
  wire [6:0]p_reg_reg_i_8__1_0;
  wire p_reg_reg_i_95_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_62;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire [14:0]phi_ln695_fu_176_reg;
  wire \phi_ln695_fu_176_reg[15] ;
  wire phi_ln695_fu_176_reg_10_sn_1;
  wire phi_ln695_fu_176_reg_12_sn_1;
  wire phi_ln695_fu_176_reg_8_sn_1;
  wire [15:0]sel0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  assign phi_ln695_fu_176_reg_10_sp_1 = phi_ln695_fu_176_reg_10_sn_1;
  assign phi_ln695_fu_176_reg_12_sp_1 = phi_ln695_fu_176_reg_12_sn_1;
  assign phi_ln695_fu_176_reg_8_sp_1 = phi_ln695_fu_176_reg_8_sn_1;
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln686_reg_2396[0]_i_1 
       (.I0(\icmp_ln686_reg_2396_reg[0] ),
        .I1(\icmp_ln686_reg_2396_reg[0]_0 ),
        .O(CEA2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2212_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_62,p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    p_reg_reg_i_104
       (.I0(O[3]),
        .I1(p_reg_reg_i_36_0[4]),
        .I2(p_reg_reg_i_8__1_0[4]),
        .I3(p_reg_reg_i_8__1[5]),
        .O(p_reg_reg_i_104_n_2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    p_reg_reg_i_112
       (.I0(O[1]),
        .I1(p_reg_reg_i_36_0[2]),
        .I2(p_reg_reg_i_8__1_0[1]),
        .I3(p_reg_reg_i_8__1[2]),
        .O(p_reg_reg_i_112_n_2));
  LUT3 #(
    .INIT(8'h01)) 
    p_reg_reg_i_113
       (.I0(p_reg_reg_i_32_0[1]),
        .I1(p_reg_reg_i_32_0[0]),
        .I2(p_reg_reg_i_32_0[2]),
        .O(p_reg_reg_i_113_n_2));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_14__0
       (.I0(Q[7]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[7]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_15__1
       (.I0(Q[6]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[6]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_16__0
       (.I0(Q[5]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[5]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_17__0
       (.I0(Q[4]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[4]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_18__0
       (.I0(Q[3]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[3]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_19__0
       (.I0(Q[2]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[2]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_20__0
       (.I0(Q[1]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[1]));
  LUT6 #(
    .INIT(64'h000800080008AAAA)) 
    p_reg_reg_i_21__0
       (.I0(Q[0]),
        .I1(phi_ln695_fu_176_reg_10_sn_1),
        .I2(p_reg_reg_i_51),
        .I3(phi_ln695_fu_176_reg_12_sn_1),
        .I4(p_reg_reg_i_57_0),
        .I5(p_reg_reg_i_60_0),
        .O(grp_fu_2212_p0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFF)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_i_43__0_n_2),
        .I1(p_reg_reg_i_44_n_2),
        .I2(p_reg_reg_i_45_n_2),
        .I3(p_reg_reg_i_46_n_2),
        .I4(phi_ln695_fu_176_reg_8_sn_1),
        .I5(p_reg_reg_i_47_n_2),
        .O(phi_ln695_fu_176_reg_10_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    p_reg_reg_i_33__0
       (.I0(p_reg_reg_i_48_n_2),
        .I1(p_reg_reg_i_49_n_2),
        .I2(CO),
        .I3(sel0[6]),
        .I4(sel0[7]),
        .I5(sel0[1]),
        .O(p_reg_reg_i_51));
  LUT6 #(
    .INIT(64'h0000AAFEFFFFFFFF)) 
    p_reg_reg_i_34__0
       (.I0(p_reg_reg_i_52_n_2),
        .I1(p_reg_reg_i_44_n_2),
        .I2(p_reg_reg_i_53_n_2),
        .I3(p_reg_reg_i_47_n_2),
        .I4(p_reg_reg_i_54_n_2),
        .I5(\phi_ln695_fu_176_reg[15] ),
        .O(phi_ln695_fu_176_reg_12_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    p_reg_reg_i_35__0
       (.I0(p_reg_reg_i_55_n_2),
        .I1(O[0]),
        .I2(p_reg_reg_i_36_0[1]),
        .I3(O[2]),
        .I4(p_reg_reg_i_36_0[3]),
        .I5(p_reg_reg_i_57_n_2),
        .O(p_reg_reg_i_57_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_i_58_n_2),
        .I1(O[7]),
        .I2(p_reg_reg_i_8__1[0]),
        .I3(p_reg_reg_i_8__1_0[6]),
        .I4(p_reg_reg_i_8__1[7]),
        .I5(p_reg_reg_i_60_n_2),
        .O(p_reg_reg_i_60_0));
  LUT6 #(
    .INIT(64'hF0F01011F0F05555)) 
    p_reg_reg_i_41__0
       (.I0(phi_ln695_fu_176_reg[7]),
        .I1(phi_ln695_fu_176_reg[5]),
        .I2(p_reg_reg_i_79_n_2),
        .I3(phi_ln695_fu_176_reg[4]),
        .I4(p_reg_reg_i_45_0),
        .I5(phi_ln695_fu_176_reg[6]),
        .O(phi_ln695_fu_176_reg_8_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    p_reg_reg_i_42
       (.I0(phi_ln695_fu_176_reg[14]),
        .I1(p_reg_reg_i_45_0),
        .I2(phi_ln695_fu_176_reg[13]),
        .O(\phi_ln695_fu_176_reg[15] ));
  LUT6 #(
    .INIT(64'h555555559999AAA9)) 
    p_reg_reg_i_43__0
       (.I0(p_reg_reg_i_54_n_2),
        .I1(p_reg_reg_i_47_n_2),
        .I2(p_reg_reg_i_46_n_2),
        .I3(phi_ln695_fu_176_reg_8_sn_1),
        .I4(p_reg_reg_i_44_n_2),
        .I5(p_reg_reg_i_52_n_2),
        .O(p_reg_reg_i_43__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_44
       (.I0(phi_ln695_fu_176_reg[9]),
        .I1(p_reg_reg_i_45_0),
        .O(p_reg_reg_i_44_n_2));
  LUT6 #(
    .INIT(64'hFFCCFCFDFFCCFDCF)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_i_80_n_2),
        .I1(p_reg_reg_i_81_n_2),
        .I2(phi_ln695_fu_176_reg[6]),
        .I3(p_reg_reg_i_82_n_2),
        .I4(p_reg_reg_i_45_0),
        .I5(phi_ln695_fu_176_reg[5]),
        .O(p_reg_reg_i_45_n_2));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    p_reg_reg_i_46
       (.I0(phi_ln695_fu_176_reg[8]),
        .I1(p_reg_reg_i_41__0_0),
        .I2(p_reg_reg_i_41__0_1),
        .I3(p_reg_reg_i_32_0[1]),
        .I4(p_reg_reg_i_32_0[0]),
        .I5(p_reg_reg_i_32_0[2]),
        .O(p_reg_reg_i_46_n_2));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_47
       (.I0(phi_ln695_fu_176_reg[10]),
        .I1(p_reg_reg_i_45_0),
        .O(p_reg_reg_i_47_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    p_reg_reg_i_48
       (.I0(sel0[15]),
        .I1(sel0[3]),
        .I2(sel0[10]),
        .I3(sel0[11]),
        .I4(sel0[13]),
        .I5(p_reg_reg_i_33__0_0),
        .O(p_reg_reg_i_48_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_reg_reg_i_49
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[9]),
        .I3(sel0[14]),
        .I4(p_reg_reg_i_85_n_2),
        .O(p_reg_reg_i_49_n_2));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_52
       (.I0(phi_ln695_fu_176_reg[11]),
        .I1(p_reg_reg_i_45_0),
        .O(p_reg_reg_i_52_n_2));
  LUT6 #(
    .INIT(64'hF0AAF0AAF088F080)) 
    p_reg_reg_i_53
       (.I0(phi_ln695_fu_176_reg[8]),
        .I1(phi_ln695_fu_176_reg[6]),
        .I2(p_reg_reg_i_95_n_2),
        .I3(p_reg_reg_i_45_0),
        .I4(phi_ln695_fu_176_reg[5]),
        .I5(phi_ln695_fu_176_reg[7]),
        .O(p_reg_reg_i_53_n_2));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_54
       (.I0(phi_ln695_fu_176_reg[12]),
        .I1(p_reg_reg_i_45_0),
        .O(p_reg_reg_i_54_n_2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    p_reg_reg_i_55
       (.I0(O[4]),
        .I1(p_reg_reg_i_36_0[5]),
        .I2(p_reg_reg_i_8__1_0[0]),
        .I3(p_reg_reg_i_8__1[1]),
        .O(p_reg_reg_i_55_n_2));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    p_reg_reg_i_57
       (.I0(p_reg_reg_i_8__1[3]),
        .I1(p_reg_reg_i_8__1_0[2]),
        .I2(p_reg_reg_i_36_0[0]),
        .I3(p_reg_reg_i_35__0_0),
        .I4(p_reg_reg_i_104_n_2),
        .O(p_reg_reg_i_57_n_2));
  LUT4 #(
    .INIT(16'h6FF6)) 
    p_reg_reg_i_58
       (.I0(O[5]),
        .I1(p_reg_reg_i_36_0[6]),
        .I2(p_reg_reg_i_8__1_0[3]),
        .I3(p_reg_reg_i_8__1[4]),
        .O(p_reg_reg_i_58_n_2));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    p_reg_reg_i_60
       (.I0(p_reg_reg_i_8__1[6]),
        .I1(p_reg_reg_i_8__1_0[5]),
        .I2(p_reg_reg_i_36_0[7]),
        .I3(O[6]),
        .I4(p_reg_reg_i_112_n_2),
        .O(p_reg_reg_i_60_n_2));
  LUT6 #(
    .INIT(64'h0300575557555755)) 
    p_reg_reg_i_79
       (.I0(phi_ln695_fu_176_reg[3]),
        .I1(p_reg_reg_i_41__0_0),
        .I2(p_reg_reg_i_41__0_1),
        .I3(p_reg_reg_i_113_n_2),
        .I4(phi_ln695_fu_176_reg[1]),
        .I5(phi_ln695_fu_176_reg[2]),
        .O(p_reg_reg_i_79_n_2));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FF80)) 
    p_reg_reg_i_80
       (.I0(phi_ln695_fu_176_reg[4]),
        .I1(phi_ln695_fu_176_reg[0]),
        .I2(phi_ln695_fu_176_reg[2]),
        .I3(p_reg_reg_i_45_0),
        .I4(phi_ln695_fu_176_reg[3]),
        .I5(phi_ln695_fu_176_reg[1]),
        .O(p_reg_reg_i_80_n_2));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h32)) 
    p_reg_reg_i_81
       (.I0(phi_ln695_fu_176_reg[11]),
        .I1(p_reg_reg_i_45_0),
        .I2(phi_ln695_fu_176_reg[7]),
        .O(p_reg_reg_i_81_n_2));
  LUT5 #(
    .INIT(32'h00AA0080)) 
    p_reg_reg_i_82
       (.I0(phi_ln695_fu_176_reg[4]),
        .I1(phi_ln695_fu_176_reg[2]),
        .I2(phi_ln695_fu_176_reg[1]),
        .I3(p_reg_reg_i_45_0),
        .I4(phi_ln695_fu_176_reg[3]),
        .O(p_reg_reg_i_82_n_2));
  LUT4 #(
    .INIT(16'hFFEF)) 
    p_reg_reg_i_85
       (.I0(sel0[12]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[8]),
        .O(p_reg_reg_i_85_n_2));
  LUT6 #(
    .INIT(64'hFFAAFFAAFF88FF80)) 
    p_reg_reg_i_95
       (.I0(phi_ln695_fu_176_reg[4]),
        .I1(phi_ln695_fu_176_reg[2]),
        .I2(phi_ln695_fu_176_reg[0]),
        .I3(p_reg_reg_i_45_0),
        .I4(phi_ln695_fu_176_reg[1]),
        .I5(phi_ln695_fu_176_reg[3]),
        .O(p_reg_reg_i_95_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1
   (p__1,
    CEA2,
    ap_clk,
    img_dst1_4217_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst1_4217_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire ap_clk;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4217_dout;
  wire [39:0]p__1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_49 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4217_dout(img_dst1_4217_dout),
        .p__1(p__1));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_36
   (ap_clk_0,
    CEA2,
    ap_clk,
    img_dst2_4219_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst2_4219_dout;
  input [31:0]out;

  wire CEA2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire [7:0]img_dst2_4219_dout;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_48 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .img_dst2_4219_dout(img_dst2_4219_dout),
        .out(out));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_37
   (p__1,
    CEA2,
    ap_clk,
    img_dst1_4217_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst1_4217_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire ap_clk;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4217_dout;
  wire [39:0]p__1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_47 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4217_dout(img_dst1_4217_dout),
        .p__1(p__1));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_38
   (ap_clk_0,
    CEA2,
    ap_clk,
    img_dst2_4219_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst2_4219_dout;
  input [31:0]out;

  wire CEA2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire [7:0]img_dst2_4219_dout;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_46 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .img_dst2_4219_dout(img_dst2_4219_dout),
        .out(out));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_39
   (p__1,
    CEA2,
    ap_clk,
    img_dst1_4217_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst1_4217_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire ap_clk;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4217_dout;
  wire [39:0]p__1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_45 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.A(A),
        .CEA2(CEA2),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4217_dout(img_dst1_4217_dout),
        .p__1(p__1));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_40
   (ap_clk_0,
    CEA2,
    ap_clk,
    img_dst2_4219_dout,
    out,
    ap_enable_reg_pp0_iter2_reg,
    start_for_Loop_loop_height_proc2123_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    Q,
    overlay_alpha_c_empty_n);
  output [39:0]ap_clk_0;
  output CEA2;
  input ap_clk;
  input [7:0]img_dst2_4219_dout;
  input [31:0]out;
  input ap_enable_reg_pp0_iter2_reg;
  input start_for_Loop_loop_height_proc2123_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input [0:0]Q;
  input overlay_alpha_c_empty_n;

  wire CEA2;
  wire [0:0]Q;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire [7:0]img_dst2_4219_dout;
  wire [31:0]out;
  wire overlay_alpha_c_empty_n;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_Loop_loop_height_proc2123_U0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0 overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .img_dst2_4219_dout(img_dst2_4219_dout),
        .out(out),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc2123_U0_full_n(start_for_Loop_loop_height_proc2123_U0_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0
   (ap_clk_0,
    CEA2,
    ap_clk,
    img_dst2_4219_dout,
    out,
    ap_enable_reg_pp0_iter2_reg,
    start_for_Loop_loop_height_proc2123_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    Q,
    overlay_alpha_c_empty_n);
  output [39:0]ap_clk_0;
  output CEA2;
  input ap_clk;
  input [7:0]img_dst2_4219_dout;
  input [31:0]out;
  input ap_enable_reg_pp0_iter2_reg;
  input start_for_Loop_loop_height_proc2123_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input [0:0]Q;
  input overlay_alpha_c_empty_n;

  wire CEA2;
  wire [0:0]Q;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire [7:0]img_dst2_4219_dout;
  wire [31:0]out;
  wire overlay_alpha_c_empty_n;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p_n_10;
  wire p_n_108;
  wire p_n_109;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_8;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_9;
  wire p_n_90;
  wire start_for_Loop_loop_height_proc2123_U0_full_n;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4219_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hE0000000)) 
    p_i_1__1
       (.I0(ap_enable_reg_pp0_iter2_reg),
        .I1(start_for_Loop_loop_height_proc2123_U0_full_n),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(Q),
        .I4(overlay_alpha_c_empty_n),
        .O(CEA2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_45
   (p__1,
    CEA2,
    ap_clk,
    img_dst1_4217_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst1_4217_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire ap_clk;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4217_dout;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire [39:0]p__1;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4217_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4217_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_46
   (ap_clk_0,
    CEA2,
    ap_clk,
    img_dst2_4219_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst2_4219_dout;
  input [31:0]out;

  wire CEA2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire [7:0]img_dst2_4219_dout;
  wire [31:0]out;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p_n_10;
  wire p_n_108;
  wire p_n_109;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_8;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_9;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4219_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_47
   (p__1,
    CEA2,
    ap_clk,
    img_dst1_4217_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst1_4217_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire ap_clk;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4217_dout;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire [39:0]p__1;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4217_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4217_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_48
   (ap_clk_0,
    CEA2,
    ap_clk,
    img_dst2_4219_dout,
    out);
  output [39:0]ap_clk_0;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst2_4219_dout;
  input [31:0]out;

  wire CEA2;
  wire ap_clk;
  wire [39:0]ap_clk_0;
  wire [7:0]img_dst2_4219_dout;
  wire [31:0]out;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p_n_10;
  wire p_n_108;
  wire p_n_109;
  wire p_n_11;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_12;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_13;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_14;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_15;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_24;
  wire p_n_25;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_8;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_9;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst2_4219_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,ap_clk_0[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23,p_n_24,p_n_25}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,ap_clk_0[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_49
   (p__1,
    CEA2,
    ap_clk,
    img_dst1_4217_dout,
    i_op_assign_fu_166_p2,
    A);
  output [39:0]p__1;
  input CEA2;
  input ap_clk;
  input [7:0]img_dst1_4217_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;

  wire [6:0]A;
  wire CEA2;
  wire ap_clk;
  wire [24:0]i_op_assign_fu_166_p2;
  wire [7:0]img_dst1_4217_dout;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire [39:0]p__1;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_111;
  wire p_n_112;
  wire p_n_113;
  wire p_n_114;
  wire p_n_115;
  wire p_n_116;
  wire p_n_117;
  wire p_n_118;
  wire p_n_119;
  wire p_n_120;
  wire p_n_121;
  wire p_n_122;
  wire p_n_123;
  wire p_n_124;
  wire p_n_125;
  wire p_n_126;
  wire p_n_127;
  wire p_n_128;
  wire p_n_129;
  wire p_n_130;
  wire p_n_131;
  wire p_n_132;
  wire p_n_133;
  wire p_n_134;
  wire p_n_135;
  wire p_n_136;
  wire p_n_137;
  wire p_n_138;
  wire p_n_139;
  wire p_n_140;
  wire p_n_141;
  wire p_n_142;
  wire p_n_143;
  wire p_n_144;
  wire p_n_145;
  wire p_n_146;
  wire p_n_147;
  wire p_n_148;
  wire p_n_149;
  wire p_n_150;
  wire p_n_151;
  wire p_n_152;
  wire p_n_153;
  wire p_n_154;
  wire p_n_155;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__0_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[9:0],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4217_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p__1[16:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i_op_assign_fu_166_p2[24:10]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_dst1_4217_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__1[39:17]}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_n_108,p_n_109,p_n_110,p_n_111,p_n_112,p_n_113,p_n_114,p_n_115,p_n_116,p_n_117,p_n_118,p_n_119,p_n_120,p_n_121,p_n_122,p_n_123,p_n_124,p_n_125,p_n_126,p_n_127,p_n_128,p_n_129,p_n_130,p_n_131,p_n_132,p_n_133,p_n_134,p_n_135,p_n_136,p_n_137,p_n_138,p_n_139,p_n_140,p_n_141,p_n_142,p_n_143,p_n_144,p_n_145,p_n_146,p_n_147,p_n_148,p_n_149,p_n_150,p_n_151,p_n_152,p_n_153,p_n_154,p_n_155}),
        .PCOUT(NLW_p__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_fu_308_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[7] ,
    and_ln66_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_fu_308_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[7] ;
  input and_ln66_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_fu_308_p2;
  wire and_ln66_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire \q_tmp_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_44 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .add_ln1350_fu_308_p2(add_ln1350_fu_308_p2),
        .and_ln66_reg_466_pp0_iter1_reg(and_ln66_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136),
        .if_din(if_din),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_41
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_1_fu_340_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[15] ,
    and_ln66_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_1_fu_340_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[15] ;
  input and_ln66_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_1_fu_340_p2;
  wire and_ln66_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire \q_tmp_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_43 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .add_ln1350_1_fu_340_p2(add_ln1350_1_fu_340_p2),
        .and_ln66_reg_466_pp0_iter1_reg(and_ln66_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136),
        .if_din(if_din),
        .\q_tmp_reg[15] (\q_tmp_reg[15] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_42
   (CEB2,
    \ap_CS_fsm_reg[1] ,
    ap_block_pp0_stage0_subdone,
    if_din,
    ap_clk,
    add_ln1350_2_fu_372_p2,
    Q,
    DSP_A_B_DATA_INST,
    and_ln66_reg_466,
    img_out_data_full_n,
    \icmp_ln58_reg_452_reg[0] ,
    \q_tmp_reg[23] ,
    img_dst2_data_empty_n,
    img_dst1_data_empty_n,
    \icmp_ln58_reg_452[0]_i_3 ,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    and_ln66_reg_466_pp0_iter1_reg);
  output CEB2;
  output \ap_CS_fsm_reg[1] ;
  output ap_block_pp0_stage0_subdone;
  output [7:0]if_din;
  input ap_clk;
  input [40:0]add_ln1350_2_fu_372_p2;
  input [0:0]Q;
  input DSP_A_B_DATA_INST;
  input and_ln66_reg_466;
  input img_out_data_full_n;
  input \icmp_ln58_reg_452_reg[0] ;
  input \q_tmp_reg[23] ;
  input img_dst2_data_empty_n;
  input img_dst1_data_empty_n;
  input \icmp_ln58_reg_452[0]_i_3 ;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input and_ln66_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [0:0]Q;
  wire [40:0]add_ln1350_2_fu_372_p2;
  wire and_ln66_reg_466;
  wire and_ln66_reg_466_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire \icmp_ln58_reg_452[0]_i_3 ;
  wire \icmp_ln58_reg_452_reg[0] ;
  wire [7:0]if_din;
  wire img_dst1_data_empty_n;
  wire img_dst2_data_empty_n;
  wire img_out_data_full_n;
  wire \q_tmp_reg[23] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1 overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_U
       (.CEB2(CEB2),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .Q(Q),
        .add_ln1350_2_fu_372_p2(add_ln1350_2_fu_372_p2),
        .and_ln66_reg_466(and_ln66_reg_466),
        .and_ln66_reg_466_pp0_iter1_reg(and_ln66_reg_466_pp0_iter1_reg),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136),
        .\icmp_ln58_reg_452[0]_i_3_0 (\icmp_ln58_reg_452[0]_i_3 ),
        .\icmp_ln58_reg_452_reg[0] (\icmp_ln58_reg_452_reg[0] ),
        .if_din(if_din),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .\q_tmp_reg[23] (\q_tmp_reg[23] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1
   (CEB2,
    \ap_CS_fsm_reg[1] ,
    ap_block_pp0_stage0_subdone,
    if_din,
    ap_clk,
    add_ln1350_2_fu_372_p2,
    Q,
    DSP_A_B_DATA_INST,
    and_ln66_reg_466,
    img_out_data_full_n,
    \icmp_ln58_reg_452_reg[0] ,
    \q_tmp_reg[23] ,
    img_dst2_data_empty_n,
    img_dst1_data_empty_n,
    \icmp_ln58_reg_452[0]_i_3_0 ,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    and_ln66_reg_466_pp0_iter1_reg);
  output CEB2;
  output \ap_CS_fsm_reg[1] ;
  output ap_block_pp0_stage0_subdone;
  output [7:0]if_din;
  input ap_clk;
  input [40:0]add_ln1350_2_fu_372_p2;
  input [0:0]Q;
  input DSP_A_B_DATA_INST;
  input and_ln66_reg_466;
  input img_out_data_full_n;
  input \icmp_ln58_reg_452_reg[0] ;
  input \q_tmp_reg[23] ;
  input img_dst2_data_empty_n;
  input img_dst1_data_empty_n;
  input \icmp_ln58_reg_452[0]_i_3_0 ;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input and_ln66_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [0:0]Q;
  wire [40:0]add_ln1350_2_fu_372_p2;
  wire and_ln66_reg_466;
  wire and_ln66_reg_466_pp0_iter1_reg;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire \icmp_ln58_reg_452[0]_i_3_0 ;
  wire \icmp_ln58_reg_452[0]_i_5_n_2 ;
  wire \icmp_ln58_reg_452_reg[0] ;
  wire [7:0]if_din;
  wire img_dst1_data_empty_n;
  wire img_dst2_data_empty_n;
  wire img_out_data_full_n;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_110;
  wire p__0_n_111;
  wire p__0_n_112;
  wire p__0_n_113;
  wire p__0_n_114;
  wire p__0_n_115;
  wire p__0_n_116;
  wire p__0_n_117;
  wire p__0_n_118;
  wire p__0_n_119;
  wire p__0_n_120;
  wire p__0_n_121;
  wire p__0_n_122;
  wire p__0_n_123;
  wire p__0_n_124;
  wire p__0_n_125;
  wire p__0_n_126;
  wire p__0_n_127;
  wire p__0_n_128;
  wire p__0_n_129;
  wire p__0_n_130;
  wire p__0_n_131;
  wire p__0_n_132;
  wire p__0_n_133;
  wire p__0_n_134;
  wire p__0_n_135;
  wire p__0_n_136;
  wire p__0_n_137;
  wire p__0_n_138;
  wire p__0_n_139;
  wire p__0_n_140;
  wire p__0_n_141;
  wire p__0_n_142;
  wire p__0_n_143;
  wire p__0_n_144;
  wire p__0_n_145;
  wire p__0_n_146;
  wire p__0_n_147;
  wire p__0_n_148;
  wire p__0_n_149;
  wire p__0_n_150;
  wire p__0_n_151;
  wire p__0_n_152;
  wire p__0_n_153;
  wire p__0_n_154;
  wire p__0_n_155;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_carry__0_i_1__1_n_2;
  wire p__1_carry__0_i_2__1_n_2;
  wire p__1_carry__0_i_3__1_n_2;
  wire p__1_carry__0_i_4__1_n_2;
  wire p__1_carry__0_i_5__1_n_2;
  wire p__1_carry__0_i_6__1_n_2;
  wire p__1_carry__0_i_7__1_n_2;
  wire p__1_carry__0_i_8__1_n_2;
  wire p__1_carry__0_n_2;
  wire p__1_carry__0_n_3;
  wire p__1_carry__0_n_4;
  wire p__1_carry__0_n_5;
  wire p__1_carry__0_n_6;
  wire p__1_carry__0_n_7;
  wire p__1_carry__0_n_8;
  wire p__1_carry__0_n_9;
  wire p__1_carry__1_i_1__1_n_2;
  wire p__1_carry__1_i_2__1_n_2;
  wire p__1_carry__1_i_3__1_n_2;
  wire p__1_carry__1_i_4__1_n_2;
  wire p__1_carry__1_i_5__1_n_2;
  wire p__1_carry__1_i_6__1_n_2;
  wire p__1_carry__1_i_7__1_n_2;
  wire p__1_carry__1_i_8__1_n_2;
  wire p__1_carry__1_n_2;
  wire p__1_carry__1_n_3;
  wire p__1_carry__1_n_4;
  wire p__1_carry__1_n_5;
  wire p__1_carry__1_n_6;
  wire p__1_carry__1_n_7;
  wire p__1_carry__1_n_8;
  wire p__1_carry__1_n_9;
  wire p__1_carry__2_i_1__1_n_2;
  wire p__1_carry__2_i_2__1_n_2;
  wire p__1_carry__2_i_3__1_n_2;
  wire p__1_carry__2_i_4__1_n_2;
  wire p__1_carry__2_i_5__1_n_2;
  wire p__1_carry__2_i_6__1_n_2;
  wire p__1_carry__2_i_7__1_n_2;
  wire p__1_carry__2_i_8__1_n_2;
  wire p__1_carry__2_n_2;
  wire p__1_carry__2_n_3;
  wire p__1_carry__2_n_4;
  wire p__1_carry__2_n_5;
  wire p__1_carry__2_n_6;
  wire p__1_carry__2_n_7;
  wire p__1_carry__2_n_8;
  wire p__1_carry__2_n_9;
  wire p__1_carry__3_i_10__1_n_2;
  wire p__1_carry__3_i_11__1_n_2;
  wire p__1_carry__3_i_12__1_n_2;
  wire p__1_carry__3_i_1__1_n_2;
  wire p__1_carry__3_i_2__1_n_2;
  wire p__1_carry__3_i_3__1_n_2;
  wire p__1_carry__3_i_4__1_n_2;
  wire p__1_carry__3_i_5__1_n_2;
  wire p__1_carry__3_i_6__1_n_2;
  wire p__1_carry__3_i_7__1_n_2;
  wire p__1_carry__3_i_8__1_n_2;
  wire p__1_carry__3_i_9__1_n_2;
  wire p__1_carry__3_n_2;
  wire p__1_carry__3_n_3;
  wire p__1_carry__3_n_4;
  wire p__1_carry__3_n_5;
  wire p__1_carry__3_n_6;
  wire p__1_carry__3_n_7;
  wire p__1_carry__3_n_8;
  wire p__1_carry__3_n_9;
  wire p__1_carry__4_i_1__1_n_2;
  wire p__1_carry_i_1__1_n_2;
  wire p__1_carry_i_2__1_n_2;
  wire p__1_carry_i_3__1_n_2;
  wire p__1_carry_i_4__1_n_2;
  wire p__1_carry_i_5__1_n_2;
  wire p__1_carry_i_6__1_n_2;
  wire p__1_carry_i_7__1_n_2;
  wire p__1_carry_n_2;
  wire p__1_carry_n_3;
  wire p__1_carry_n_4;
  wire p__1_carry_n_5;
  wire p__1_carry_n_6;
  wire p__1_carry_n_7;
  wire p__1_carry_n_8;
  wire p__1_carry_n_9;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_60;
  wire p__1_n_61;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_110;
  wire p__2_n_111;
  wire p__2_n_112;
  wire p__2_n_113;
  wire p__2_n_114;
  wire p__2_n_115;
  wire p__2_n_116;
  wire p__2_n_117;
  wire p__2_n_118;
  wire p__2_n_119;
  wire p__2_n_120;
  wire p__2_n_121;
  wire p__2_n_122;
  wire p__2_n_123;
  wire p__2_n_124;
  wire p__2_n_125;
  wire p__2_n_126;
  wire p__2_n_127;
  wire p__2_n_128;
  wire p__2_n_129;
  wire p__2_n_130;
  wire p__2_n_131;
  wire p__2_n_132;
  wire p__2_n_133;
  wire p__2_n_134;
  wire p__2_n_135;
  wire p__2_n_136;
  wire p__2_n_137;
  wire p__2_n_138;
  wire p__2_n_139;
  wire p__2_n_140;
  wire p__2_n_141;
  wire p__2_n_142;
  wire p__2_n_143;
  wire p__2_n_144;
  wire p__2_n_145;
  wire p__2_n_146;
  wire p__2_n_147;
  wire p__2_n_148;
  wire p__2_n_149;
  wire p__2_n_150;
  wire p__2_n_151;
  wire p__2_n_152;
  wire p__2_n_153;
  wire p__2_n_154;
  wire p__2_n_155;
  wire p__2_n_60;
  wire p__2_n_61;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire p__3_n_100;
  wire p__3_n_101;
  wire p__3_n_102;
  wire p__3_n_103;
  wire p__3_n_104;
  wire p__3_n_105;
  wire p__3_n_106;
  wire p__3_n_107;
  wire p__3_n_60;
  wire p__3_n_61;
  wire p__3_n_62;
  wire p__3_n_63;
  wire p__3_n_64;
  wire p__3_n_65;
  wire p__3_n_66;
  wire p__3_n_67;
  wire p__3_n_68;
  wire p__3_n_69;
  wire p__3_n_70;
  wire p__3_n_71;
  wire p__3_n_72;
  wire p__3_n_73;
  wire p__3_n_74;
  wire p__3_n_75;
  wire p__3_n_76;
  wire p__3_n_77;
  wire p__3_n_78;
  wire p__3_n_79;
  wire p__3_n_80;
  wire p__3_n_81;
  wire p__3_n_82;
  wire p__3_n_83;
  wire p__3_n_84;
  wire p__3_n_85;
  wire p__3_n_86;
  wire p__3_n_87;
  wire p__3_n_88;
  wire p__3_n_89;
  wire p__3_n_90;
  wire p__3_n_91;
  wire p__3_n_92;
  wire p__3_n_93;
  wire p__3_n_94;
  wire p__3_n_95;
  wire p__3_n_96;
  wire p__3_n_97;
  wire p__3_n_98;
  wire p__3_n_99;
  wire [56:49]p__4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \q_tmp_reg[23] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_p__1_carry__3_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__4_CO_UNCONNECTED;
  wire [7:1]NLW_p__1_carry__4_O_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire NLW_p__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__3_OVERFLOW_UNCONNECTED;
  wire NLW_p__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__3_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__3_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln58_reg_452[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(Q),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'h5545)) 
    \icmp_ln58_reg_452[0]_i_3 
       (.I0(\icmp_ln58_reg_452[0]_i_5_n_2 ),
        .I1(img_out_data_full_n),
        .I2(\icmp_ln58_reg_452_reg[0] ),
        .I3(\q_tmp_reg[23] ),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h00002F00)) 
    \icmp_ln58_reg_452[0]_i_5 
       (.I0(and_ln66_reg_466),
        .I1(img_dst2_data_empty_n),
        .I2(img_dst1_data_empty_n),
        .I3(\icmp_ln58_reg_452[0]_i_3_0 ),
        .I4(DSP_A_B_DATA_INST),
        .O(\icmp_ln58_reg_452[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_28
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[50]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_29
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[49]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_1
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[56]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_2
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[55]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_3
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[54]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_4
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[53]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_5
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[52]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_1_i_6
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .I1(\q_tmp_reg[23] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[51]),
        .O(if_din[2]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_372_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_372_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_2_fu_372_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_60,p__1_n_61,p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .PCOUT(NLW_p__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__1_carry_n_2,p__1_carry_n_3,p__1_carry_n_4,p__1_carry_n_5,p__1_carry_n_6,p__1_carry_n_7,p__1_carry_n_8,p__1_carry_n_9}),
        .DI({p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107,1'b0}),
        .O(NLW_p__1_carry_O_UNCONNECTED[7:0]),
        .S({p__1_carry_i_1__1_n_2,p__1_carry_i_2__1_n_2,p__1_carry_i_3__1_n_2,p__1_carry_i_4__1_n_2,p__1_carry_i_5__1_n_2,p__1_carry_i_6__1_n_2,p__1_carry_i_7__1_n_2,p__2_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__0
       (.CI(p__1_carry_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__0_n_2,p__1_carry__0_n_3,p__1_carry__0_n_4,p__1_carry__0_n_5,p__1_carry__0_n_6,p__1_carry__0_n_7,p__1_carry__0_n_8,p__1_carry__0_n_9}),
        .DI({p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100}),
        .O(NLW_p__1_carry__0_O_UNCONNECTED[7:0]),
        .S({p__1_carry__0_i_1__1_n_2,p__1_carry__0_i_2__1_n_2,p__1_carry__0_i_3__1_n_2,p__1_carry__0_i_4__1_n_2,p__1_carry__0_i_5__1_n_2,p__1_carry__0_i_6__1_n_2,p__1_carry__0_i_7__1_n_2,p__1_carry__0_i_8__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_1__1
       (.I0(p__3_n_93),
        .I1(p__0_n_93),
        .O(p__1_carry__0_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_2__1
       (.I0(p__3_n_94),
        .I1(p__0_n_94),
        .O(p__1_carry__0_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_3__1
       (.I0(p__3_n_95),
        .I1(p__0_n_95),
        .O(p__1_carry__0_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_4__1
       (.I0(p__3_n_96),
        .I1(p__0_n_96),
        .O(p__1_carry__0_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_5__1
       (.I0(p__3_n_97),
        .I1(p__0_n_97),
        .O(p__1_carry__0_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_6__1
       (.I0(p__3_n_98),
        .I1(p__0_n_98),
        .O(p__1_carry__0_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_7__1
       (.I0(p__3_n_99),
        .I1(p__0_n_99),
        .O(p__1_carry__0_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_8__1
       (.I0(p__3_n_100),
        .I1(p__0_n_100),
        .O(p__1_carry__0_i_8__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__1
       (.CI(p__1_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__1_n_2,p__1_carry__1_n_3,p__1_carry__1_n_4,p__1_carry__1_n_5,p__1_carry__1_n_6,p__1_carry__1_n_7,p__1_carry__1_n_8,p__1_carry__1_n_9}),
        .DI({p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92}),
        .O(NLW_p__1_carry__1_O_UNCONNECTED[7:0]),
        .S({p__1_carry__1_i_1__1_n_2,p__1_carry__1_i_2__1_n_2,p__1_carry__1_i_3__1_n_2,p__1_carry__1_i_4__1_n_2,p__1_carry__1_i_5__1_n_2,p__1_carry__1_i_6__1_n_2,p__1_carry__1_i_7__1_n_2,p__1_carry__1_i_8__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_1__1
       (.I0(p__3_n_85),
        .I1(p__1_n_102),
        .O(p__1_carry__1_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_2__1
       (.I0(p__3_n_86),
        .I1(p__1_n_103),
        .O(p__1_carry__1_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_3__1
       (.I0(p__3_n_87),
        .I1(p__1_n_104),
        .O(p__1_carry__1_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_4__1
       (.I0(p__3_n_88),
        .I1(p__1_n_105),
        .O(p__1_carry__1_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_5__1
       (.I0(p__3_n_89),
        .I1(p__1_n_106),
        .O(p__1_carry__1_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_6__1
       (.I0(p__3_n_90),
        .I1(p__1_n_107),
        .O(p__1_carry__1_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_7__1
       (.I0(p__3_n_91),
        .I1(p__0_n_91),
        .O(p__1_carry__1_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_8__1
       (.I0(p__3_n_92),
        .I1(p__0_n_92),
        .O(p__1_carry__1_i_8__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__2
       (.CI(p__1_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__2_n_2,p__1_carry__2_n_3,p__1_carry__2_n_4,p__1_carry__2_n_5,p__1_carry__2_n_6,p__1_carry__2_n_7,p__1_carry__2_n_8,p__1_carry__2_n_9}),
        .DI({p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84}),
        .O(NLW_p__1_carry__2_O_UNCONNECTED[7:0]),
        .S({p__1_carry__2_i_1__1_n_2,p__1_carry__2_i_2__1_n_2,p__1_carry__2_i_3__1_n_2,p__1_carry__2_i_4__1_n_2,p__1_carry__2_i_5__1_n_2,p__1_carry__2_i_6__1_n_2,p__1_carry__2_i_7__1_n_2,p__1_carry__2_i_8__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_1__1
       (.I0(p__3_n_77),
        .I1(p__1_n_94),
        .O(p__1_carry__2_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_2__1
       (.I0(p__3_n_78),
        .I1(p__1_n_95),
        .O(p__1_carry__2_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_3__1
       (.I0(p__3_n_79),
        .I1(p__1_n_96),
        .O(p__1_carry__2_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_4__1
       (.I0(p__3_n_80),
        .I1(p__1_n_97),
        .O(p__1_carry__2_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_5__1
       (.I0(p__3_n_81),
        .I1(p__1_n_98),
        .O(p__1_carry__2_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_6__1
       (.I0(p__3_n_82),
        .I1(p__1_n_99),
        .O(p__1_carry__2_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_7__1
       (.I0(p__3_n_83),
        .I1(p__1_n_100),
        .O(p__1_carry__2_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_8__1
       (.I0(p__3_n_84),
        .I1(p__1_n_101),
        .O(p__1_carry__2_i_8__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__3
       (.CI(p__1_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__3_n_2,p__1_carry__3_n_3,p__1_carry__3_n_4,p__1_carry__3_n_5,p__1_carry__3_n_6,p__1_carry__3_n_7,p__1_carry__3_n_8,p__1_carry__3_n_9}),
        .DI({p__1_carry__3_i_1__1_n_2,p__1_carry__3_i_2__1_n_2,p__1_carry__3_i_3__1_n_2,p__1_carry__3_i_4__1_n_2,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76}),
        .O({p__4[55:49],NLW_p__1_carry__3_O_UNCONNECTED[0]}),
        .S({p__1_carry__3_i_5__1_n_2,p__1_carry__3_i_6__1_n_2,p__1_carry__3_i_7__1_n_2,p__1_carry__3_i_8__1_n_2,p__1_carry__3_i_9__1_n_2,p__1_carry__3_i_10__1_n_2,p__1_carry__3_i_11__1_n_2,p__1_carry__3_i_12__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_10__1
       (.I0(p__3_n_74),
        .I1(p__1_n_91),
        .O(p__1_carry__3_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_11__1
       (.I0(p__3_n_75),
        .I1(p__1_n_92),
        .O(p__1_carry__3_i_11__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_12__1
       (.I0(p__3_n_76),
        .I1(p__1_n_93),
        .O(p__1_carry__3_i_12__1_n_2));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_1__1
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .O(p__1_carry__3_i_1__1_n_2));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_2__1
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .O(p__1_carry__3_i_2__1_n_2));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_3__1
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .O(p__1_carry__3_i_3__1_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_4__1
       (.I0(p__3_n_72),
        .I1(p__1_n_89),
        .I2(p_n_106),
        .O(p__1_carry__3_i_4__1_n_2));
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_5__1
       (.I0(p__1_carry__3_i_1__1_n_2),
        .I1(p_n_103),
        .I2(p__3_n_69),
        .I3(p__1_n_86),
        .O(p__1_carry__3_i_5__1_n_2));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_6__1
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .I3(p__1_carry__3_i_2__1_n_2),
        .O(p__1_carry__3_i_6__1_n_2));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_7__1
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .I3(p__1_carry__3_i_3__1_n_2),
        .O(p__1_carry__3_i_7__1_n_2));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    p__1_carry__3_i_8__1
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .I3(p_n_107),
        .I4(p__1_n_90),
        .O(p__1_carry__3_i_8__1_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_9__1
       (.I0(p_n_107),
        .I1(p__1_n_90),
        .I2(p__3_n_73),
        .O(p__1_carry__3_i_9__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__4
       (.CI(p__1_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__1_carry__4_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__1_carry__4_O_UNCONNECTED[7:1],p__4[56]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__1_carry__4_i_1__1_n_2}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p__1_carry__4_i_1__1
       (.I0(p__1_n_86),
        .I1(p__3_n_69),
        .I2(p_n_103),
        .I3(p__1_n_85),
        .I4(p__3_n_68),
        .I5(p_n_102),
        .O(p__1_carry__4_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_1__1
       (.I0(p__3_n_101),
        .I1(p__0_n_101),
        .O(p__1_carry_i_1__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_2__1
       (.I0(p__3_n_102),
        .I1(p__0_n_102),
        .O(p__1_carry_i_2__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_3__1
       (.I0(p__3_n_103),
        .I1(p__0_n_103),
        .O(p__1_carry_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_4__1
       (.I0(p__3_n_104),
        .I1(p__0_n_104),
        .O(p__1_carry_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_5__1
       (.I0(p__3_n_105),
        .I1(p__0_n_105),
        .O(p__1_carry_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_6__1
       (.I0(p__3_n_106),
        .I1(p__0_n_106),
        .O(p__1_carry_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_7__1
       (.I0(p__3_n_107),
        .I1(p__0_n_107),
        .O(p__1_carry_i_7__1_n_2));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_2_fu_372_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_60,p__2_n_61,p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_2_fu_372_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__3_OVERFLOW_UNCONNECTED),
        .P({p__3_n_60,p__3_n_61,p__3_n_62,p__3_n_63,p__3_n_64,p__3_n_65,p__3_n_66,p__3_n_67,p__3_n_68,p__3_n_69,p__3_n_70,p__3_n_71,p__3_n_72,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76,p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84,p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92,p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100,p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107}),
        .PATTERNBDETECT(NLW_p__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .PCOUT(NLW_p__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__3_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_1__0__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(and_ln66_reg_466),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(CEB2));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_43
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_1_fu_340_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[15] ,
    and_ln66_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_1_fu_340_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[15] ;
  input and_ln66_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_1_fu_340_p2;
  wire and_ln66_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_110;
  wire p__0_n_111;
  wire p__0_n_112;
  wire p__0_n_113;
  wire p__0_n_114;
  wire p__0_n_115;
  wire p__0_n_116;
  wire p__0_n_117;
  wire p__0_n_118;
  wire p__0_n_119;
  wire p__0_n_120;
  wire p__0_n_121;
  wire p__0_n_122;
  wire p__0_n_123;
  wire p__0_n_124;
  wire p__0_n_125;
  wire p__0_n_126;
  wire p__0_n_127;
  wire p__0_n_128;
  wire p__0_n_129;
  wire p__0_n_130;
  wire p__0_n_131;
  wire p__0_n_132;
  wire p__0_n_133;
  wire p__0_n_134;
  wire p__0_n_135;
  wire p__0_n_136;
  wire p__0_n_137;
  wire p__0_n_138;
  wire p__0_n_139;
  wire p__0_n_140;
  wire p__0_n_141;
  wire p__0_n_142;
  wire p__0_n_143;
  wire p__0_n_144;
  wire p__0_n_145;
  wire p__0_n_146;
  wire p__0_n_147;
  wire p__0_n_148;
  wire p__0_n_149;
  wire p__0_n_150;
  wire p__0_n_151;
  wire p__0_n_152;
  wire p__0_n_153;
  wire p__0_n_154;
  wire p__0_n_155;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_carry__0_i_1__0_n_2;
  wire p__1_carry__0_i_2__0_n_2;
  wire p__1_carry__0_i_3__0_n_2;
  wire p__1_carry__0_i_4__0_n_2;
  wire p__1_carry__0_i_5__0_n_2;
  wire p__1_carry__0_i_6__0_n_2;
  wire p__1_carry__0_i_7__0_n_2;
  wire p__1_carry__0_i_8__0_n_2;
  wire p__1_carry__0_n_2;
  wire p__1_carry__0_n_3;
  wire p__1_carry__0_n_4;
  wire p__1_carry__0_n_5;
  wire p__1_carry__0_n_6;
  wire p__1_carry__0_n_7;
  wire p__1_carry__0_n_8;
  wire p__1_carry__0_n_9;
  wire p__1_carry__1_i_1__0_n_2;
  wire p__1_carry__1_i_2__0_n_2;
  wire p__1_carry__1_i_3__0_n_2;
  wire p__1_carry__1_i_4__0_n_2;
  wire p__1_carry__1_i_5__0_n_2;
  wire p__1_carry__1_i_6__0_n_2;
  wire p__1_carry__1_i_7__0_n_2;
  wire p__1_carry__1_i_8__0_n_2;
  wire p__1_carry__1_n_2;
  wire p__1_carry__1_n_3;
  wire p__1_carry__1_n_4;
  wire p__1_carry__1_n_5;
  wire p__1_carry__1_n_6;
  wire p__1_carry__1_n_7;
  wire p__1_carry__1_n_8;
  wire p__1_carry__1_n_9;
  wire p__1_carry__2_i_1__0_n_2;
  wire p__1_carry__2_i_2__0_n_2;
  wire p__1_carry__2_i_3__0_n_2;
  wire p__1_carry__2_i_4__0_n_2;
  wire p__1_carry__2_i_5__0_n_2;
  wire p__1_carry__2_i_6__0_n_2;
  wire p__1_carry__2_i_7__0_n_2;
  wire p__1_carry__2_i_8__0_n_2;
  wire p__1_carry__2_n_2;
  wire p__1_carry__2_n_3;
  wire p__1_carry__2_n_4;
  wire p__1_carry__2_n_5;
  wire p__1_carry__2_n_6;
  wire p__1_carry__2_n_7;
  wire p__1_carry__2_n_8;
  wire p__1_carry__2_n_9;
  wire p__1_carry__3_i_10__0_n_2;
  wire p__1_carry__3_i_11__0_n_2;
  wire p__1_carry__3_i_12__0_n_2;
  wire p__1_carry__3_i_1__0_n_2;
  wire p__1_carry__3_i_2__0_n_2;
  wire p__1_carry__3_i_3__0_n_2;
  wire p__1_carry__3_i_4__0_n_2;
  wire p__1_carry__3_i_5__0_n_2;
  wire p__1_carry__3_i_6__0_n_2;
  wire p__1_carry__3_i_7__0_n_2;
  wire p__1_carry__3_i_8__0_n_2;
  wire p__1_carry__3_i_9__0_n_2;
  wire p__1_carry__3_n_2;
  wire p__1_carry__3_n_3;
  wire p__1_carry__3_n_4;
  wire p__1_carry__3_n_5;
  wire p__1_carry__3_n_6;
  wire p__1_carry__3_n_7;
  wire p__1_carry__3_n_8;
  wire p__1_carry__3_n_9;
  wire p__1_carry__4_i_1__0_n_2;
  wire p__1_carry_i_1__0_n_2;
  wire p__1_carry_i_2__0_n_2;
  wire p__1_carry_i_3__0_n_2;
  wire p__1_carry_i_4__0_n_2;
  wire p__1_carry_i_5__0_n_2;
  wire p__1_carry_i_6__0_n_2;
  wire p__1_carry_i_7__0_n_2;
  wire p__1_carry_n_2;
  wire p__1_carry_n_3;
  wire p__1_carry_n_4;
  wire p__1_carry_n_5;
  wire p__1_carry_n_6;
  wire p__1_carry_n_7;
  wire p__1_carry_n_8;
  wire p__1_carry_n_9;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_60;
  wire p__1_n_61;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_110;
  wire p__2_n_111;
  wire p__2_n_112;
  wire p__2_n_113;
  wire p__2_n_114;
  wire p__2_n_115;
  wire p__2_n_116;
  wire p__2_n_117;
  wire p__2_n_118;
  wire p__2_n_119;
  wire p__2_n_120;
  wire p__2_n_121;
  wire p__2_n_122;
  wire p__2_n_123;
  wire p__2_n_124;
  wire p__2_n_125;
  wire p__2_n_126;
  wire p__2_n_127;
  wire p__2_n_128;
  wire p__2_n_129;
  wire p__2_n_130;
  wire p__2_n_131;
  wire p__2_n_132;
  wire p__2_n_133;
  wire p__2_n_134;
  wire p__2_n_135;
  wire p__2_n_136;
  wire p__2_n_137;
  wire p__2_n_138;
  wire p__2_n_139;
  wire p__2_n_140;
  wire p__2_n_141;
  wire p__2_n_142;
  wire p__2_n_143;
  wire p__2_n_144;
  wire p__2_n_145;
  wire p__2_n_146;
  wire p__2_n_147;
  wire p__2_n_148;
  wire p__2_n_149;
  wire p__2_n_150;
  wire p__2_n_151;
  wire p__2_n_152;
  wire p__2_n_153;
  wire p__2_n_154;
  wire p__2_n_155;
  wire p__2_n_60;
  wire p__2_n_61;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire p__3_n_100;
  wire p__3_n_101;
  wire p__3_n_102;
  wire p__3_n_103;
  wire p__3_n_104;
  wire p__3_n_105;
  wire p__3_n_106;
  wire p__3_n_107;
  wire p__3_n_60;
  wire p__3_n_61;
  wire p__3_n_62;
  wire p__3_n_63;
  wire p__3_n_64;
  wire p__3_n_65;
  wire p__3_n_66;
  wire p__3_n_67;
  wire p__3_n_68;
  wire p__3_n_69;
  wire p__3_n_70;
  wire p__3_n_71;
  wire p__3_n_72;
  wire p__3_n_73;
  wire p__3_n_74;
  wire p__3_n_75;
  wire p__3_n_76;
  wire p__3_n_77;
  wire p__3_n_78;
  wire p__3_n_79;
  wire p__3_n_80;
  wire p__3_n_81;
  wire p__3_n_82;
  wire p__3_n_83;
  wire p__3_n_84;
  wire p__3_n_85;
  wire p__3_n_86;
  wire p__3_n_87;
  wire p__3_n_88;
  wire p__3_n_89;
  wire p__3_n_90;
  wire p__3_n_91;
  wire p__3_n_92;
  wire p__3_n_93;
  wire p__3_n_94;
  wire p__3_n_95;
  wire p__3_n_96;
  wire p__3_n_97;
  wire p__3_n_98;
  wire p__3_n_99;
  wire [56:49]p__4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \q_tmp_reg[15] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_p__1_carry__3_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__4_CO_UNCONNECTED;
  wire [7:1]NLW_p__1_carry__4_O_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire NLW_p__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__3_OVERFLOW_UNCONNECTED;
  wire NLW_p__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__3_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__3_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_12__1
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[56]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_13
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[55]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_14
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[54]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_15
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[53]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_16
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[52]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_17
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[51]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_18
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[50]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_19
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .I1(\q_tmp_reg[15] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[49]),
        .O(if_din[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_340_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_340_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_1_fu_340_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_60,p__1_n_61,p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .PCOUT(NLW_p__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__1_carry_n_2,p__1_carry_n_3,p__1_carry_n_4,p__1_carry_n_5,p__1_carry_n_6,p__1_carry_n_7,p__1_carry_n_8,p__1_carry_n_9}),
        .DI({p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107,1'b0}),
        .O(NLW_p__1_carry_O_UNCONNECTED[7:0]),
        .S({p__1_carry_i_1__0_n_2,p__1_carry_i_2__0_n_2,p__1_carry_i_3__0_n_2,p__1_carry_i_4__0_n_2,p__1_carry_i_5__0_n_2,p__1_carry_i_6__0_n_2,p__1_carry_i_7__0_n_2,p__2_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__0
       (.CI(p__1_carry_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__0_n_2,p__1_carry__0_n_3,p__1_carry__0_n_4,p__1_carry__0_n_5,p__1_carry__0_n_6,p__1_carry__0_n_7,p__1_carry__0_n_8,p__1_carry__0_n_9}),
        .DI({p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100}),
        .O(NLW_p__1_carry__0_O_UNCONNECTED[7:0]),
        .S({p__1_carry__0_i_1__0_n_2,p__1_carry__0_i_2__0_n_2,p__1_carry__0_i_3__0_n_2,p__1_carry__0_i_4__0_n_2,p__1_carry__0_i_5__0_n_2,p__1_carry__0_i_6__0_n_2,p__1_carry__0_i_7__0_n_2,p__1_carry__0_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_1__0
       (.I0(p__3_n_93),
        .I1(p__0_n_93),
        .O(p__1_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_2__0
       (.I0(p__3_n_94),
        .I1(p__0_n_94),
        .O(p__1_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_3__0
       (.I0(p__3_n_95),
        .I1(p__0_n_95),
        .O(p__1_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_4__0
       (.I0(p__3_n_96),
        .I1(p__0_n_96),
        .O(p__1_carry__0_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_5__0
       (.I0(p__3_n_97),
        .I1(p__0_n_97),
        .O(p__1_carry__0_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_6__0
       (.I0(p__3_n_98),
        .I1(p__0_n_98),
        .O(p__1_carry__0_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_7__0
       (.I0(p__3_n_99),
        .I1(p__0_n_99),
        .O(p__1_carry__0_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_8__0
       (.I0(p__3_n_100),
        .I1(p__0_n_100),
        .O(p__1_carry__0_i_8__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__1
       (.CI(p__1_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__1_n_2,p__1_carry__1_n_3,p__1_carry__1_n_4,p__1_carry__1_n_5,p__1_carry__1_n_6,p__1_carry__1_n_7,p__1_carry__1_n_8,p__1_carry__1_n_9}),
        .DI({p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92}),
        .O(NLW_p__1_carry__1_O_UNCONNECTED[7:0]),
        .S({p__1_carry__1_i_1__0_n_2,p__1_carry__1_i_2__0_n_2,p__1_carry__1_i_3__0_n_2,p__1_carry__1_i_4__0_n_2,p__1_carry__1_i_5__0_n_2,p__1_carry__1_i_6__0_n_2,p__1_carry__1_i_7__0_n_2,p__1_carry__1_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_1__0
       (.I0(p__3_n_85),
        .I1(p__1_n_102),
        .O(p__1_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_2__0
       (.I0(p__3_n_86),
        .I1(p__1_n_103),
        .O(p__1_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_3__0
       (.I0(p__3_n_87),
        .I1(p__1_n_104),
        .O(p__1_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_4__0
       (.I0(p__3_n_88),
        .I1(p__1_n_105),
        .O(p__1_carry__1_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_5__0
       (.I0(p__3_n_89),
        .I1(p__1_n_106),
        .O(p__1_carry__1_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_6__0
       (.I0(p__3_n_90),
        .I1(p__1_n_107),
        .O(p__1_carry__1_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_7__0
       (.I0(p__3_n_91),
        .I1(p__0_n_91),
        .O(p__1_carry__1_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_8__0
       (.I0(p__3_n_92),
        .I1(p__0_n_92),
        .O(p__1_carry__1_i_8__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__2
       (.CI(p__1_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__2_n_2,p__1_carry__2_n_3,p__1_carry__2_n_4,p__1_carry__2_n_5,p__1_carry__2_n_6,p__1_carry__2_n_7,p__1_carry__2_n_8,p__1_carry__2_n_9}),
        .DI({p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84}),
        .O(NLW_p__1_carry__2_O_UNCONNECTED[7:0]),
        .S({p__1_carry__2_i_1__0_n_2,p__1_carry__2_i_2__0_n_2,p__1_carry__2_i_3__0_n_2,p__1_carry__2_i_4__0_n_2,p__1_carry__2_i_5__0_n_2,p__1_carry__2_i_6__0_n_2,p__1_carry__2_i_7__0_n_2,p__1_carry__2_i_8__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_1__0
       (.I0(p__3_n_77),
        .I1(p__1_n_94),
        .O(p__1_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_2__0
       (.I0(p__3_n_78),
        .I1(p__1_n_95),
        .O(p__1_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_3__0
       (.I0(p__3_n_79),
        .I1(p__1_n_96),
        .O(p__1_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_4__0
       (.I0(p__3_n_80),
        .I1(p__1_n_97),
        .O(p__1_carry__2_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_5__0
       (.I0(p__3_n_81),
        .I1(p__1_n_98),
        .O(p__1_carry__2_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_6__0
       (.I0(p__3_n_82),
        .I1(p__1_n_99),
        .O(p__1_carry__2_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_7__0
       (.I0(p__3_n_83),
        .I1(p__1_n_100),
        .O(p__1_carry__2_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_8__0
       (.I0(p__3_n_84),
        .I1(p__1_n_101),
        .O(p__1_carry__2_i_8__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__3
       (.CI(p__1_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__3_n_2,p__1_carry__3_n_3,p__1_carry__3_n_4,p__1_carry__3_n_5,p__1_carry__3_n_6,p__1_carry__3_n_7,p__1_carry__3_n_8,p__1_carry__3_n_9}),
        .DI({p__1_carry__3_i_1__0_n_2,p__1_carry__3_i_2__0_n_2,p__1_carry__3_i_3__0_n_2,p__1_carry__3_i_4__0_n_2,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76}),
        .O({p__4[55:49],NLW_p__1_carry__3_O_UNCONNECTED[0]}),
        .S({p__1_carry__3_i_5__0_n_2,p__1_carry__3_i_6__0_n_2,p__1_carry__3_i_7__0_n_2,p__1_carry__3_i_8__0_n_2,p__1_carry__3_i_9__0_n_2,p__1_carry__3_i_10__0_n_2,p__1_carry__3_i_11__0_n_2,p__1_carry__3_i_12__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_10__0
       (.I0(p__3_n_74),
        .I1(p__1_n_91),
        .O(p__1_carry__3_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_11__0
       (.I0(p__3_n_75),
        .I1(p__1_n_92),
        .O(p__1_carry__3_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_12__0
       (.I0(p__3_n_76),
        .I1(p__1_n_93),
        .O(p__1_carry__3_i_12__0_n_2));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_1__0
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .O(p__1_carry__3_i_1__0_n_2));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_2__0
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .O(p__1_carry__3_i_2__0_n_2));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_3__0
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .O(p__1_carry__3_i_3__0_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_4__0
       (.I0(p__3_n_72),
        .I1(p__1_n_89),
        .I2(p_n_106),
        .O(p__1_carry__3_i_4__0_n_2));
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_5__0
       (.I0(p__1_carry__3_i_1__0_n_2),
        .I1(p_n_103),
        .I2(p__3_n_69),
        .I3(p__1_n_86),
        .O(p__1_carry__3_i_5__0_n_2));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_6__0
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .I3(p__1_carry__3_i_2__0_n_2),
        .O(p__1_carry__3_i_6__0_n_2));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_7__0
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .I3(p__1_carry__3_i_3__0_n_2),
        .O(p__1_carry__3_i_7__0_n_2));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    p__1_carry__3_i_8__0
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .I3(p_n_107),
        .I4(p__1_n_90),
        .O(p__1_carry__3_i_8__0_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_9__0
       (.I0(p_n_107),
        .I1(p__1_n_90),
        .I2(p__3_n_73),
        .O(p__1_carry__3_i_9__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__4
       (.CI(p__1_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__1_carry__4_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__1_carry__4_O_UNCONNECTED[7:1],p__4[56]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__1_carry__4_i_1__0_n_2}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p__1_carry__4_i_1__0
       (.I0(p__1_n_86),
        .I1(p__3_n_69),
        .I2(p_n_103),
        .I3(p__1_n_85),
        .I4(p__3_n_68),
        .I5(p_n_102),
        .O(p__1_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_1__0
       (.I0(p__3_n_101),
        .I1(p__0_n_101),
        .O(p__1_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_2__0
       (.I0(p__3_n_102),
        .I1(p__0_n_102),
        .O(p__1_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_3__0
       (.I0(p__3_n_103),
        .I1(p__0_n_103),
        .O(p__1_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_4__0
       (.I0(p__3_n_104),
        .I1(p__0_n_104),
        .O(p__1_carry_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_5__0
       (.I0(p__3_n_105),
        .I1(p__0_n_105),
        .O(p__1_carry_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_6__0
       (.I0(p__3_n_106),
        .I1(p__0_n_106),
        .O(p__1_carry_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_7__0
       (.I0(p__3_n_107),
        .I1(p__0_n_107),
        .O(p__1_carry_i_7__0_n_2));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_1_fu_340_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_60,p__2_n_61,p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_1_fu_340_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__3_OVERFLOW_UNCONNECTED),
        .P({p__3_n_60,p__3_n_61,p__3_n_62,p__3_n_63,p__3_n_64,p__3_n_65,p__3_n_66,p__3_n_67,p__3_n_68,p__3_n_69,p__3_n_70,p__3_n_71,p__3_n_72,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76,p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84,p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92,p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100,p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107}),
        .PATTERNBDETECT(NLW_p__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .PCOUT(NLW_p__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__3_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_Multiplier_1_44
   (if_din,
    CEB2,
    ap_clk,
    add_ln1350_fu_308_p2,
    ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136,
    \q_tmp_reg[7] ,
    and_ln66_reg_466_pp0_iter1_reg);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [40:0]add_ln1350_fu_308_p2;
  input [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  input \q_tmp_reg[7] ;
  input and_ln66_reg_466_pp0_iter1_reg;

  wire CEB2;
  wire [40:0]add_ln1350_fu_308_p2;
  wire and_ln66_reg_466_pp0_iter1_reg;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire [7:0]if_din;
  wire p__0_n_100;
  wire p__0_n_101;
  wire p__0_n_102;
  wire p__0_n_103;
  wire p__0_n_104;
  wire p__0_n_105;
  wire p__0_n_106;
  wire p__0_n_107;
  wire p__0_n_108;
  wire p__0_n_109;
  wire p__0_n_110;
  wire p__0_n_111;
  wire p__0_n_112;
  wire p__0_n_113;
  wire p__0_n_114;
  wire p__0_n_115;
  wire p__0_n_116;
  wire p__0_n_117;
  wire p__0_n_118;
  wire p__0_n_119;
  wire p__0_n_120;
  wire p__0_n_121;
  wire p__0_n_122;
  wire p__0_n_123;
  wire p__0_n_124;
  wire p__0_n_125;
  wire p__0_n_126;
  wire p__0_n_127;
  wire p__0_n_128;
  wire p__0_n_129;
  wire p__0_n_130;
  wire p__0_n_131;
  wire p__0_n_132;
  wire p__0_n_133;
  wire p__0_n_134;
  wire p__0_n_135;
  wire p__0_n_136;
  wire p__0_n_137;
  wire p__0_n_138;
  wire p__0_n_139;
  wire p__0_n_140;
  wire p__0_n_141;
  wire p__0_n_142;
  wire p__0_n_143;
  wire p__0_n_144;
  wire p__0_n_145;
  wire p__0_n_146;
  wire p__0_n_147;
  wire p__0_n_148;
  wire p__0_n_149;
  wire p__0_n_150;
  wire p__0_n_151;
  wire p__0_n_152;
  wire p__0_n_153;
  wire p__0_n_154;
  wire p__0_n_155;
  wire p__0_n_60;
  wire p__0_n_61;
  wire p__0_n_62;
  wire p__0_n_63;
  wire p__0_n_64;
  wire p__0_n_65;
  wire p__0_n_66;
  wire p__0_n_67;
  wire p__0_n_68;
  wire p__0_n_69;
  wire p__0_n_70;
  wire p__0_n_71;
  wire p__0_n_72;
  wire p__0_n_73;
  wire p__0_n_74;
  wire p__0_n_75;
  wire p__0_n_76;
  wire p__0_n_77;
  wire p__0_n_78;
  wire p__0_n_79;
  wire p__0_n_80;
  wire p__0_n_81;
  wire p__0_n_82;
  wire p__0_n_83;
  wire p__0_n_84;
  wire p__0_n_85;
  wire p__0_n_86;
  wire p__0_n_87;
  wire p__0_n_88;
  wire p__0_n_89;
  wire p__0_n_90;
  wire p__0_n_91;
  wire p__0_n_92;
  wire p__0_n_93;
  wire p__0_n_94;
  wire p__0_n_95;
  wire p__0_n_96;
  wire p__0_n_97;
  wire p__0_n_98;
  wire p__0_n_99;
  wire p__1_carry__0_i_1_n_2;
  wire p__1_carry__0_i_2_n_2;
  wire p__1_carry__0_i_3_n_2;
  wire p__1_carry__0_i_4_n_2;
  wire p__1_carry__0_i_5_n_2;
  wire p__1_carry__0_i_6_n_2;
  wire p__1_carry__0_i_7_n_2;
  wire p__1_carry__0_i_8_n_2;
  wire p__1_carry__0_n_2;
  wire p__1_carry__0_n_3;
  wire p__1_carry__0_n_4;
  wire p__1_carry__0_n_5;
  wire p__1_carry__0_n_6;
  wire p__1_carry__0_n_7;
  wire p__1_carry__0_n_8;
  wire p__1_carry__0_n_9;
  wire p__1_carry__1_i_1_n_2;
  wire p__1_carry__1_i_2_n_2;
  wire p__1_carry__1_i_3_n_2;
  wire p__1_carry__1_i_4_n_2;
  wire p__1_carry__1_i_5_n_2;
  wire p__1_carry__1_i_6_n_2;
  wire p__1_carry__1_i_7_n_2;
  wire p__1_carry__1_i_8_n_2;
  wire p__1_carry__1_n_2;
  wire p__1_carry__1_n_3;
  wire p__1_carry__1_n_4;
  wire p__1_carry__1_n_5;
  wire p__1_carry__1_n_6;
  wire p__1_carry__1_n_7;
  wire p__1_carry__1_n_8;
  wire p__1_carry__1_n_9;
  wire p__1_carry__2_i_1_n_2;
  wire p__1_carry__2_i_2_n_2;
  wire p__1_carry__2_i_3_n_2;
  wire p__1_carry__2_i_4_n_2;
  wire p__1_carry__2_i_5_n_2;
  wire p__1_carry__2_i_6_n_2;
  wire p__1_carry__2_i_7_n_2;
  wire p__1_carry__2_i_8_n_2;
  wire p__1_carry__2_n_2;
  wire p__1_carry__2_n_3;
  wire p__1_carry__2_n_4;
  wire p__1_carry__2_n_5;
  wire p__1_carry__2_n_6;
  wire p__1_carry__2_n_7;
  wire p__1_carry__2_n_8;
  wire p__1_carry__2_n_9;
  wire p__1_carry__3_i_10_n_2;
  wire p__1_carry__3_i_11_n_2;
  wire p__1_carry__3_i_12_n_2;
  wire p__1_carry__3_i_1_n_2;
  wire p__1_carry__3_i_2_n_2;
  wire p__1_carry__3_i_3_n_2;
  wire p__1_carry__3_i_4_n_2;
  wire p__1_carry__3_i_5_n_2;
  wire p__1_carry__3_i_6_n_2;
  wire p__1_carry__3_i_7_n_2;
  wire p__1_carry__3_i_8_n_2;
  wire p__1_carry__3_i_9_n_2;
  wire p__1_carry__3_n_2;
  wire p__1_carry__3_n_3;
  wire p__1_carry__3_n_4;
  wire p__1_carry__3_n_5;
  wire p__1_carry__3_n_6;
  wire p__1_carry__3_n_7;
  wire p__1_carry__3_n_8;
  wire p__1_carry__3_n_9;
  wire p__1_carry__4_i_1_n_2;
  wire p__1_carry_i_1_n_2;
  wire p__1_carry_i_2_n_2;
  wire p__1_carry_i_3_n_2;
  wire p__1_carry_i_4_n_2;
  wire p__1_carry_i_5_n_2;
  wire p__1_carry_i_6_n_2;
  wire p__1_carry_i_7_n_2;
  wire p__1_carry_n_2;
  wire p__1_carry_n_3;
  wire p__1_carry_n_4;
  wire p__1_carry_n_5;
  wire p__1_carry_n_6;
  wire p__1_carry_n_7;
  wire p__1_carry_n_8;
  wire p__1_carry_n_9;
  wire p__1_n_100;
  wire p__1_n_101;
  wire p__1_n_102;
  wire p__1_n_103;
  wire p__1_n_104;
  wire p__1_n_105;
  wire p__1_n_106;
  wire p__1_n_107;
  wire p__1_n_60;
  wire p__1_n_61;
  wire p__1_n_62;
  wire p__1_n_63;
  wire p__1_n_64;
  wire p__1_n_65;
  wire p__1_n_66;
  wire p__1_n_67;
  wire p__1_n_68;
  wire p__1_n_69;
  wire p__1_n_70;
  wire p__1_n_71;
  wire p__1_n_72;
  wire p__1_n_73;
  wire p__1_n_74;
  wire p__1_n_75;
  wire p__1_n_76;
  wire p__1_n_77;
  wire p__1_n_78;
  wire p__1_n_79;
  wire p__1_n_80;
  wire p__1_n_81;
  wire p__1_n_82;
  wire p__1_n_83;
  wire p__1_n_84;
  wire p__1_n_85;
  wire p__1_n_86;
  wire p__1_n_87;
  wire p__1_n_88;
  wire p__1_n_89;
  wire p__1_n_90;
  wire p__1_n_91;
  wire p__1_n_92;
  wire p__1_n_93;
  wire p__1_n_94;
  wire p__1_n_95;
  wire p__1_n_96;
  wire p__1_n_97;
  wire p__1_n_98;
  wire p__1_n_99;
  wire p__2_n_100;
  wire p__2_n_101;
  wire p__2_n_102;
  wire p__2_n_103;
  wire p__2_n_104;
  wire p__2_n_105;
  wire p__2_n_106;
  wire p__2_n_107;
  wire p__2_n_108;
  wire p__2_n_109;
  wire p__2_n_110;
  wire p__2_n_111;
  wire p__2_n_112;
  wire p__2_n_113;
  wire p__2_n_114;
  wire p__2_n_115;
  wire p__2_n_116;
  wire p__2_n_117;
  wire p__2_n_118;
  wire p__2_n_119;
  wire p__2_n_120;
  wire p__2_n_121;
  wire p__2_n_122;
  wire p__2_n_123;
  wire p__2_n_124;
  wire p__2_n_125;
  wire p__2_n_126;
  wire p__2_n_127;
  wire p__2_n_128;
  wire p__2_n_129;
  wire p__2_n_130;
  wire p__2_n_131;
  wire p__2_n_132;
  wire p__2_n_133;
  wire p__2_n_134;
  wire p__2_n_135;
  wire p__2_n_136;
  wire p__2_n_137;
  wire p__2_n_138;
  wire p__2_n_139;
  wire p__2_n_140;
  wire p__2_n_141;
  wire p__2_n_142;
  wire p__2_n_143;
  wire p__2_n_144;
  wire p__2_n_145;
  wire p__2_n_146;
  wire p__2_n_147;
  wire p__2_n_148;
  wire p__2_n_149;
  wire p__2_n_150;
  wire p__2_n_151;
  wire p__2_n_152;
  wire p__2_n_153;
  wire p__2_n_154;
  wire p__2_n_155;
  wire p__2_n_60;
  wire p__2_n_61;
  wire p__2_n_62;
  wire p__2_n_63;
  wire p__2_n_64;
  wire p__2_n_65;
  wire p__2_n_66;
  wire p__2_n_67;
  wire p__2_n_68;
  wire p__2_n_69;
  wire p__2_n_70;
  wire p__2_n_71;
  wire p__2_n_72;
  wire p__2_n_73;
  wire p__2_n_74;
  wire p__2_n_75;
  wire p__2_n_76;
  wire p__2_n_77;
  wire p__2_n_78;
  wire p__2_n_79;
  wire p__2_n_80;
  wire p__2_n_81;
  wire p__2_n_82;
  wire p__2_n_83;
  wire p__2_n_84;
  wire p__2_n_85;
  wire p__2_n_86;
  wire p__2_n_87;
  wire p__2_n_88;
  wire p__2_n_89;
  wire p__2_n_90;
  wire p__2_n_91;
  wire p__2_n_92;
  wire p__2_n_93;
  wire p__2_n_94;
  wire p__2_n_95;
  wire p__2_n_96;
  wire p__2_n_97;
  wire p__2_n_98;
  wire p__2_n_99;
  wire p__3_n_100;
  wire p__3_n_101;
  wire p__3_n_102;
  wire p__3_n_103;
  wire p__3_n_104;
  wire p__3_n_105;
  wire p__3_n_106;
  wire p__3_n_107;
  wire p__3_n_60;
  wire p__3_n_61;
  wire p__3_n_62;
  wire p__3_n_63;
  wire p__3_n_64;
  wire p__3_n_65;
  wire p__3_n_66;
  wire p__3_n_67;
  wire p__3_n_68;
  wire p__3_n_69;
  wire p__3_n_70;
  wire p__3_n_71;
  wire p__3_n_72;
  wire p__3_n_73;
  wire p__3_n_74;
  wire p__3_n_75;
  wire p__3_n_76;
  wire p__3_n_77;
  wire p__3_n_78;
  wire p__3_n_79;
  wire p__3_n_80;
  wire p__3_n_81;
  wire p__3_n_82;
  wire p__3_n_83;
  wire p__3_n_84;
  wire p__3_n_85;
  wire p__3_n_86;
  wire p__3_n_87;
  wire p__3_n_88;
  wire p__3_n_89;
  wire p__3_n_90;
  wire p__3_n_91;
  wire p__3_n_92;
  wire p__3_n_93;
  wire p__3_n_94;
  wire p__3_n_95;
  wire p__3_n_96;
  wire p__3_n_97;
  wire p__3_n_98;
  wire p__3_n_99;
  wire [56:49]p__4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_60;
  wire p_n_61;
  wire p_n_62;
  wire p_n_63;
  wire p_n_64;
  wire p_n_65;
  wire p_n_66;
  wire p_n_67;
  wire p_n_68;
  wire p_n_69;
  wire p_n_70;
  wire p_n_71;
  wire p_n_72;
  wire p_n_73;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \q_tmp_reg[7] ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;
  wire NLW_p__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__0_OVERFLOW_UNCONNECTED;
  wire NLW_p__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__0_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__0_XOROUT_UNCONNECTED;
  wire NLW_p__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__1_OVERFLOW_UNCONNECTED;
  wire NLW_p__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__1_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__1_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__2_O_UNCONNECTED;
  wire [0:0]NLW_p__1_carry__3_O_UNCONNECTED;
  wire [7:0]NLW_p__1_carry__4_CO_UNCONNECTED;
  wire [7:1]NLW_p__1_carry__4_O_UNCONNECTED;
  wire NLW_p__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__2_OVERFLOW_UNCONNECTED;
  wire NLW_p__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__2_CARRYOUT_UNCONNECTED;
  wire [7:0]NLW_p__2_XOROUT_UNCONNECTED;
  wire NLW_p__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p__3_OVERFLOW_UNCONNECTED;
  wire NLW_p__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_p__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p__3_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p__3_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_20
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[56]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_21
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[55]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_22
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[54]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_23
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[53]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_24
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[52]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_25
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[51]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_26
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[50]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    mem_reg_bram_0_i_27
       (.I0(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .I1(\q_tmp_reg[7] ),
        .I2(and_ln66_reg_466_pp0_iter1_reg),
        .I3(p__4[49]),
        .O(if_din[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_308_p2[40:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({p_n_60,p_n_61,p_n_62,p_n_63,p_n_64,p_n_65,p_n_66,p_n_67,p_n_68,p_n_69,p_n_70,p_n_71,p_n_72,p_n_73,p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 25x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_308_p2[40:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__0_OVERFLOW_UNCONNECTED),
        .P({p__0_n_60,p__0_n_61,p__0_n_62,p__0_n_63,p__0_n_64,p__0_n_65,p__0_n_66,p__0_n_67,p__0_n_68,p__0_n_69,p__0_n_70,p__0_n_71,p__0_n_72,p__0_n_73,p__0_n_74,p__0_n_75,p__0_n_76,p__0_n_77,p__0_n_78,p__0_n_79,p__0_n_80,p__0_n_81,p__0_n_82,p__0_n_83,p__0_n_84,p__0_n_85,p__0_n_86,p__0_n_87,p__0_n_88,p__0_n_89,p__0_n_90,p__0_n_91,p__0_n_92,p__0_n_93,p__0_n_94,p__0_n_95,p__0_n_96,p__0_n_97,p__0_n_98,p__0_n_99,p__0_n_100,p__0_n_101,p__0_n_102,p__0_n_103,p__0_n_104,p__0_n_105,p__0_n_106,p__0_n_107}),
        .PATTERNBDETECT(NLW_p__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__0_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__0_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_fu_308_p2[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__1_OVERFLOW_UNCONNECTED),
        .P({p__1_n_60,p__1_n_61,p__1_n_62,p__1_n_63,p__1_n_64,p__1_n_65,p__1_n_66,p__1_n_67,p__1_n_68,p__1_n_69,p__1_n_70,p__1_n_71,p__1_n_72,p__1_n_73,p__1_n_74,p__1_n_75,p__1_n_76,p__1_n_77,p__1_n_78,p__1_n_79,p__1_n_80,p__1_n_81,p__1_n_82,p__1_n_83,p__1_n_84,p__1_n_85,p__1_n_86,p__1_n_87,p__1_n_88,p__1_n_89,p__1_n_90,p__1_n_91,p__1_n_92,p__1_n_93,p__1_n_94,p__1_n_95,p__1_n_96,p__1_n_97,p__1_n_98,p__1_n_99,p__1_n_100,p__1_n_101,p__1_n_102,p__1_n_103,p__1_n_104,p__1_n_105,p__1_n_106,p__1_n_107}),
        .PATTERNBDETECT(NLW_p__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__0_n_108,p__0_n_109,p__0_n_110,p__0_n_111,p__0_n_112,p__0_n_113,p__0_n_114,p__0_n_115,p__0_n_116,p__0_n_117,p__0_n_118,p__0_n_119,p__0_n_120,p__0_n_121,p__0_n_122,p__0_n_123,p__0_n_124,p__0_n_125,p__0_n_126,p__0_n_127,p__0_n_128,p__0_n_129,p__0_n_130,p__0_n_131,p__0_n_132,p__0_n_133,p__0_n_134,p__0_n_135,p__0_n_136,p__0_n_137,p__0_n_138,p__0_n_139,p__0_n_140,p__0_n_141,p__0_n_142,p__0_n_143,p__0_n_144,p__0_n_145,p__0_n_146,p__0_n_147,p__0_n_148,p__0_n_149,p__0_n_150,p__0_n_151,p__0_n_152,p__0_n_153,p__0_n_154,p__0_n_155}),
        .PCOUT(NLW_p__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__1_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__1_XOROUT_UNCONNECTED[7:0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__1_carry_n_2,p__1_carry_n_3,p__1_carry_n_4,p__1_carry_n_5,p__1_carry_n_6,p__1_carry_n_7,p__1_carry_n_8,p__1_carry_n_9}),
        .DI({p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107,1'b0}),
        .O(NLW_p__1_carry_O_UNCONNECTED[7:0]),
        .S({p__1_carry_i_1_n_2,p__1_carry_i_2_n_2,p__1_carry_i_3_n_2,p__1_carry_i_4_n_2,p__1_carry_i_5_n_2,p__1_carry_i_6_n_2,p__1_carry_i_7_n_2,p__2_n_91}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__0
       (.CI(p__1_carry_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__0_n_2,p__1_carry__0_n_3,p__1_carry__0_n_4,p__1_carry__0_n_5,p__1_carry__0_n_6,p__1_carry__0_n_7,p__1_carry__0_n_8,p__1_carry__0_n_9}),
        .DI({p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100}),
        .O(NLW_p__1_carry__0_O_UNCONNECTED[7:0]),
        .S({p__1_carry__0_i_1_n_2,p__1_carry__0_i_2_n_2,p__1_carry__0_i_3_n_2,p__1_carry__0_i_4_n_2,p__1_carry__0_i_5_n_2,p__1_carry__0_i_6_n_2,p__1_carry__0_i_7_n_2,p__1_carry__0_i_8_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_1
       (.I0(p__3_n_93),
        .I1(p__0_n_93),
        .O(p__1_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_2
       (.I0(p__3_n_94),
        .I1(p__0_n_94),
        .O(p__1_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_3
       (.I0(p__3_n_95),
        .I1(p__0_n_95),
        .O(p__1_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_4
       (.I0(p__3_n_96),
        .I1(p__0_n_96),
        .O(p__1_carry__0_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_5
       (.I0(p__3_n_97),
        .I1(p__0_n_97),
        .O(p__1_carry__0_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_6
       (.I0(p__3_n_98),
        .I1(p__0_n_98),
        .O(p__1_carry__0_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_7
       (.I0(p__3_n_99),
        .I1(p__0_n_99),
        .O(p__1_carry__0_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__0_i_8
       (.I0(p__3_n_100),
        .I1(p__0_n_100),
        .O(p__1_carry__0_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__1
       (.CI(p__1_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__1_n_2,p__1_carry__1_n_3,p__1_carry__1_n_4,p__1_carry__1_n_5,p__1_carry__1_n_6,p__1_carry__1_n_7,p__1_carry__1_n_8,p__1_carry__1_n_9}),
        .DI({p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92}),
        .O(NLW_p__1_carry__1_O_UNCONNECTED[7:0]),
        .S({p__1_carry__1_i_1_n_2,p__1_carry__1_i_2_n_2,p__1_carry__1_i_3_n_2,p__1_carry__1_i_4_n_2,p__1_carry__1_i_5_n_2,p__1_carry__1_i_6_n_2,p__1_carry__1_i_7_n_2,p__1_carry__1_i_8_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_1
       (.I0(p__3_n_85),
        .I1(p__1_n_102),
        .O(p__1_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_2
       (.I0(p__3_n_86),
        .I1(p__1_n_103),
        .O(p__1_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_3
       (.I0(p__3_n_87),
        .I1(p__1_n_104),
        .O(p__1_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_4
       (.I0(p__3_n_88),
        .I1(p__1_n_105),
        .O(p__1_carry__1_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_5
       (.I0(p__3_n_89),
        .I1(p__1_n_106),
        .O(p__1_carry__1_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_6
       (.I0(p__3_n_90),
        .I1(p__1_n_107),
        .O(p__1_carry__1_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_7
       (.I0(p__3_n_91),
        .I1(p__0_n_91),
        .O(p__1_carry__1_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__1_i_8
       (.I0(p__3_n_92),
        .I1(p__0_n_92),
        .O(p__1_carry__1_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__2
       (.CI(p__1_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__2_n_2,p__1_carry__2_n_3,p__1_carry__2_n_4,p__1_carry__2_n_5,p__1_carry__2_n_6,p__1_carry__2_n_7,p__1_carry__2_n_8,p__1_carry__2_n_9}),
        .DI({p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84}),
        .O(NLW_p__1_carry__2_O_UNCONNECTED[7:0]),
        .S({p__1_carry__2_i_1_n_2,p__1_carry__2_i_2_n_2,p__1_carry__2_i_3_n_2,p__1_carry__2_i_4_n_2,p__1_carry__2_i_5_n_2,p__1_carry__2_i_6_n_2,p__1_carry__2_i_7_n_2,p__1_carry__2_i_8_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_1
       (.I0(p__3_n_77),
        .I1(p__1_n_94),
        .O(p__1_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_2
       (.I0(p__3_n_78),
        .I1(p__1_n_95),
        .O(p__1_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_3
       (.I0(p__3_n_79),
        .I1(p__1_n_96),
        .O(p__1_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_4
       (.I0(p__3_n_80),
        .I1(p__1_n_97),
        .O(p__1_carry__2_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_5
       (.I0(p__3_n_81),
        .I1(p__1_n_98),
        .O(p__1_carry__2_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_6
       (.I0(p__3_n_82),
        .I1(p__1_n_99),
        .O(p__1_carry__2_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_7
       (.I0(p__3_n_83),
        .I1(p__1_n_100),
        .O(p__1_carry__2_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__2_i_8
       (.I0(p__3_n_84),
        .I1(p__1_n_101),
        .O(p__1_carry__2_i_8_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__3
       (.CI(p__1_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({p__1_carry__3_n_2,p__1_carry__3_n_3,p__1_carry__3_n_4,p__1_carry__3_n_5,p__1_carry__3_n_6,p__1_carry__3_n_7,p__1_carry__3_n_8,p__1_carry__3_n_9}),
        .DI({p__1_carry__3_i_1_n_2,p__1_carry__3_i_2_n_2,p__1_carry__3_i_3_n_2,p__1_carry__3_i_4_n_2,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76}),
        .O({p__4[55:49],NLW_p__1_carry__3_O_UNCONNECTED[0]}),
        .S({p__1_carry__3_i_5_n_2,p__1_carry__3_i_6_n_2,p__1_carry__3_i_7_n_2,p__1_carry__3_i_8_n_2,p__1_carry__3_i_9_n_2,p__1_carry__3_i_10_n_2,p__1_carry__3_i_11_n_2,p__1_carry__3_i_12_n_2}));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_1
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .O(p__1_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_10
       (.I0(p__3_n_74),
        .I1(p__1_n_91),
        .O(p__1_carry__3_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_11
       (.I0(p__3_n_75),
        .I1(p__1_n_92),
        .O(p__1_carry__3_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry__3_i_12
       (.I0(p__3_n_76),
        .I1(p__1_n_93),
        .O(p__1_carry__3_i_12_n_2));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_2
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .O(p__1_carry__3_i_2_n_2));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p__1_carry__3_i_3
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .O(p__1_carry__3_i_3_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_4
       (.I0(p__3_n_72),
        .I1(p__1_n_89),
        .I2(p_n_106),
        .O(p__1_carry__3_i_4_n_2));
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_5
       (.I0(p__1_carry__3_i_1_n_2),
        .I1(p_n_103),
        .I2(p__3_n_69),
        .I3(p__1_n_86),
        .O(p__1_carry__3_i_5_n_2));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_6
       (.I0(p_n_104),
        .I1(p__3_n_70),
        .I2(p__1_n_87),
        .I3(p__1_carry__3_i_2_n_2),
        .O(p__1_carry__3_i_6_n_2));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p__1_carry__3_i_7
       (.I0(p_n_105),
        .I1(p__3_n_71),
        .I2(p__1_n_88),
        .I3(p__1_carry__3_i_3_n_2),
        .O(p__1_carry__3_i_7_n_2));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    p__1_carry__3_i_8
       (.I0(p__3_n_72),
        .I1(p_n_106),
        .I2(p__1_n_89),
        .I3(p_n_107),
        .I4(p__1_n_90),
        .O(p__1_carry__3_i_8_n_2));
  LUT3 #(
    .INIT(8'h96)) 
    p__1_carry__3_i_9
       (.I0(p_n_107),
        .I1(p__1_n_90),
        .I2(p__3_n_73),
        .O(p__1_carry__3_i_9_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p__1_carry__4
       (.CI(p__1_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO(NLW_p__1_carry__4_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p__1_carry__4_O_UNCONNECTED[7:1],p__4[56]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p__1_carry__4_i_1_n_2}));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p__1_carry__4_i_1
       (.I0(p__1_n_86),
        .I1(p__3_n_69),
        .I2(p_n_103),
        .I3(p__1_n_85),
        .I4(p__3_n_68),
        .I5(p_n_102),
        .O(p__1_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_1
       (.I0(p__3_n_101),
        .I1(p__0_n_101),
        .O(p__1_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_2
       (.I0(p__3_n_102),
        .I1(p__0_n_102),
        .O(p__1_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_3
       (.I0(p__3_n_103),
        .I1(p__0_n_103),
        .O(p__1_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_4
       (.I0(p__3_n_104),
        .I1(p__0_n_104),
        .O(p__1_carry_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_5
       (.I0(p__3_n_105),
        .I1(p__0_n_105),
        .O(p__1_carry_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_6
       (.I0(p__3_n_106),
        .I1(p__0_n_106),
        .O(p__1_carry_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__1_carry_i_7
       (.I0(p__3_n_107),
        .I1(p__0_n_107),
        .O(p__1_carry_i_7_n_2));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 5}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1350_fu_308_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__2_OVERFLOW_UNCONNECTED),
        .P({p__2_n_60,p__2_n_61,p__2_n_62,p__2_n_63,p__2_n_64,p__2_n_65,p__2_n_66,p__2_n_67,p__2_n_68,p__2_n_69,p__2_n_70,p__2_n_71,p__2_n_72,p__2_n_73,p__2_n_74,p__2_n_75,p__2_n_76,p__2_n_77,p__2_n_78,p__2_n_79,p__2_n_80,p__2_n_81,p__2_n_82,p__2_n_83,p__2_n_84,p__2_n_85,p__2_n_86,p__2_n_87,p__2_n_88,p__2_n_89,p__2_n_90,p__2_n_91,p__2_n_92,p__2_n_93,p__2_n_94,p__2_n_95,p__2_n_96,p__2_n_97,p__2_n_98,p__2_n_99,p__2_n_100,p__2_n_101,p__2_n_102,p__2_n_103,p__2_n_104,p__2_n_105,p__2_n_106,p__2_n_107}),
        .PATTERNBDETECT(NLW_p__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__2_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__2_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x26 5}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,add_ln1350_fu_308_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p__3_OVERFLOW_UNCONNECTED),
        .P({p__3_n_60,p__3_n_61,p__3_n_62,p__3_n_63,p__3_n_64,p__3_n_65,p__3_n_66,p__3_n_67,p__3_n_68,p__3_n_69,p__3_n_70,p__3_n_71,p__3_n_72,p__3_n_73,p__3_n_74,p__3_n_75,p__3_n_76,p__3_n_77,p__3_n_78,p__3_n_79,p__3_n_80,p__3_n_81,p__3_n_82,p__3_n_83,p__3_n_84,p__3_n_85,p__3_n_86,p__3_n_87,p__3_n_88,p__3_n_89,p__3_n_90,p__3_n_91,p__3_n_92,p__3_n_93,p__3_n_94,p__3_n_95,p__3_n_96,p__3_n_97,p__3_n_98,p__3_n_99,p__3_n_100,p__3_n_101,p__3_n_102,p__3_n_103,p__3_n_104,p__3_n_105,p__3_n_106,p__3_n_107}),
        .PATTERNBDETECT(NLW_p__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({p__2_n_108,p__2_n_109,p__2_n_110,p__2_n_111,p__2_n_112,p__2_n_113,p__2_n_114,p__2_n_115,p__2_n_116,p__2_n_117,p__2_n_118,p__2_n_119,p__2_n_120,p__2_n_121,p__2_n_122,p__2_n_123,p__2_n_124,p__2_n_125,p__2_n_126,p__2_n_127,p__2_n_128,p__2_n_129,p__2_n_130,p__2_n_131,p__2_n_132,p__2_n_133,p__2_n_134,p__2_n_135,p__2_n_136,p__2_n_137,p__2_n_138,p__2_n_139,p__2_n_140,p__2_n_141,p__2_n_142,p__2_n_143,p__2_n_144,p__2_n_145,p__2_n_146,p__2_n_147,p__2_n_148,p__2_n_149,p__2_n_150,p__2_n_151,p__2_n_152,p__2_n_153,p__2_n_154,p__2_n_155}),
        .PCOUT(NLW_p__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p__3_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p__3_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1
   (P,
    DINADIN,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    ram_reg_bram_0,
    O,
    ram_reg_bram_0_0,
    p_Result_6_reg_2632,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15] ,
    DI,
    cmp117_reg_2422_pp1_iter6_reg,
    Q,
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15] ,
    \accum_reg_overlap_V_0_0_1_reg_432_reg[7] ,
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ,
    CO);
  output [13:0]P;
  output [7:0]DINADIN;
  output [7:0]D;
  output [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]A;
  input ram_reg_bram_0;
  input [7:0]O;
  input ram_reg_bram_0_0;
  input p_Result_6_reg_2632;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15] ;
  input [5:0]DI;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [1:0]Q;
  input [15:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  input [7:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[7] ;
  input [5:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ;
  input [0:0]CO;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire [7:0]DINADIN;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [13:0]P;
  wire [1:0]Q;
  wire [7:0]S;
  wire [13:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15] ;
  wire [5:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ;
  wire [7:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[7] ;
  wire [15:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire p_Result_6_reg_2632;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_25 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.A(A),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_overlap_V_0_0_1_reg_432_reg[15] (\accum_reg_overlap_V_0_0_1_reg_432_reg[15] ),
        .\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 (\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ),
        .\accum_reg_overlap_V_0_0_1_reg_432_reg[7] (\accum_reg_overlap_V_0_0_1_reg_432_reg[7] ),
        .\accum_reg_overlap_V_0_1_1_reg_421_reg[15] (\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_10
   (P,
    DINADIN,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    ram_reg_bram_0,
    O,
    ram_reg_bram_0_0,
    p_Result_6_reg_2632,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15] ,
    DI,
    cmp117_reg_2422_pp1_iter6_reg,
    Q,
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15] ,
    \accum_reg_overlap_V_1_0_1_reg_410_reg[7] ,
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ,
    CO);
  output [13:0]P;
  output [7:0]DINADIN;
  output [7:0]D;
  output [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]A;
  input ram_reg_bram_0;
  input [7:0]O;
  input ram_reg_bram_0_0;
  input p_Result_6_reg_2632;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15] ;
  input [5:0]DI;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [1:0]Q;
  input [15:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  input [7:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[7] ;
  input [5:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ;
  input [0:0]CO;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire [7:0]DINADIN;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [13:0]P;
  wire [1:0]Q;
  wire [7:0]S;
  wire [13:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15] ;
  wire [5:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ;
  wire [7:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[7] ;
  wire [15:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire p_Result_6_reg_2632;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_24 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.A(A),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_overlap_V_1_0_1_reg_410_reg[15] (\accum_reg_overlap_V_1_0_1_reg_410_reg[15] ),
        .\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 (\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ),
        .\accum_reg_overlap_V_1_0_1_reg_410_reg[7] (\accum_reg_overlap_V_1_0_1_reg_410_reg[7] ),
        .\accum_reg_overlap_V_1_1_1_reg_399_reg[15] (\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_11
   (P,
    \p_Val2_9_reg_321_reg[13] ,
    DINADIN,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    Yaxis_overlap_en_2_reg_332,
    Yaxis_overlap_en_reg_2627,
    Q,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp1_iter5,
    p_Val2_8_reg_2617_reg,
    ram_reg_bram_0,
    O,
    ram_reg_bram_0_0,
    p_Result_6_reg_2632,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15] ,
    cmp117_reg_2422_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ,
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15] ,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[7] ,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ,
    CO,
    DI);
  output [13:0]P;
  output [13:0]\p_Val2_9_reg_321_reg[13] ;
  output [7:0]DINADIN;
  output [7:0]D;
  output [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]A;
  input Yaxis_overlap_en_2_reg_332;
  input Yaxis_overlap_en_reg_2627;
  input [13:0]Q;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp1_iter5;
  input [13:0]p_Val2_8_reg_2617_reg;
  input ram_reg_bram_0;
  input [7:0]O;
  input ram_reg_bram_0_0;
  input p_Result_6_reg_2632;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15] ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [1:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  input [7:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[7] ;
  input [5:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ;
  input [0:0]CO;
  input [5:0]DI;

  wire [1:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire [7:0]DINADIN;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]O;
  wire [13:0]P;
  wire [13:0]Q;
  wire [7:0]S;
  wire Yaxis_overlap_en_2_reg_332;
  wire Yaxis_overlap_en_reg_2627;
  wire [13:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15] ;
  wire [1:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ;
  wire [5:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ;
  wire [7:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[7] ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire p_Result_6_reg_2632;
  wire [13:0]p_Val2_8_reg_2617_reg;
  wire [13:0]\p_Val2_9_reg_321_reg[13] ;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6 overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_U
       (.A(A),
        .CO(CO),
        .D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .Yaxis_overlap_en_2_reg_332(Yaxis_overlap_en_2_reg_332),
        .Yaxis_overlap_en_reg_2627(Yaxis_overlap_en_reg_2627),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[15] (\accum_reg_overlap_V_2_0_1_reg_388_reg[15] ),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 (\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 (\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[7] (\accum_reg_overlap_V_2_0_1_reg_388_reg[7] ),
        .\accum_reg_overlap_V_2_1_1_reg_377_reg[15] (\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .p_Val2_8_reg_2617_reg(p_Val2_8_reg_2617_reg),
        .\p_Val2_9_reg_321_reg[13] (\p_Val2_9_reg_321_reg[13] ),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6
   (P,
    \p_Val2_9_reg_321_reg[13] ,
    DINADIN,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    Yaxis_overlap_en_2_reg_332,
    Yaxis_overlap_en_reg_2627,
    Q,
    DSP_A_B_DATA_INST,
    ap_enable_reg_pp1_iter5,
    p_Val2_8_reg_2617_reg,
    ram_reg_bram_0,
    O,
    ram_reg_bram_0_0,
    p_Result_6_reg_2632,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15] ,
    cmp117_reg_2422_pp1_iter6_reg,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ,
    \accum_reg_overlap_V_2_1_1_reg_377_reg[15] ,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[7] ,
    \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ,
    CO,
    DI);
  output [13:0]P;
  output [13:0]\p_Val2_9_reg_321_reg[13] ;
  output [7:0]DINADIN;
  output [7:0]D;
  output [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [1:0]A;
  input Yaxis_overlap_en_2_reg_332;
  input Yaxis_overlap_en_reg_2627;
  input [13:0]Q;
  input DSP_A_B_DATA_INST;
  input ap_enable_reg_pp1_iter5;
  input [13:0]p_Val2_8_reg_2617_reg;
  input ram_reg_bram_0;
  input [7:0]O;
  input ram_reg_bram_0_0;
  input p_Result_6_reg_2632;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15] ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [1:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ;
  input [15:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  input [7:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[7] ;
  input [5:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ;
  input [0:0]CO;
  input [5:0]DI;

  wire [1:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire [7:0]DINADIN;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]O;
  wire [13:0]P;
  wire [15:14]PB_out_overlap_V_2_1_fu_1562_p4;
  wire [13:0]Q;
  wire [7:0]S;
  wire Yaxis_overlap_en_2_reg_332;
  wire Yaxis_overlap_en_reg_2627;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_2_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_3_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_4_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_5_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_6_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_7_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_8_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[15]_i_9_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_2_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_3_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_4_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_5_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_6_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_7_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_8_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388[7]_i_9_n_2 ;
  wire [13:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15] ;
  wire [1:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ;
  wire [5:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_9 ;
  wire [7:0]\accum_reg_overlap_V_2_0_1_reg_388_reg[7] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_9 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_2_n_2 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377[15]_i_9_n_2 ;
  wire [15:0]\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire p_Result_6_reg_2632;
  wire [13:0]p_Val2_8_reg_2617_reg;
  wire [13:0]\p_Val2_9_reg_321_reg[13] ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [7:7]\NLW_accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8788)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_10 
       (.I0(PB_out_overlap_V_2_1_fu_1562_p4[14]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(cmp117_reg_2422_pp1_iter6_reg),
        .I3(\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 [0]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_2 
       (.I0(empty_32_reg_2438_pp1_iter6_reg),
        .I1(PB_out_overlap_V_2_1_fu_1562_p4[14]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_3 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [13]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_4 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [12]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_5 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [11]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_6 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [10]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_7 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [9]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_8 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [8]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \accum_reg_overlap_V_2_0_1_reg_388[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 [1]),
        .I2(PB_out_overlap_V_2_1_fu_1562_p4[15]),
        .I3(empty_32_reg_2438_pp1_iter6_reg),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_2 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [7]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_3 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [6]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_4 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [5]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_5 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [4]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_6 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [3]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_7 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [2]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_8 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [1]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_8_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_2_0_1_reg_388[7]_i_9 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [0]),
        .O(\accum_reg_overlap_V_2_0_1_reg_388[7]_i_9_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_i_1_n_9 }),
        .DI({1'b0,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_2_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_3_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_4_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_5_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_6_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_7_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_8_n_2 }),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [15:8]),
        .S({\accum_reg_overlap_V_2_0_1_reg_388[15]_i_9_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[15]_i_10_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_2_0_1_reg_388_reg[7]_i_1_n_9 }),
        .DI({\accum_reg_overlap_V_2_0_1_reg_388[7]_i_2_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[7]_i_3_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[7]_i_4_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[7]_i_5_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[7]_i_6_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[7]_i_7_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[7]_i_8_n_2 ,\accum_reg_overlap_V_2_0_1_reg_388[7]_i_9_n_2 }),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [7:0]),
        .S(\accum_reg_overlap_V_2_0_1_reg_388_reg[7] ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_10 
       (.I0(empty_32_reg_2438_pp1_iter6_reg),
        .I1(PB_out_overlap_V_2_1_fu_1562_p4[14]),
        .I2(cmp117_reg_2422_pp1_iter6_reg),
        .I3(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [14]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_11 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [13]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_12 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [12]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_13 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [11]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_14 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [10]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_15 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [9]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_16 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [8]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_2 
       (.I0(PB_out_overlap_V_2_1_fu_1562_p4[14]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_overlap_V_2_1_1_reg_377[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [15]),
        .I2(empty_32_reg_2438_pp1_iter6_reg),
        .I3(PB_out_overlap_V_2_1_fu_1562_p4[15]),
        .O(\accum_reg_overlap_V_2_1_1_reg_377[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_10 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_11 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_12 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_13 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_14 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_15 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_16 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_2_1_1_reg_377[7]_i_17 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_2_0_1_reg_388_reg[15] [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_2_1_1_reg_377_reg[15] [0]),
        .O(S[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_2_1_1_reg_377_reg[15]_i_1_n_9 }),
        .DI({1'b0,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_2_n_2 ,DI}),
        .O(D),
        .S({\accum_reg_overlap_V_2_1_1_reg_377[15]_i_9_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_10_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_11_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_12_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_13_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_14_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_15_n_2 ,\accum_reg_overlap_V_2_1_1_reg_377[15]_i_16_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\p_Val2_9_reg_321_reg[13] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],PB_out_overlap_V_2_1_fu_1562_p4,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_10
       (.I0(Q[6]),
        .I1(p_Val2_8_reg_2617_reg[6]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [6]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_11
       (.I0(Yaxis_overlap_en_2_reg_332),
        .I1(Yaxis_overlap_en_reg_2627),
        .I2(Q[5]),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_8_reg_2617_reg[5]),
        .O(\p_Val2_9_reg_321_reg[13] [5]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_12__0
       (.I0(Yaxis_overlap_en_2_reg_332),
        .I1(Yaxis_overlap_en_reg_2627),
        .I2(Q[4]),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_8_reg_2617_reg[4]),
        .O(\p_Val2_9_reg_321_reg[13] [4]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_13
       (.I0(Q[3]),
        .I1(p_Val2_8_reg_2617_reg[3]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [3]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_14
       (.I0(Q[2]),
        .I1(p_Val2_8_reg_2617_reg[2]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [2]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_15__0
       (.I0(Q[1]),
        .I1(p_Val2_8_reg_2617_reg[1]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [1]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_17
       (.I0(Q[0]),
        .I1(p_Val2_8_reg_2617_reg[0]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [0]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_3
       (.I0(Q[13]),
        .I1(p_Val2_8_reg_2617_reg[13]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [13]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_4__0
       (.I0(Q[12]),
        .I1(p_Val2_8_reg_2617_reg[12]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [12]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_5__0
       (.I0(Q[11]),
        .I1(p_Val2_8_reg_2617_reg[11]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [11]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_6
       (.I0(Q[10]),
        .I1(p_Val2_8_reg_2617_reg[10]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [10]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_7
       (.I0(Q[9]),
        .I1(p_Val2_8_reg_2617_reg[9]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [9]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_8
       (.I0(Q[8]),
        .I1(p_Val2_8_reg_2617_reg[8]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [8]));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_9
       (.I0(Q[7]),
        .I1(p_Val2_8_reg_2617_reg[7]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(DSP_A_B_DATA_INST),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[13] [7]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0),
        .I1(O[7]),
        .I2(ram_reg_bram_0_0),
        .I3(D[7]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [15]),
        .O(DINADIN[7]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0),
        .I1(O[6]),
        .I2(ram_reg_bram_0_0),
        .I3(D[6]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [14]),
        .O(DINADIN[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0),
        .I1(O[5]),
        .I2(ram_reg_bram_0_0),
        .I3(D[5]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [13]),
        .O(DINADIN[5]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0),
        .I1(O[4]),
        .I2(ram_reg_bram_0_0),
        .I3(D[4]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [12]),
        .O(DINADIN[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0),
        .I1(O[3]),
        .I2(ram_reg_bram_0_0),
        .I3(D[3]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [11]),
        .O(DINADIN[3]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0),
        .I1(O[2]),
        .I2(ram_reg_bram_0_0),
        .I3(D[2]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [10]),
        .O(DINADIN[2]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0),
        .I1(O[1]),
        .I2(ram_reg_bram_0_0),
        .I3(D[1]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [9]),
        .O(DINADIN[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0),
        .I1(O[0]),
        .I2(ram_reg_bram_0_0),
        .I3(D[0]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [8]),
        .O(DINADIN[0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_24
   (P,
    DINADIN,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    ram_reg_bram_0,
    O,
    ram_reg_bram_0_0,
    p_Result_6_reg_2632,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15] ,
    cmp117_reg_2422_pp1_iter6_reg,
    Q,
    \accum_reg_overlap_V_1_1_1_reg_399_reg[15] ,
    \accum_reg_overlap_V_1_0_1_reg_410_reg[7] ,
    \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ,
    CO,
    DI);
  output [13:0]P;
  output [7:0]DINADIN;
  output [7:0]D;
  output [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]A;
  input ram_reg_bram_0;
  input [7:0]O;
  input ram_reg_bram_0_0;
  input p_Result_6_reg_2632;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15] ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [1:0]Q;
  input [15:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  input [7:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[7] ;
  input [5:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ;
  input [0:0]CO;
  input [5:0]DI;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire [7:0]DINADIN;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [13:0]P;
  wire [15:14]PB_out_overlap_V_1_1_fu_1553_p4;
  wire [1:0]Q;
  wire [7:0]S;
  wire \accum_reg_overlap_V_1_0_1_reg_410[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410[15]_i_9_n_2 ;
  wire [13:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15] ;
  wire [5:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_9 ;
  wire [7:0]\accum_reg_overlap_V_1_0_1_reg_410_reg[7] ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_9 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399[15]_i_9_n_2 ;
  wire [15:0]\accum_reg_overlap_V_1_1_1_reg_399_reg[15] ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [14:14]p_2_in;
  wire [14:0]p_3_in;
  wire p_Result_6_reg_2632;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [7:7]\NLW_accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8788)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_10 
       (.I0(PB_out_overlap_V_1_1_fu_1553_p4[14]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(cmp117_reg_2422_pp1_iter6_reg),
        .I3(Q[0]),
        .O(\accum_reg_overlap_V_1_0_1_reg_410[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_2 
       (.I0(empty_32_reg_2438_pp1_iter6_reg),
        .I1(PB_out_overlap_V_1_1_fu_1553_p4[14]),
        .O(p_3_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_3 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [13]),
        .O(p_3_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_4 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [12]),
        .O(p_3_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_5 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [11]),
        .O(p_3_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_6 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [10]),
        .O(p_3_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_7 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [9]),
        .O(p_3_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_8 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [8]),
        .O(p_3_in[8]));
  LUT4 #(
    .INIT(16'hB444)) 
    \accum_reg_overlap_V_1_0_1_reg_410[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(PB_out_overlap_V_1_1_fu_1553_p4[15]),
        .I3(empty_32_reg_2438_pp1_iter6_reg),
        .O(\accum_reg_overlap_V_1_0_1_reg_410[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_2 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [7]),
        .O(p_3_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_3 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [6]),
        .O(p_3_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_4 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [5]),
        .O(p_3_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_5 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [4]),
        .O(p_3_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_6 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [3]),
        .O(p_3_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_7 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [2]),
        .O(p_3_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_8 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [1]),
        .O(p_3_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_1_0_1_reg_410[7]_i_9 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [0]),
        .O(p_3_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_3_in[14:8]}),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [15:8]),
        .S({\accum_reg_overlap_V_1_0_1_reg_410[15]_i_9_n_2 ,\accum_reg_overlap_V_1_0_1_reg_410[15]_i_10_n_2 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_1_0_1_reg_410_reg[7]_i_1_n_9 }),
        .DI(p_3_in[7:0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [7:0]),
        .S(\accum_reg_overlap_V_1_0_1_reg_410_reg[7] ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_10 
       (.I0(empty_32_reg_2438_pp1_iter6_reg),
        .I1(PB_out_overlap_V_1_1_fu_1553_p4[14]),
        .I2(cmp117_reg_2422_pp1_iter6_reg),
        .I3(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [14]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_11 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [13]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_12 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [12]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_13 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [11]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_14 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [10]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_15 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [9]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_16 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [8]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_2 
       (.I0(PB_out_overlap_V_1_1_fu_1553_p4[14]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .O(p_2_in));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_overlap_V_1_1_1_reg_399[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [15]),
        .I2(empty_32_reg_2438_pp1_iter6_reg),
        .I3(PB_out_overlap_V_1_1_fu_1553_p4[15]),
        .O(\accum_reg_overlap_V_1_1_1_reg_399[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_10 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_11 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_12 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_13 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_14 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_15 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_16 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_1_1_1_reg_399[7]_i_17 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_1_0_1_reg_410_reg[15] [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_1_1_1_reg_399_reg[15] [0]),
        .O(S[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_1_1_1_reg_399_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_2_in,DI}),
        .O(D),
        .S({\accum_reg_overlap_V_1_1_1_reg_399[15]_i_9_n_2 ,\accum_reg_overlap_V_1_1_1_reg_399[15]_i_10_n_2 ,\accum_reg_overlap_V_1_1_1_reg_399[15]_i_11_n_2 ,\accum_reg_overlap_V_1_1_1_reg_399[15]_i_12_n_2 ,\accum_reg_overlap_V_1_1_1_reg_399[15]_i_13_n_2 ,\accum_reg_overlap_V_1_1_1_reg_399[15]_i_14_n_2 ,\accum_reg_overlap_V_1_1_1_reg_399[15]_i_15_n_2 ,\accum_reg_overlap_V_1_1_1_reg_399[15]_i_16_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],PB_out_overlap_V_1_1_fu_1553_p4,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_1__2
       (.I0(ram_reg_bram_0),
        .I1(O[7]),
        .I2(ram_reg_bram_0_0),
        .I3(D[7]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [15]),
        .O(DINADIN[7]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0),
        .I1(O[6]),
        .I2(ram_reg_bram_0_0),
        .I3(D[6]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [14]),
        .O(DINADIN[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0),
        .I1(O[5]),
        .I2(ram_reg_bram_0_0),
        .I3(D[5]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [13]),
        .O(DINADIN[5]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0),
        .I1(O[4]),
        .I2(ram_reg_bram_0_0),
        .I3(D[4]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [12]),
        .O(DINADIN[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0),
        .I1(O[3]),
        .I2(ram_reg_bram_0_0),
        .I3(D[3]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [11]),
        .O(DINADIN[3]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0),
        .I1(O[2]),
        .I2(ram_reg_bram_0_0),
        .I3(D[2]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [10]),
        .O(DINADIN[2]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0),
        .I1(O[1]),
        .I2(ram_reg_bram_0_0),
        .I3(D[1]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [9]),
        .O(DINADIN[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0),
        .I1(O[0]),
        .I2(ram_reg_bram_0_0),
        .I3(D[0]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [8]),
        .O(DINADIN[0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_DSP48_6_25
   (P,
    DINADIN,
    D,
    \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    ram_reg_bram_0,
    O,
    ram_reg_bram_0_0,
    p_Result_6_reg_2632,
    empty_32_reg_2438_pp1_iter6_reg,
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15] ,
    cmp117_reg_2422_pp1_iter6_reg,
    Q,
    \accum_reg_overlap_V_0_1_1_reg_421_reg[15] ,
    \accum_reg_overlap_V_0_0_1_reg_432_reg[7] ,
    \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ,
    CO,
    DI);
  output [13:0]P;
  output [7:0]DINADIN;
  output [7:0]D;
  output [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]A;
  input ram_reg_bram_0;
  input [7:0]O;
  input ram_reg_bram_0_0;
  input p_Result_6_reg_2632;
  input empty_32_reg_2438_pp1_iter6_reg;
  input [13:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15] ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [1:0]Q;
  input [15:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  input [7:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[7] ;
  input [5:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ;
  input [0:0]CO;
  input [5:0]DI;

  wire [15:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [5:0]DI;
  wire [7:0]DINADIN;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [7:0]O;
  wire [13:0]P;
  wire [15:14]PB_out_overlap_V_0_1_fu_1544_p4;
  wire [1:0]Q;
  wire [7:0]S;
  wire \accum_reg_overlap_V_0_0_1_reg_432[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432[15]_i_9_n_2 ;
  wire [13:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15] ;
  wire [5:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_9 ;
  wire [7:0]\accum_reg_overlap_V_0_0_1_reg_432_reg[7] ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_2 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_9 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_10_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_11_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_12_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_13_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_14_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_15_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_16_n_2 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421[15]_i_9_n_2 ;
  wire [15:0]\accum_reg_overlap_V_0_1_1_reg_421_reg[15] ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_3 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_4 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_5 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_6 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_7 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_8 ;
  wire \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_9 ;
  wire ap_clk;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire [15:0]\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ;
  wire [14:14]p_4_in;
  wire [14:0]p_5_in;
  wire p_Result_6_reg_2632;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [7:7]\NLW_accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8788)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_10 
       (.I0(PB_out_overlap_V_0_1_fu_1544_p4[14]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(cmp117_reg_2422_pp1_iter6_reg),
        .I3(Q[0]),
        .O(\accum_reg_overlap_V_0_0_1_reg_432[15]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_2 
       (.I0(empty_32_reg_2438_pp1_iter6_reg),
        .I1(PB_out_overlap_V_0_1_fu_1544_p4[14]),
        .O(p_5_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_3 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [13]),
        .O(p_5_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_4 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [12]),
        .O(p_5_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_5 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [11]),
        .O(p_5_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_6 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [10]),
        .O(p_5_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_7 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [9]),
        .O(p_5_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_8 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [8]),
        .O(p_5_in[8]));
  LUT4 #(
    .INIT(16'hB444)) 
    \accum_reg_overlap_V_0_0_1_reg_432[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(Q[1]),
        .I2(PB_out_overlap_V_0_1_fu_1544_p4[15]),
        .I3(empty_32_reg_2438_pp1_iter6_reg),
        .O(\accum_reg_overlap_V_0_0_1_reg_432[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_2 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [7]),
        .O(p_5_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_3 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [6]),
        .O(p_5_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_4 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [5]),
        .O(p_5_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_5 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [4]),
        .O(p_5_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_6 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [3]),
        .O(p_5_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_7 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [2]),
        .O(p_5_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_8 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [1]),
        .O(p_5_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_overlap_V_0_0_1_reg_432[7]_i_9 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [0]),
        .O(p_5_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1 
       (.CI(\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_5_in[14:8]}),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [15:8]),
        .S({\accum_reg_overlap_V_0_0_1_reg_432[15]_i_9_n_2 ,\accum_reg_overlap_V_0_0_1_reg_432[15]_i_10_n_2 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_2 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_3 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_4 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_5 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_6 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_7 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_8 ,\accum_reg_overlap_V_0_0_1_reg_432_reg[7]_i_1_n_9 }),
        .DI(p_5_in[7:0]),
        .O(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [7:0]),
        .S(\accum_reg_overlap_V_0_0_1_reg_432_reg[7] ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_10 
       (.I0(empty_32_reg_2438_pp1_iter6_reg),
        .I1(PB_out_overlap_V_0_1_fu_1544_p4[14]),
        .I2(cmp117_reg_2422_pp1_iter6_reg),
        .I3(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [14]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_11 
       (.I0(P[13]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [13]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_12 
       (.I0(P[12]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [12]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_13 
       (.I0(P[11]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [11]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_14 
       (.I0(P[10]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [10]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_15 
       (.I0(P[9]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [9]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_15_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_16 
       (.I0(P[8]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [8]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_2 
       (.I0(PB_out_overlap_V_0_1_fu_1544_p4[14]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .O(p_4_in));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_overlap_V_0_1_1_reg_421[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [15]),
        .I2(empty_32_reg_2438_pp1_iter6_reg),
        .I3(PB_out_overlap_V_0_1_fu_1544_p4[15]),
        .O(\accum_reg_overlap_V_0_1_1_reg_421[15]_i_9_n_2 ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_10 
       (.I0(P[7]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_11 
       (.I0(P[6]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_12 
       (.I0(P[5]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_13 
       (.I0(P[4]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_14 
       (.I0(P[3]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_15 
       (.I0(P[2]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_16 
       (.I0(P[1]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_overlap_V_0_1_1_reg_421[7]_i_17 
       (.I0(P[0]),
        .I1(empty_32_reg_2438_pp1_iter6_reg),
        .I2(\accum_reg_overlap_V_0_0_1_reg_432_reg[15] [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_overlap_V_0_1_1_reg_421_reg[15] [0]),
        .O(S[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1 
       (.CI(CO),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_3 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_4 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_5 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_6 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_7 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_8 ,\accum_reg_overlap_V_0_1_1_reg_421_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_4_in,DI}),
        .O(D),
        .S({\accum_reg_overlap_V_0_1_1_reg_421[15]_i_9_n_2 ,\accum_reg_overlap_V_0_1_1_reg_421[15]_i_10_n_2 ,\accum_reg_overlap_V_0_1_1_reg_421[15]_i_11_n_2 ,\accum_reg_overlap_V_0_1_1_reg_421[15]_i_12_n_2 ,\accum_reg_overlap_V_0_1_1_reg_421[15]_i_13_n_2 ,\accum_reg_overlap_V_0_1_1_reg_421[15]_i_14_n_2 ,\accum_reg_overlap_V_0_1_1_reg_421[15]_i_15_n_2 ,\accum_reg_overlap_V_0_1_1_reg_421[15]_i_16_n_2 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],PB_out_overlap_V_0_1_fu_1544_p4,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_0),
        .I1(O[7]),
        .I2(ram_reg_bram_0_0),
        .I3(D[7]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [15]),
        .O(DINADIN[7]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0),
        .I1(O[6]),
        .I2(ram_reg_bram_0_0),
        .I3(D[6]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [14]),
        .O(DINADIN[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_14__1
       (.I0(ram_reg_bram_0),
        .I1(O[5]),
        .I2(ram_reg_bram_0_0),
        .I3(D[5]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [13]),
        .O(DINADIN[5]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_15__1
       (.I0(ram_reg_bram_0),
        .I1(O[4]),
        .I2(ram_reg_bram_0_0),
        .I3(D[4]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [12]),
        .O(DINADIN[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_16__1
       (.I0(ram_reg_bram_0),
        .I1(O[3]),
        .I2(ram_reg_bram_0_0),
        .I3(D[3]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [11]),
        .O(DINADIN[3]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_17
       (.I0(ram_reg_bram_0),
        .I1(O[2]),
        .I2(ram_reg_bram_0_0),
        .I3(D[2]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [10]),
        .O(DINADIN[2]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_18
       (.I0(ram_reg_bram_0),
        .I1(O[1]),
        .I2(ram_reg_bram_0_0),
        .I3(D[1]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [9]),
        .O(DINADIN[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_19
       (.I0(ram_reg_bram_0),
        .I1(O[0]),
        .I2(ram_reg_bram_0_0),
        .I3(D[0]),
        .I4(p_Result_6_reg_2632),
        .I5(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 [8]),
        .O(DINADIN[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1
   (S,
    \accum_reg_V_0_1_1_reg_290_reg[15] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ,
    DSP_ALU_INST,
    ap_clk,
    img_src1_4216_dout,
    accum_reg_V_0_0_1_reg_301,
    cmp117_reg_1107_pp1_iter3_reg,
    Q,
    tmp_6_fu_648_p3,
    \accum_reg_V_0_1_1_reg_290_reg[15]_0 );
  output [7:0]S;
  output [7:0]\accum_reg_V_0_1_1_reg_290_reg[15] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]img_src1_4216_dout;
  input [15:0]accum_reg_V_0_0_1_reg_301;
  input cmp117_reg_1107_pp1_iter3_reg;
  input [7:0]Q;
  input [1:0]tmp_6_fu_648_p3;
  input [15:0]\accum_reg_V_0_1_1_reg_290_reg[15]_0 ;

  wire DSP_ALU_INST;
  wire [7:0]Q;
  wire [7:0]S;
  wire [15:0]accum_reg_V_0_0_1_reg_301;
  wire [7:0]\accum_reg_V_0_1_1_reg_290_reg[15] ;
  wire [15:0]\accum_reg_V_0_1_1_reg_290_reg[15]_0 ;
  wire ap_clk;
  wire cmp117_reg_1107_pp1_iter3_reg;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  wire [7:0]img_src1_4216_dout;
  wire [1:0]tmp_6_fu_648_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_35 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .Q(Q),
        .S(S),
        .accum_reg_V_0_0_1_reg_301(accum_reg_V_0_0_1_reg_301),
        .\accum_reg_V_0_1_1_reg_290_reg[15] (\accum_reg_V_0_1_1_reg_290_reg[15] ),
        .\accum_reg_V_0_1_1_reg_290_reg[15]_0 (\accum_reg_V_0_1_1_reg_290_reg[15]_0 ),
        .ap_clk(ap_clk),
        .cmp117_reg_1107_pp1_iter3_reg(cmp117_reg_1107_pp1_iter3_reg),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0] (\cmp117_reg_1107_pp1_iter3_reg_reg[0] ),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 (\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ),
        .img_src1_4216_dout(img_src1_4216_dout),
        .tmp_6_fu_648_p3(tmp_6_fu_648_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_32
   (S,
    \accum_reg_V_1_1_1_reg_268_reg[15] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ,
    DSP_ALU_INST,
    ap_clk,
    img_src1_4216_dout,
    accum_reg_V_1_0_1_reg_279,
    cmp117_reg_1107_pp1_iter3_reg,
    Q,
    tmp_6_fu_648_p3,
    \accum_reg_V_1_1_1_reg_268_reg[15]_0 );
  output [7:0]S;
  output [7:0]\accum_reg_V_1_1_1_reg_268_reg[15] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]img_src1_4216_dout;
  input [15:0]accum_reg_V_1_0_1_reg_279;
  input cmp117_reg_1107_pp1_iter3_reg;
  input [7:0]Q;
  input [1:0]tmp_6_fu_648_p3;
  input [15:0]\accum_reg_V_1_1_1_reg_268_reg[15]_0 ;

  wire DSP_ALU_INST;
  wire [7:0]Q;
  wire [7:0]S;
  wire [15:0]accum_reg_V_1_0_1_reg_279;
  wire [7:0]\accum_reg_V_1_1_1_reg_268_reg[15] ;
  wire [15:0]\accum_reg_V_1_1_1_reg_268_reg[15]_0 ;
  wire ap_clk;
  wire cmp117_reg_1107_pp1_iter3_reg;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  wire [7:0]img_src1_4216_dout;
  wire [1:0]tmp_6_fu_648_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_34 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .Q(Q),
        .S(S),
        .accum_reg_V_1_0_1_reg_279(accum_reg_V_1_0_1_reg_279),
        .\accum_reg_V_1_1_1_reg_268_reg[15] (\accum_reg_V_1_1_1_reg_268_reg[15] ),
        .\accum_reg_V_1_1_1_reg_268_reg[15]_0 (\accum_reg_V_1_1_1_reg_268_reg[15]_0 ),
        .ap_clk(ap_clk),
        .cmp117_reg_1107_pp1_iter3_reg(cmp117_reg_1107_pp1_iter3_reg),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0] (\cmp117_reg_1107_pp1_iter3_reg_reg[0] ),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 (\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ),
        .img_src1_4216_dout(img_src1_4216_dout),
        .tmp_6_fu_648_p3(tmp_6_fu_648_p3));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_33
   (\ap_CS_fsm_reg[3] ,
    S,
    \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ,
    ap_clk,
    img_src1_4216_dout,
    ap_block_pp1_stage0_subdone,
    Q,
    \accum_reg_V_2_0_1_reg_257_reg[15] ,
    cmp117_reg_1107_pp1_iter3_reg,
    \accum_reg_V_2_1_1_reg_246_reg[15] ,
    tmp_6_fu_648_p3,
    \accum_reg_V_2_1_1_reg_246_reg[15]_0 ,
    \accum_reg_V_2_0_1_reg_257_reg[7] ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_0 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_1 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_2 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_3 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_4 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_5 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_6 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_0 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_1 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_2 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_3 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_4 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_5 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_6 );
  output \ap_CS_fsm_reg[3] ;
  output [7:0]S;
  output [7:0]\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  input ap_clk;
  input [7:0]img_src1_4216_dout;
  input ap_block_pp1_stage0_subdone;
  input [0:0]Q;
  input \accum_reg_V_2_0_1_reg_257_reg[15] ;
  input cmp117_reg_1107_pp1_iter3_reg;
  input [7:0]\accum_reg_V_2_1_1_reg_246_reg[15] ;
  input [1:0]tmp_6_fu_648_p3;
  input [15:0]\accum_reg_V_2_1_1_reg_246_reg[15]_0 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7] ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_0 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_1 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_2 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_3 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_4 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_5 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_6 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_0 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_1 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_2 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_3 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_4 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_5 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_6 ;

  wire [0:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_2_0_1_reg_257_reg[15] ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_0 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_1 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_2 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_3 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_4 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_5 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_6 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7] ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_0 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_1 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_2 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_3 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_4 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_5 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_6 ;
  wire [7:0]\accum_reg_V_2_1_1_reg_246_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_246_reg[15]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire cmp117_reg_1107_pp1_iter3_reg;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  wire [7:0]img_src1_4216_dout;
  wire [7:0]\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ;
  wire [1:0]tmp_6_fu_648_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0 overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_U
       (.CEA2(\ap_CS_fsm_reg[3] ),
        .Q(Q),
        .S(S),
        .\accum_reg_V_2_0_1_reg_257_reg[15] (\accum_reg_V_2_0_1_reg_257_reg[15] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_0 (\accum_reg_V_2_0_1_reg_257_reg[15]_0 ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_1 (\accum_reg_V_2_0_1_reg_257_reg[15]_1 ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_2 (\accum_reg_V_2_0_1_reg_257_reg[15]_2 ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_3 (\accum_reg_V_2_0_1_reg_257_reg[15]_3 ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_4 (\accum_reg_V_2_0_1_reg_257_reg[15]_4 ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_5 (\accum_reg_V_2_0_1_reg_257_reg[15]_5 ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_6 (\accum_reg_V_2_0_1_reg_257_reg[15]_6 ),
        .\accum_reg_V_2_0_1_reg_257_reg[7] (\accum_reg_V_2_0_1_reg_257_reg[7] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_0 (\accum_reg_V_2_0_1_reg_257_reg[7]_0 ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_1 (\accum_reg_V_2_0_1_reg_257_reg[7]_1 ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_2 (\accum_reg_V_2_0_1_reg_257_reg[7]_2 ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_3 (\accum_reg_V_2_0_1_reg_257_reg[7]_3 ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_4 (\accum_reg_V_2_0_1_reg_257_reg[7]_4 ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_5 (\accum_reg_V_2_0_1_reg_257_reg[7]_5 ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_6 (\accum_reg_V_2_0_1_reg_257_reg[7]_6 ),
        .\accum_reg_V_2_1_1_reg_246_reg[15] (\accum_reg_V_2_1_1_reg_246_reg[15] ),
        .\accum_reg_V_2_1_1_reg_246_reg[15]_0 (\accum_reg_V_2_1_1_reg_246_reg[15]_0 ),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .cmp117_reg_1107_pp1_iter3_reg(cmp117_reg_1107_pp1_iter3_reg),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0] (\cmp117_reg_1107_pp1_iter3_reg_reg[0] ),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 (\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ),
        .img_src1_4216_dout(img_src1_4216_dout),
        .\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] (\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ),
        .tmp_6_fu_648_p3(tmp_6_fu_648_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0
   (CEA2,
    S,
    \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ,
    ap_clk,
    img_src1_4216_dout,
    ap_block_pp1_stage0_subdone,
    Q,
    \accum_reg_V_2_0_1_reg_257_reg[15] ,
    cmp117_reg_1107_pp1_iter3_reg,
    \accum_reg_V_2_1_1_reg_246_reg[15] ,
    tmp_6_fu_648_p3,
    \accum_reg_V_2_1_1_reg_246_reg[15]_0 ,
    \accum_reg_V_2_0_1_reg_257_reg[7] ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_0 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_1 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_2 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_3 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_4 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_5 ,
    \accum_reg_V_2_0_1_reg_257_reg[7]_6 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_0 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_1 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_2 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_3 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_4 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_5 ,
    \accum_reg_V_2_0_1_reg_257_reg[15]_6 );
  output CEA2;
  output [7:0]S;
  output [7:0]\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  input ap_clk;
  input [7:0]img_src1_4216_dout;
  input ap_block_pp1_stage0_subdone;
  input [0:0]Q;
  input \accum_reg_V_2_0_1_reg_257_reg[15] ;
  input cmp117_reg_1107_pp1_iter3_reg;
  input [7:0]\accum_reg_V_2_1_1_reg_246_reg[15] ;
  input [1:0]tmp_6_fu_648_p3;
  input [15:0]\accum_reg_V_2_1_1_reg_246_reg[15]_0 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7] ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_0 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_1 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_2 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_3 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_4 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_5 ;
  input \accum_reg_V_2_0_1_reg_257_reg[7]_6 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_0 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_1 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_2 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_3 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_4 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_5 ;
  input \accum_reg_V_2_0_1_reg_257_reg[15]_6 ;

  wire CEA2;
  wire [15:0]PB_out_V_2_1_fu_566_p4;
  wire [0:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_2_0_1_reg_257_reg[15] ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_0 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_1 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_2 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_3 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_4 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_5 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[15]_6 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7] ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_0 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_1 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_2 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_3 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_4 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_5 ;
  wire \accum_reg_V_2_0_1_reg_257_reg[7]_6 ;
  wire [7:0]\accum_reg_V_2_1_1_reg_246_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_246_reg[15]_0 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire cmp117_reg_1107_pp1_iter3_reg;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  wire [7:0]img_src1_4216_dout;
  wire [7:0]\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire [1:0]tmp_6_fu_648_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_18_fu_800_p2_carry__0_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[15]_5 ),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [5]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[13]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_18_fu_800_p2_carry__0_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[15]_4 ),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [4]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[12]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_18_fu_800_p2_carry__0_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[15]_3 ),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [3]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_18_fu_800_p2_carry__0_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[15]_2 ),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [2]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[10]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_18_fu_800_p2_carry__0_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[15]_1 ),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [1]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[9]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_18_fu_800_p2_carry__0_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[15]_0 ),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [0]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h22DDD2DD2222D222)) 
    add_ln211_18_fu_800_p2_carry__0_i_8
       (.I0(\accum_reg_V_2_0_1_reg_257_reg[15] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [7]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[15]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_18_fu_800_p2_carry__0_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[15]_6 ),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [6]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_2_1_fu_566_p4[14]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7]_5 ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[6]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [6]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7]_4 ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[5]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [5]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7]_3 ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[4]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [4]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7]_2 ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[3]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [3]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7]_1 ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[2]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7]_0 ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_16
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7] ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[0]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_18_fu_800_p2_carry_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_0_1_reg_257_reg[7]_6 ),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[7]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [7]));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    add_ln211_19_fu_842_p2_carry__0_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [13]),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [5]),
        .I3(tmp_6_fu_648_p3[0]),
        .I4(tmp_6_fu_648_p3[1]),
        .I5(PB_out_V_2_1_fu_566_p4[13]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    add_ln211_19_fu_842_p2_carry__0_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [12]),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [4]),
        .I3(tmp_6_fu_648_p3[0]),
        .I4(tmp_6_fu_648_p3[1]),
        .I5(PB_out_V_2_1_fu_566_p4[12]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    add_ln211_19_fu_842_p2_carry__0_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [11]),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [3]),
        .I3(tmp_6_fu_648_p3[0]),
        .I4(tmp_6_fu_648_p3[1]),
        .I5(PB_out_V_2_1_fu_566_p4[11]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    add_ln211_19_fu_842_p2_carry__0_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [10]),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [2]),
        .I3(tmp_6_fu_648_p3[0]),
        .I4(tmp_6_fu_648_p3[1]),
        .I5(PB_out_V_2_1_fu_566_p4[10]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    add_ln211_19_fu_842_p2_carry__0_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [9]),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [1]),
        .I3(tmp_6_fu_648_p3[0]),
        .I4(tmp_6_fu_648_p3[1]),
        .I5(PB_out_V_2_1_fu_566_p4[9]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    add_ln211_19_fu_842_p2_carry__0_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [8]),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [0]),
        .I3(tmp_6_fu_648_p3[0]),
        .I4(tmp_6_fu_648_p3[1]),
        .I5(PB_out_V_2_1_fu_566_p4[8]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    add_ln211_19_fu_842_p2_carry__0_i_8
       (.I0(\accum_reg_V_2_1_1_reg_246_reg[15] [7]),
        .I1(tmp_6_fu_648_p3[0]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_2_1_fu_566_p4[15]),
        .I4(cmp117_reg_1107_pp1_iter3_reg),
        .I5(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [15]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBBBBB4444444B444)) 
    add_ln211_19_fu_842_p2_carry__0_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [14]),
        .I2(\accum_reg_V_2_1_1_reg_246_reg[15] [6]),
        .I3(tmp_6_fu_648_p3[0]),
        .I4(tmp_6_fu_648_p3[1]),
        .I5(PB_out_V_2_1_fu_566_p4[14]),
        .O(\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] [6]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [6]),
        .I2(PB_out_V_2_1_fu_566_p4[6]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [5]),
        .I2(PB_out_V_2_1_fu_566_p4[5]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [4]),
        .I2(PB_out_V_2_1_fu_566_p4[4]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [3]),
        .I2(PB_out_V_2_1_fu_566_p4[3]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [2]),
        .I2(PB_out_V_2_1_fu_566_p4[2]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [1]),
        .I2(PB_out_V_2_1_fu_566_p4[1]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_16
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [0]),
        .I2(PB_out_V_2_1_fu_566_p4[0]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_19_fu_842_p2_carry_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_2_1_1_reg_246_reg[15]_0 [7]),
        .I2(PB_out_V_2_1_fu_566_p4[7]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln686_reg_1021[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(Q),
        .O(CEA2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_src1_4216_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],PB_out_V_2_1_fu_566_p4,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_34
   (S,
    \accum_reg_V_1_1_1_reg_268_reg[15] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ,
    DSP_ALU_INST,
    ap_clk,
    img_src1_4216_dout,
    accum_reg_V_1_0_1_reg_279,
    cmp117_reg_1107_pp1_iter3_reg,
    Q,
    tmp_6_fu_648_p3,
    \accum_reg_V_1_1_1_reg_268_reg[15]_0 );
  output [7:0]S;
  output [7:0]\accum_reg_V_1_1_1_reg_268_reg[15] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]img_src1_4216_dout;
  input [15:0]accum_reg_V_1_0_1_reg_279;
  input cmp117_reg_1107_pp1_iter3_reg;
  input [7:0]Q;
  input [1:0]tmp_6_fu_648_p3;
  input [15:0]\accum_reg_V_1_1_1_reg_268_reg[15]_0 ;

  wire DSP_ALU_INST;
  wire [15:0]PB_out_V_1_1_fu_557_p4;
  wire [7:0]Q;
  wire [7:0]S;
  wire [15:0]accum_reg_V_1_0_1_reg_279;
  wire [7:0]\accum_reg_V_1_1_1_reg_268_reg[15] ;
  wire [15:0]\accum_reg_V_1_1_1_reg_268_reg[15]_0 ;
  wire ap_clk;
  wire cmp117_reg_1107_pp1_iter3_reg;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  wire [7:0]img_src1_4216_dout;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire [1:0]tmp_6_fu_648_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_16_fu_716_p2_carry__0_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[13]),
        .I2(Q[5]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[13]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_16_fu_716_p2_carry__0_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[12]),
        .I2(Q[4]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[12]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_16_fu_716_p2_carry__0_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[11]),
        .I2(Q[3]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_16_fu_716_p2_carry__0_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[10]),
        .I2(Q[2]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[10]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_16_fu_716_p2_carry__0_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[9]),
        .I2(Q[1]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[9]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_16_fu_716_p2_carry__0_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[8]),
        .I2(Q[0]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h22DDD2DD2222D222)) 
    add_ln211_16_fu_716_p2_carry__0_i_8
       (.I0(accum_reg_V_1_0_1_reg_279[15]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .I2(Q[7]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[15]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_16_fu_716_p2_carry__0_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[14]),
        .I2(Q[6]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[14]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[6]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[6]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [6]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[5]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[5]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [5]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[4]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[4]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [4]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[3]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[3]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [3]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[2]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[2]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[1]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_16
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[0]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[0]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_16_fu_716_p2_carry_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_1_0_1_reg_279[7]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_1_1_fu_557_p4[7]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [7]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_17_fu_758_p2_carry__0_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [13]),
        .I2(Q[5]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[13]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [5]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_17_fu_758_p2_carry__0_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [12]),
        .I2(Q[4]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[12]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [4]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_17_fu_758_p2_carry__0_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [11]),
        .I2(Q[3]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[11]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [3]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_17_fu_758_p2_carry__0_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [10]),
        .I2(Q[2]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[10]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [2]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_17_fu_758_p2_carry__0_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [9]),
        .I2(Q[1]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[9]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [1]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_17_fu_758_p2_carry__0_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [8]),
        .I2(Q[0]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[8]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [0]));
  LUT6 #(
    .INIT(64'hDDD2DD2222D22222)) 
    add_ln211_17_fu_758_p2_carry__0_i_8
       (.I0(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [15]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .I2(Q[7]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[15]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [7]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_17_fu_758_p2_carry__0_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [14]),
        .I2(Q[6]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_1_1_fu_557_p4[14]),
        .O(\accum_reg_V_1_1_1_reg_268_reg[15] [6]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [6]),
        .I2(PB_out_V_1_1_fu_557_p4[6]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [5]),
        .I2(PB_out_V_1_1_fu_557_p4[5]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [4]),
        .I2(PB_out_V_1_1_fu_557_p4[4]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [3]),
        .I2(PB_out_V_1_1_fu_557_p4[3]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [2]),
        .I2(PB_out_V_1_1_fu_557_p4[2]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [1]),
        .I2(PB_out_V_1_1_fu_557_p4[1]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_16
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [0]),
        .I2(PB_out_V_1_1_fu_557_p4[0]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_17_fu_758_p2_carry_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_1_1_1_reg_268_reg[15]_0 [7]),
        .I2(PB_out_V_1_1_fu_557_p4[7]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [7]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_src1_4216_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],PB_out_V_1_1_fu_557_p4,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_DSP48_0_35
   (S,
    \accum_reg_V_0_1_1_reg_290_reg[15] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0] ,
    \cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ,
    DSP_ALU_INST,
    ap_clk,
    img_src1_4216_dout,
    accum_reg_V_0_0_1_reg_301,
    cmp117_reg_1107_pp1_iter3_reg,
    Q,
    tmp_6_fu_648_p3,
    \accum_reg_V_0_1_1_reg_290_reg[15]_0 );
  output [7:0]S;
  output [7:0]\accum_reg_V_0_1_1_reg_290_reg[15] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  output [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]img_src1_4216_dout;
  input [15:0]accum_reg_V_0_0_1_reg_301;
  input cmp117_reg_1107_pp1_iter3_reg;
  input [7:0]Q;
  input [1:0]tmp_6_fu_648_p3;
  input [15:0]\accum_reg_V_0_1_1_reg_290_reg[15]_0 ;

  wire DSP_ALU_INST;
  wire [15:0]PB_out_V_0_1_fu_548_p4;
  wire [7:0]Q;
  wire [7:0]S;
  wire [15:0]accum_reg_V_0_0_1_reg_301;
  wire [7:0]\accum_reg_V_0_1_1_reg_290_reg[15] ;
  wire [15:0]\accum_reg_V_0_1_1_reg_290_reg[15]_0 ;
  wire ap_clk;
  wire cmp117_reg_1107_pp1_iter3_reg;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0] ;
  wire [7:0]\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ;
  wire [7:0]img_src1_4216_dout;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire [1:0]tmp_6_fu_648_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_15_fu_674_p2_carry__0_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [13]),
        .I2(Q[5]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[13]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [5]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_15_fu_674_p2_carry__0_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [12]),
        .I2(Q[4]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[12]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [4]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_15_fu_674_p2_carry__0_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [11]),
        .I2(Q[3]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[11]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [3]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_15_fu_674_p2_carry__0_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [10]),
        .I2(Q[2]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[10]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [2]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_15_fu_674_p2_carry__0_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [9]),
        .I2(Q[1]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[9]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [1]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_15_fu_674_p2_carry__0_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [8]),
        .I2(Q[0]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[8]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [0]));
  LUT6 #(
    .INIT(64'hDDD2DD2222D22222)) 
    add_ln211_15_fu_674_p2_carry__0_i_8
       (.I0(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [15]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .I2(Q[7]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[15]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [7]));
  LUT6 #(
    .INIT(64'hBBB4BB4444B44444)) 
    add_ln211_15_fu_674_p2_carry__0_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [14]),
        .I2(Q[6]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[14]),
        .O(\accum_reg_V_0_1_1_reg_290_reg[15] [6]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [6]),
        .I2(PB_out_V_0_1_fu_548_p4[6]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [5]),
        .I2(PB_out_V_0_1_fu_548_p4[5]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [4]),
        .I2(PB_out_V_0_1_fu_548_p4[4]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [3]),
        .I2(PB_out_V_0_1_fu_548_p4[3]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [2]),
        .I2(PB_out_V_0_1_fu_548_p4[2]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [1]),
        .I2(PB_out_V_0_1_fu_548_p4[1]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_16
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [0]),
        .I2(PB_out_V_0_1_fu_548_p4[0]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hB444)) 
    add_ln211_15_fu_674_p2_carry_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(\accum_reg_V_0_1_1_reg_290_reg[15]_0 [7]),
        .I2(PB_out_V_0_1_fu_548_p4[7]),
        .I3(tmp_6_fu_648_p3[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_fu_620_p2_carry__0_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[13]),
        .I2(Q[5]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[13]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_fu_620_p2_carry__0_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[12]),
        .I2(Q[4]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[12]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_fu_620_p2_carry__0_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[11]),
        .I2(Q[3]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_fu_620_p2_carry__0_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[10]),
        .I2(Q[2]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[10]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_fu_620_p2_carry__0_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[9]),
        .I2(Q[1]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[9]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_fu_620_p2_carry__0_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[8]),
        .I2(Q[0]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[8]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h22DDD2DD2222D222)) 
    add_ln211_fu_620_p2_carry__0_i_8
       (.I0(accum_reg_V_0_0_1_reg_301[15]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .I2(Q[7]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[15]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h44BBB4BB4444B444)) 
    add_ln211_fu_620_p2_carry__0_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[14]),
        .I2(Q[6]),
        .I3(tmp_6_fu_648_p3[1]),
        .I4(tmp_6_fu_648_p3[0]),
        .I5(PB_out_V_0_1_fu_548_p4[14]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_10
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[6]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[6]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [6]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_11
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[5]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[5]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [5]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_12
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[4]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[4]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [4]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_13
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[3]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[3]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [3]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_14
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[2]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[2]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_15
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[1]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[1]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_16
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[0]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[0]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h4B44)) 
    add_ln211_fu_620_p2_carry_i_9
       (.I0(cmp117_reg_1107_pp1_iter3_reg),
        .I1(accum_reg_V_0_0_1_reg_301[7]),
        .I2(tmp_6_fu_648_p3[1]),
        .I3(PB_out_V_0_1_fu_548_p4[7]),
        .O(\cmp117_reg_1107_pp1_iter3_reg_reg[0] [7]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_src1_4216_dout}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],PB_out_V_0_1_fu_548_p4,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1
   (P,
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ,
    D,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_0_1_1_reg_487_reg[15] ,
    \accum_reg_V_0_0_1_reg_498_reg[15] ,
    \accum_reg_V_0_1_1_reg_487_reg[15]_0 ,
    Q,
    \accum_reg_V_0_1_1_reg_487_reg[15]_1 ,
    \accum_reg_V_0_0_1_reg_498_reg[7] ,
    \accum_reg_V_0_0_1_reg_498_reg[15]_0 );
  output [14:0]P;
  output [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;
  output [15:0]D;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_0_1_1_reg_487_reg[15] ;
  input [14:0]\accum_reg_V_0_0_1_reg_498_reg[15] ;
  input \accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  input [0:0]Q;
  input [15:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  input [7:0]\accum_reg_V_0_0_1_reg_498_reg[7] ;
  input [6:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [0:0]Q;
  wire [7:0]S;
  wire [14:0]\accum_reg_V_0_0_1_reg_498_reg[15] ;
  wire [6:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;
  wire [7:0]\accum_reg_V_0_0_1_reg_498_reg[7] ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15] ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  wire ap_clk;
  wire [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_23 overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_V_0_0_1_reg_498_reg[15] (\accum_reg_V_0_0_1_reg_498_reg[15] ),
        .\accum_reg_V_0_0_1_reg_498_reg[15]_0 (\accum_reg_V_0_0_1_reg_498_reg[15]_0 ),
        .\accum_reg_V_0_0_1_reg_498_reg[7] (\accum_reg_V_0_0_1_reg_498_reg[7] ),
        .\accum_reg_V_0_1_1_reg_487_reg[15] (\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_0 (\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_1 (\accum_reg_V_0_1_1_reg_487_reg[15]_1 ),
        .ap_clk(ap_clk),
        .\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep (\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_17ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_12
   (P,
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ,
    D,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_1_1_1_reg_465_reg[15] ,
    \accum_reg_V_1_0_1_reg_476_reg[15] ,
    \accum_reg_V_1_1_1_reg_465_reg[15]_0 ,
    Q,
    \accum_reg_V_1_1_1_reg_465_reg[15]_1 ,
    \accum_reg_V_1_0_1_reg_476_reg[7] ,
    \accum_reg_V_1_0_1_reg_476_reg[15]_0 );
  output [14:0]P;
  output [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;
  output [15:0]D;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_1_1_1_reg_465_reg[15] ;
  input [14:0]\accum_reg_V_1_0_1_reg_476_reg[15] ;
  input \accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  input [0:0]Q;
  input [15:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  input [7:0]\accum_reg_V_1_0_1_reg_476_reg[7] ;
  input [6:0]\accum_reg_V_1_0_1_reg_476_reg[15]_0 ;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [0:0]Q;
  wire [7:0]S;
  wire [14:0]\accum_reg_V_1_0_1_reg_476_reg[15] ;
  wire [6:0]\accum_reg_V_1_0_1_reg_476_reg[15]_0 ;
  wire [7:0]\accum_reg_V_1_0_1_reg_476_reg[7] ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  wire ap_clk;
  wire [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_22 overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .\accum_reg_V_1_0_1_reg_476_reg[15] (\accum_reg_V_1_0_1_reg_476_reg[15] ),
        .\accum_reg_V_1_0_1_reg_476_reg[15]_0 (\accum_reg_V_1_0_1_reg_476_reg[15]_0 ),
        .\accum_reg_V_1_0_1_reg_476_reg[7] (\accum_reg_V_1_0_1_reg_476_reg[7] ),
        .\accum_reg_V_1_1_1_reg_465_reg[15] (\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_0 (\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_1 (\accum_reg_V_1_1_1_reg_465_reg[15]_1 ),
        .ap_clk(ap_clk),
        .\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep (\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_17ns_16ns_32_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_13
   (P,
    A,
    \p_Val2_9_reg_321_reg[11] ,
    \Yaxis_overlap_en_reg_2627_reg[0] ,
    \p_Val2_8_reg_2617_reg[13] ,
    \p_Val2_9_reg_321_reg[15] ,
    \p_Val2_8_reg_2617_reg[12] ,
    \p_Val2_8_reg_2617_reg[15] ,
    p_Val2_8_reg_2617_reg_9_sp_1,
    p_Val2_8_reg_2617_reg_10_sp_1,
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ,
    D,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    Yaxis_overlap_en_2_reg_332,
    Yaxis_overlap_en_reg_2627,
    DSP_A_B_DATA_INST,
    p_Val2_8_reg_2617_reg,
    DSP_A_B_DATA_INST_0,
    Q,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_3__3,
    ap_enable_reg_pp1_iter5,
    \Yaxis_overlap_en_reg_2627_reg[0]_i_3 ,
    DSP_A_B_DATA_INST_2,
    \accum_reg_V_2_1_1_reg_443_reg[15] ,
    \accum_reg_V_2_0_1_reg_454_reg[15] ,
    cmp117_reg_2422_pp1_iter6_reg,
    \accum_reg_V_2_0_1_reg_454_reg[15]_0 ,
    \accum_reg_V_2_1_1_reg_443_reg[15]_0 ,
    \accum_reg_V_2_0_1_reg_454_reg[7] ,
    \accum_reg_V_2_0_1_reg_454_reg[15]_1 );
  output [14:0]P;
  output [6:0]A;
  output \p_Val2_9_reg_321_reg[11] ;
  output \Yaxis_overlap_en_reg_2627_reg[0] ;
  output \p_Val2_8_reg_2617_reg[13] ;
  output [1:0]\p_Val2_9_reg_321_reg[15] ;
  output \p_Val2_8_reg_2617_reg[12] ;
  output \p_Val2_8_reg_2617_reg[15] ;
  output p_Val2_8_reg_2617_reg_9_sp_1;
  output p_Val2_8_reg_2617_reg_10_sp_1;
  output [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ;
  output [15:0]D;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [9:0]DSP_ALU_INST_1;
  input Yaxis_overlap_en_2_reg_332;
  input Yaxis_overlap_en_reg_2627;
  input DSP_A_B_DATA_INST;
  input [10:0]p_Val2_8_reg_2617_reg;
  input DSP_A_B_DATA_INST_0;
  input [10:0]Q;
  input DSP_A_B_DATA_INST_1;
  input p_reg_reg_i_3__3;
  input ap_enable_reg_pp1_iter5;
  input \Yaxis_overlap_en_reg_2627_reg[0]_i_3 ;
  input DSP_A_B_DATA_INST_2;
  input \accum_reg_V_2_1_1_reg_443_reg[15] ;
  input [14:0]\accum_reg_V_2_0_1_reg_454_reg[15] ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [0:0]\accum_reg_V_2_0_1_reg_454_reg[15]_0 ;
  input [15:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  input [7:0]\accum_reg_V_2_0_1_reg_454_reg[7] ;
  input [6:0]\accum_reg_V_2_0_1_reg_454_reg[15]_1 ;

  wire [6:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [9:0]DSP_ALU_INST_1;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [14:0]P;
  wire [10:0]Q;
  wire [7:0]S;
  wire Yaxis_overlap_en_2_reg_332;
  wire Yaxis_overlap_en_reg_2627;
  wire \Yaxis_overlap_en_reg_2627_reg[0] ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3 ;
  wire [14:0]\accum_reg_V_2_0_1_reg_454_reg[15] ;
  wire [0:0]\accum_reg_V_2_0_1_reg_454_reg[15]_0 ;
  wire [6:0]\accum_reg_V_2_0_1_reg_454_reg[15]_1 ;
  wire [7:0]\accum_reg_V_2_0_1_reg_454_reg[7] ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ;
  wire [10:0]p_Val2_8_reg_2617_reg;
  wire \p_Val2_8_reg_2617_reg[12] ;
  wire \p_Val2_8_reg_2617_reg[13] ;
  wire \p_Val2_8_reg_2617_reg[15] ;
  wire p_Val2_8_reg_2617_reg_10_sn_1;
  wire p_Val2_8_reg_2617_reg_9_sn_1;
  wire \p_Val2_9_reg_321_reg[11] ;
  wire [1:0]\p_Val2_9_reg_321_reg[15] ;
  wire p_reg_reg_i_3__3;

  assign p_Val2_8_reg_2617_reg_10_sp_1 = p_Val2_8_reg_2617_reg_10_sn_1;
  assign p_Val2_8_reg_2617_reg_9_sp_1 = p_Val2_8_reg_2617_reg_9_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4 overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .S(S),
        .Yaxis_overlap_en_2_reg_332(Yaxis_overlap_en_2_reg_332),
        .Yaxis_overlap_en_reg_2627(Yaxis_overlap_en_reg_2627),
        .\Yaxis_overlap_en_reg_2627_reg[0] (\Yaxis_overlap_en_reg_2627_reg[0] ),
        .\Yaxis_overlap_en_reg_2627_reg[0]_i_3 (\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .\accum_reg_V_2_0_1_reg_454_reg[15] (\accum_reg_V_2_0_1_reg_454_reg[15] ),
        .\accum_reg_V_2_0_1_reg_454_reg[15]_0 (\accum_reg_V_2_0_1_reg_454_reg[15]_0 ),
        .\accum_reg_V_2_0_1_reg_454_reg[15]_1 (\accum_reg_V_2_0_1_reg_454_reg[15]_1 ),
        .\accum_reg_V_2_0_1_reg_454_reg[7] (\accum_reg_V_2_0_1_reg_454_reg[7] ),
        .\accum_reg_V_2_1_1_reg_443_reg[15] (\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .\accum_reg_V_2_1_1_reg_443_reg[15]_0 (\accum_reg_V_2_1_1_reg_443_reg[15]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 (\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ),
        .p_Val2_8_reg_2617_reg(p_Val2_8_reg_2617_reg),
        .\p_Val2_8_reg_2617_reg[12] (\p_Val2_8_reg_2617_reg[12] ),
        .\p_Val2_8_reg_2617_reg[13] (\p_Val2_8_reg_2617_reg[13] ),
        .\p_Val2_8_reg_2617_reg[15] (\p_Val2_8_reg_2617_reg[15] ),
        .p_Val2_8_reg_2617_reg_10_sp_1(p_Val2_8_reg_2617_reg_10_sn_1),
        .p_Val2_8_reg_2617_reg_9_sp_1(p_Val2_8_reg_2617_reg_9_sn_1),
        .\p_Val2_9_reg_321_reg[11] (\p_Val2_9_reg_321_reg[11] ),
        .\p_Val2_9_reg_321_reg[15] (\p_Val2_9_reg_321_reg[15] ),
        .p_reg_reg_i_3__3(p_reg_reg_i_3__3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4
   (P,
    A,
    \p_Val2_9_reg_321_reg[11] ,
    \Yaxis_overlap_en_reg_2627_reg[0] ,
    \p_Val2_8_reg_2617_reg[13] ,
    \p_Val2_9_reg_321_reg[15] ,
    \p_Val2_8_reg_2617_reg[12] ,
    \p_Val2_8_reg_2617_reg[15] ,
    p_Val2_8_reg_2617_reg_9_sp_1,
    p_Val2_8_reg_2617_reg_10_sp_1,
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ,
    D,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    Yaxis_overlap_en_2_reg_332,
    Yaxis_overlap_en_reg_2627,
    DSP_A_B_DATA_INST,
    p_Val2_8_reg_2617_reg,
    DSP_A_B_DATA_INST_0,
    Q,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_3__3,
    ap_enable_reg_pp1_iter5,
    \Yaxis_overlap_en_reg_2627_reg[0]_i_3 ,
    DSP_A_B_DATA_INST_2,
    \accum_reg_V_2_1_1_reg_443_reg[15] ,
    \accum_reg_V_2_0_1_reg_454_reg[15] ,
    cmp117_reg_2422_pp1_iter6_reg,
    \accum_reg_V_2_0_1_reg_454_reg[15]_0 ,
    \accum_reg_V_2_1_1_reg_443_reg[15]_0 ,
    \accum_reg_V_2_0_1_reg_454_reg[7] ,
    \accum_reg_V_2_0_1_reg_454_reg[15]_1 );
  output [14:0]P;
  output [6:0]A;
  output \p_Val2_9_reg_321_reg[11] ;
  output \Yaxis_overlap_en_reg_2627_reg[0] ;
  output \p_Val2_8_reg_2617_reg[13] ;
  output [1:0]\p_Val2_9_reg_321_reg[15] ;
  output \p_Val2_8_reg_2617_reg[12] ;
  output \p_Val2_8_reg_2617_reg[15] ;
  output p_Val2_8_reg_2617_reg_9_sp_1;
  output p_Val2_8_reg_2617_reg_10_sp_1;
  output [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ;
  output [15:0]D;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [9:0]DSP_ALU_INST_1;
  input Yaxis_overlap_en_2_reg_332;
  input Yaxis_overlap_en_reg_2627;
  input DSP_A_B_DATA_INST;
  input [10:0]p_Val2_8_reg_2617_reg;
  input DSP_A_B_DATA_INST_0;
  input [10:0]Q;
  input DSP_A_B_DATA_INST_1;
  input p_reg_reg_i_3__3;
  input ap_enable_reg_pp1_iter5;
  input \Yaxis_overlap_en_reg_2627_reg[0]_i_3 ;
  input DSP_A_B_DATA_INST_2;
  input \accum_reg_V_2_1_1_reg_443_reg[15] ;
  input [14:0]\accum_reg_V_2_0_1_reg_454_reg[15] ;
  input cmp117_reg_2422_pp1_iter6_reg;
  input [0:0]\accum_reg_V_2_0_1_reg_454_reg[15]_0 ;
  input [15:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  input [7:0]\accum_reg_V_2_0_1_reg_454_reg[7] ;
  input [6:0]\accum_reg_V_2_0_1_reg_454_reg[15]_1 ;

  wire [6:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [9:0]DSP_ALU_INST_1;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [14:0]P;
  wire [15:15]PB_out_V_2_1_fu_1496_p4;
  wire [10:0]Q;
  wire [7:0]S;
  wire Yaxis_overlap_en_2_reg_332;
  wire Yaxis_overlap_en_reg_2627;
  wire \Yaxis_overlap_en_reg_2627_reg[0] ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3 ;
  wire \accum_reg_V_2_0_1_reg_454[15]_i_9_n_2 ;
  wire [14:0]\accum_reg_V_2_0_1_reg_454_reg[15] ;
  wire [0:0]\accum_reg_V_2_0_1_reg_454_reg[15]_0 ;
  wire [6:0]\accum_reg_V_2_0_1_reg_454_reg[15]_1 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_9 ;
  wire [7:0]\accum_reg_V_2_0_1_reg_454_reg[7] ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_9 ;
  wire \accum_reg_V_2_1_1_reg_443_reg[15] ;
  wire [15:0]\accum_reg_V_2_1_1_reg_443_reg[15]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter5;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ;
  wire [14:0]p_7_in;
  wire [10:0]p_Val2_8_reg_2617_reg;
  wire \p_Val2_8_reg_2617_reg[12] ;
  wire \p_Val2_8_reg_2617_reg[13] ;
  wire \p_Val2_8_reg_2617_reg[15] ;
  wire p_Val2_8_reg_2617_reg_10_sn_1;
  wire p_Val2_8_reg_2617_reg_9_sn_1;
  wire \p_Val2_9_reg_321_reg[11] ;
  wire [1:0]\p_Val2_9_reg_321_reg[15] ;
  wire p_reg_reg_i_3__3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_accum_reg_V_2_0_1_reg_454_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  assign p_Val2_8_reg_2617_reg_10_sp_1 = p_Val2_8_reg_2617_reg_10_sn_1;
  assign p_Val2_8_reg_2617_reg_9_sp_1 = p_Val2_8_reg_2617_reg_9_sn_1;
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_16 
       (.I0(p_Val2_8_reg_2617_reg[5]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I3(Q[5]),
        .O(p_Val2_8_reg_2617_reg_10_sn_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Yaxis_overlap_en_reg_2627[0]_i_10 
       (.I0(p_Val2_8_reg_2617_reg[4]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I3(Q[4]),
        .O(p_Val2_8_reg_2617_reg_9_sn_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_2 
       (.I0(P[14]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [14]),
        .O(p_7_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_3 
       (.I0(P[13]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [13]),
        .O(p_7_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_4 
       (.I0(P[12]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [12]),
        .O(p_7_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_5 
       (.I0(P[11]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [11]),
        .O(p_7_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_6 
       (.I0(P[10]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [10]),
        .O(p_7_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_7 
       (.I0(P[9]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [9]),
        .O(p_7_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_8 
       (.I0(P[8]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [8]),
        .O(p_7_in[8]));
  LUT4 #(
    .INIT(16'hB444)) 
    \accum_reg_V_2_0_1_reg_454[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(\accum_reg_V_2_0_1_reg_454_reg[15]_0 ),
        .I2(PB_out_V_2_1_fu_1496_p4),
        .I3(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .O(\accum_reg_V_2_0_1_reg_454[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_2 
       (.I0(P[7]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [7]),
        .O(p_7_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_3 
       (.I0(P[6]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [6]),
        .O(p_7_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_4 
       (.I0(P[5]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [5]),
        .O(p_7_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_5 
       (.I0(P[4]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [4]),
        .O(p_7_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_6 
       (.I0(P[3]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [3]),
        .O(p_7_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_7 
       (.I0(P[2]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [2]),
        .O(p_7_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_8 
       (.I0(P[1]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [1]),
        .O(p_7_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_2_0_1_reg_454[7]_i_9 
       (.I0(P[0]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [0]),
        .O(p_7_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_0_1_reg_454_reg[15]_i_1 
       (.CI(\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_2_0_1_reg_454_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_3 ,\accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_4 ,\accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_5 ,\accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_6 ,\accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_7 ,\accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_8 ,\accum_reg_V_2_0_1_reg_454_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_7_in[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_2_0_1_reg_454[15]_i_9_n_2 ,\accum_reg_V_2_0_1_reg_454_reg[15]_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_2_0_1_reg_454_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_2 ,\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_3 ,\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_4 ,\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_5 ,\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_6 ,\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_7 ,\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_8 ,\accum_reg_V_2_0_1_reg_454_reg[7]_i_1_n_9 }),
        .DI(p_7_in[7:0]),
        .O(D[7:0]),
        .S(\accum_reg_V_2_0_1_reg_454_reg[7] ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_10 
       (.I0(P[14]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [14]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [14]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_11 
       (.I0(P[13]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [13]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [13]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_12 
       (.I0(P[12]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [12]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [12]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_13 
       (.I0(P[11]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [11]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [11]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_14 
       (.I0(P[10]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [10]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [10]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_15 
       (.I0(P[9]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [9]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [9]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_16 
       (.I0(P[8]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [8]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [8]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [0]));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_V_2_1_1_reg_443[15]_i_9 
       (.I0(cmp117_reg_2422_pp1_iter6_reg),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [15]),
        .I2(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I3(PB_out_V_2_1_fu_1496_p4),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_10 
       (.I0(P[7]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [7]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_11 
       (.I0(P[6]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [6]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_12 
       (.I0(P[5]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [5]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_13 
       (.I0(P[4]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [4]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_14 
       (.I0(P[3]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [3]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_15 
       (.I0(P[2]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [2]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_16 
       (.I0(P[1]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [1]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_2_1_1_reg_443[7]_i_17 
       (.I0(P[0]),
        .I1(\accum_reg_V_2_1_1_reg_443_reg[15] ),
        .I2(\accum_reg_V_2_0_1_reg_454_reg[15] [0]),
        .I3(cmp117_reg_2422_pp1_iter6_reg),
        .I4(\accum_reg_V_2_1_1_reg_443_reg[15]_0 [0]),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[6:5],DSP_ALU_INST_1[9],A[4:3],DSP_ALU_INST_1[8:3],A[2],DSP_ALU_INST_1[2:1],A[1:0],DSP_ALU_INST_1[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],PB_out_V_2_1_fu_1496_p4,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    p_reg_reg_i_1
       (.I0(\p_Val2_9_reg_321_reg[15] [1]),
        .I1(\p_Val2_8_reg_2617_reg[13] ),
        .I2(\p_Val2_9_reg_321_reg[11] ),
        .I3(\p_Val2_8_reg_2617_reg[12] ),
        .I4(\p_Val2_9_reg_321_reg[15] [0]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h0CC00A0A0CC0A0A0)) 
    p_reg_reg_i_12
       (.I0(Yaxis_overlap_en_2_reg_332),
        .I1(Yaxis_overlap_en_reg_2627),
        .I2(DSP_A_B_DATA_INST),
        .I3(p_Val2_8_reg_2617_reg[3]),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(Q[3]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hC0AAC0000C000CAA)) 
    p_reg_reg_i_15
       (.I0(Yaxis_overlap_en_2_reg_332),
        .I1(Yaxis_overlap_en_reg_2627),
        .I2(p_Val2_8_reg_2617_reg[2]),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(Q[2]),
        .I5(DSP_A_B_DATA_INST_2),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hB8748B47FFFFFFFF)) 
    p_reg_reg_i_16
       (.I0(p_Val2_8_reg_2617_reg[1]),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(Q[1]),
        .I3(p_Val2_8_reg_2617_reg[0]),
        .I4(Q[0]),
        .I5(\Yaxis_overlap_en_reg_2627_reg[0] ),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_18
       (.I0(p_Val2_8_reg_2617_reg[8]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I3(Q[8]),
        .O(\p_Val2_8_reg_2617_reg[13] ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2000000)) 
    p_reg_reg_i_19
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(p_Val2_8_reg_2617_reg[6]),
        .I3(p_Val2_8_reg_2617_reg_9_sn_1),
        .I4(p_reg_reg_i_3__3),
        .I5(p_Val2_8_reg_2617_reg_10_sn_1),
        .O(\p_Val2_9_reg_321_reg[11] ));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_1__0
       (.I0(Q[10]),
        .I1(p_Val2_8_reg_2617_reg[10]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[15] [1]));
  LUT6 #(
    .INIT(64'h2222222A88888880)) 
    p_reg_reg_i_2
       (.I0(\Yaxis_overlap_en_reg_2627_reg[0] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(\p_Val2_8_reg_2617_reg[12] ),
        .I3(\p_Val2_9_reg_321_reg[11] ),
        .I4(\p_Val2_8_reg_2617_reg[13] ),
        .I5(\p_Val2_8_reg_2617_reg[15] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_20
       (.I0(p_Val2_8_reg_2617_reg[7]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I3(Q[7]),
        .O(\p_Val2_8_reg_2617_reg[12] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_21
       (.I0(Yaxis_overlap_en_reg_2627),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I3(Yaxis_overlap_en_2_reg_332),
        .O(\Yaxis_overlap_en_reg_2627_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    p_reg_reg_i_23
       (.I0(p_Val2_8_reg_2617_reg[10]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I3(Q[10]),
        .O(\p_Val2_8_reg_2617_reg[15] ));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    p_reg_reg_i_2__0
       (.I0(Q[9]),
        .I1(p_Val2_8_reg_2617_reg[9]),
        .I2(Yaxis_overlap_en_2_reg_332),
        .I3(\Yaxis_overlap_en_reg_2627_reg[0]_i_3 ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(Yaxis_overlap_en_reg_2627),
        .O(\p_Val2_9_reg_321_reg[15] [0]));
  LUT6 #(
    .INIT(64'h000002A2AAAAA808)) 
    p_reg_reg_i_4
       (.I0(\Yaxis_overlap_en_reg_2627_reg[0] ),
        .I1(Q[7]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(p_Val2_8_reg_2617_reg[7]),
        .I4(\p_Val2_9_reg_321_reg[11] ),
        .I5(\p_Val2_8_reg_2617_reg[13] ),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h0CC00A0A0CC0A0A0)) 
    p_reg_reg_i_5
       (.I0(Yaxis_overlap_en_2_reg_332),
        .I1(Yaxis_overlap_en_reg_2627),
        .I2(\p_Val2_9_reg_321_reg[11] ),
        .I3(p_Val2_8_reg_2617_reg[7]),
        .I4(DSP_A_B_DATA_INST_0),
        .I5(Q[7]),
        .O(A[3]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_22
   (P,
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ,
    D,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_1_1_1_reg_465_reg[15] ,
    \accum_reg_V_1_0_1_reg_476_reg[15] ,
    \accum_reg_V_1_1_1_reg_465_reg[15]_0 ,
    Q,
    \accum_reg_V_1_1_1_reg_465_reg[15]_1 ,
    \accum_reg_V_1_0_1_reg_476_reg[7] ,
    \accum_reg_V_1_0_1_reg_476_reg[15]_0 );
  output [14:0]P;
  output [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;
  output [15:0]D;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_1_1_1_reg_465_reg[15] ;
  input [14:0]\accum_reg_V_1_0_1_reg_476_reg[15] ;
  input \accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  input [0:0]Q;
  input [15:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  input [7:0]\accum_reg_V_1_0_1_reg_476_reg[7] ;
  input [6:0]\accum_reg_V_1_0_1_reg_476_reg[15]_0 ;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [15:15]PB_out_V_1_1_fu_1487_p4;
  wire [0:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_1_0_1_reg_476[15]_i_9_n_2 ;
  wire [14:0]\accum_reg_V_1_0_1_reg_476_reg[15] ;
  wire [6:0]\accum_reg_V_1_0_1_reg_476_reg[15]_0 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_3 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_4 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_5 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_6 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_7 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_8 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_9 ;
  wire [7:0]\accum_reg_V_1_0_1_reg_476_reg[7] ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_9 ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15] ;
  wire \accum_reg_V_1_1_1_reg_465_reg[15]_0 ;
  wire [15:0]\accum_reg_V_1_1_1_reg_465_reg[15]_1 ;
  wire ap_clk;
  wire [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;
  wire [14:0]p_9_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_accum_reg_V_1_0_1_reg_476_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_2 
       (.I0(P[14]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [14]),
        .O(p_9_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_3 
       (.I0(P[13]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [13]),
        .O(p_9_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_4 
       (.I0(P[12]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [12]),
        .O(p_9_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_5 
       (.I0(P[11]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [11]),
        .O(p_9_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_6 
       (.I0(P[10]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [10]),
        .O(p_9_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_7 
       (.I0(P[9]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [9]),
        .O(p_9_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_8 
       (.I0(P[8]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [8]),
        .O(p_9_in[8]));
  LUT4 #(
    .INIT(16'hB444)) 
    \accum_reg_V_1_0_1_reg_476[15]_i_9 
       (.I0(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I1(Q),
        .I2(PB_out_V_1_1_fu_1487_p4),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .O(\accum_reg_V_1_0_1_reg_476[15]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_2 
       (.I0(P[7]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [7]),
        .O(p_9_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_3 
       (.I0(P[6]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [6]),
        .O(p_9_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_4 
       (.I0(P[5]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [5]),
        .O(p_9_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_5 
       (.I0(P[4]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [4]),
        .O(p_9_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_6 
       (.I0(P[3]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [3]),
        .O(p_9_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_7 
       (.I0(P[2]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [2]),
        .O(p_9_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_8 
       (.I0(P[1]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [1]),
        .O(p_9_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_1_0_1_reg_476[7]_i_9 
       (.I0(P[0]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [0]),
        .O(p_9_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_0_1_reg_476_reg[15]_i_1 
       (.CI(\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_1_0_1_reg_476_reg[15]_i_1_CO_UNCONNECTED [7],\accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_3 ,\accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_4 ,\accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_5 ,\accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_6 ,\accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_7 ,\accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_8 ,\accum_reg_V_1_0_1_reg_476_reg[15]_i_1_n_9 }),
        .DI({1'b0,p_9_in[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_1_0_1_reg_476[15]_i_9_n_2 ,\accum_reg_V_1_0_1_reg_476_reg[15]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_1_0_1_reg_476_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_2 ,\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_3 ,\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_4 ,\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_5 ,\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_6 ,\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_7 ,\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_8 ,\accum_reg_V_1_0_1_reg_476_reg[7]_i_1_n_9 }),
        .DI(p_9_in[7:0]),
        .O(D[7:0]),
        .S(\accum_reg_V_1_0_1_reg_476_reg[7] ));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_10 
       (.I0(P[14]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [14]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [14]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_11 
       (.I0(P[13]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [13]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [13]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_12 
       (.I0(P[12]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [12]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [12]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_13 
       (.I0(P[11]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [11]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [11]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_14 
       (.I0(P[10]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [10]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [10]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_15 
       (.I0(P[9]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [9]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [9]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_16 
       (.I0(P[8]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [8]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [8]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [0]));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_V_1_1_1_reg_465[15]_i_9 
       (.I0(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [15]),
        .I2(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I3(PB_out_V_1_1_fu_1487_p4),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_10 
       (.I0(P[7]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [7]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_11 
       (.I0(P[6]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [6]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_12 
       (.I0(P[5]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [5]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_13 
       (.I0(P[4]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [4]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_14 
       (.I0(P[3]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [3]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_15 
       (.I0(P[2]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [2]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_16 
       (.I0(P[1]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [1]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_1_1_1_reg_465[7]_i_17 
       (.I0(P[0]),
        .I1(\accum_reg_V_1_1_1_reg_465_reg[15] ),
        .I2(\accum_reg_V_1_0_1_reg_476_reg[15] [0]),
        .I3(\accum_reg_V_1_1_1_reg_465_reg[15]_0 ),
        .I4(\accum_reg_V_1_1_1_reg_465_reg[15]_1 [0]),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],PB_out_V_1_1_fu_1487_p4,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_DSP48_4_23
   (P,
    \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ,
    D,
    S,
    DSP_ALU_INST,
    ap_clk,
    DSP_ALU_INST_0,
    A,
    \accum_reg_V_0_1_1_reg_487_reg[15] ,
    \accum_reg_V_0_0_1_reg_498_reg[15] ,
    \accum_reg_V_0_1_1_reg_487_reg[15]_0 ,
    Q,
    \accum_reg_V_0_1_1_reg_487_reg[15]_1 ,
    \accum_reg_V_0_0_1_reg_498_reg[7] ,
    \accum_reg_V_0_0_1_reg_498_reg[15]_0 );
  output [14:0]P;
  output [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;
  output [15:0]D;
  output [7:0]S;
  input DSP_ALU_INST;
  input ap_clk;
  input [15:0]DSP_ALU_INST_0;
  input [16:0]A;
  input \accum_reg_V_0_1_1_reg_487_reg[15] ;
  input [14:0]\accum_reg_V_0_0_1_reg_498_reg[15] ;
  input \accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  input [0:0]Q;
  input [15:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  input [7:0]\accum_reg_V_0_0_1_reg_498_reg[7] ;
  input [6:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;

  wire [16:0]A;
  wire [15:0]D;
  wire DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [14:0]P;
  wire [15:15]PB_out_V_0_1_fu_1478_p4;
  wire [0:0]Q;
  wire [7:0]S;
  wire \accum_reg_V_0_0_1_reg_498[15]_i_11_n_2 ;
  wire [14:0]\accum_reg_V_0_0_1_reg_498_reg[15] ;
  wire [6:0]\accum_reg_V_0_0_1_reg_498_reg[15]_0 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_3 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_4 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_5 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_6 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_7 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_8 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_9 ;
  wire [7:0]\accum_reg_V_0_0_1_reg_498_reg[7] ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_2 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_3 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_4 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_5 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_6 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_7 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_8 ;
  wire \accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_9 ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15] ;
  wire \accum_reg_V_0_1_1_reg_487_reg[15]_0 ;
  wire [15:0]\accum_reg_V_0_1_1_reg_487_reg[15]_1 ;
  wire ap_clk;
  wire [7:0]\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ;
  wire [14:0]p_11_in;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:7]\NLW_accum_reg_V_0_0_1_reg_498_reg[15]_i_3_CO_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_10 
       (.I0(P[8]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [8]),
        .O(p_11_in[8]));
  LUT4 #(
    .INIT(16'hB444)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_11 
       (.I0(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I1(Q),
        .I2(PB_out_V_0_1_fu_1478_p4),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .O(\accum_reg_V_0_0_1_reg_498[15]_i_11_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_4 
       (.I0(P[14]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [14]),
        .O(p_11_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_5 
       (.I0(P[13]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [13]),
        .O(p_11_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_6 
       (.I0(P[12]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [12]),
        .O(p_11_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_7 
       (.I0(P[11]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [11]),
        .O(p_11_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_8 
       (.I0(P[10]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [10]),
        .O(p_11_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_9 
       (.I0(P[9]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [9]),
        .O(p_11_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_2 
       (.I0(P[7]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [7]),
        .O(p_11_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_3 
       (.I0(P[6]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [6]),
        .O(p_11_in[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_4 
       (.I0(P[5]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [5]),
        .O(p_11_in[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_5 
       (.I0(P[4]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [4]),
        .O(p_11_in[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_6 
       (.I0(P[3]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [3]),
        .O(p_11_in[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_7 
       (.I0(P[2]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [2]),
        .O(p_11_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_8 
       (.I0(P[1]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [1]),
        .O(p_11_in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \accum_reg_V_0_0_1_reg_498[7]_i_9 
       (.I0(P[0]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [0]),
        .O(p_11_in[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_0_1_reg_498_reg[15]_i_3 
       (.CI(\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_accum_reg_V_0_0_1_reg_498_reg[15]_i_3_CO_UNCONNECTED [7],\accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_3 ,\accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_4 ,\accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_5 ,\accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_6 ,\accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_7 ,\accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_8 ,\accum_reg_V_0_0_1_reg_498_reg[15]_i_3_n_9 }),
        .DI({1'b0,p_11_in[14:8]}),
        .O(D[15:8]),
        .S({\accum_reg_V_0_0_1_reg_498[15]_i_11_n_2 ,\accum_reg_V_0_0_1_reg_498_reg[15]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \accum_reg_V_0_0_1_reg_498_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_2 ,\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_3 ,\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_4 ,\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_5 ,\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_6 ,\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_7 ,\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_8 ,\accum_reg_V_0_0_1_reg_498_reg[7]_i_1_n_9 }),
        .DI(p_11_in[7:0]),
        .O(D[7:0]),
        .S(\accum_reg_V_0_0_1_reg_498_reg[7] ));
  LUT4 #(
    .INIT(16'h4B44)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_10 
       (.I0(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [15]),
        .I2(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I3(PB_out_V_0_1_fu_1478_p4),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_11 
       (.I0(P[14]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [14]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [14]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_12 
       (.I0(P[13]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [13]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [13]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_13 
       (.I0(P[12]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [12]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [12]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_14 
       (.I0(P[11]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [11]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [11]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_15 
       (.I0(P[10]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [10]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [10]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_16 
       (.I0(P[9]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [9]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [9]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_17 
       (.I0(P[8]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [8]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [8]),
        .O(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep [0]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_10 
       (.I0(P[7]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [7]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [7]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_11 
       (.I0(P[6]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [6]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [6]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_12 
       (.I0(P[5]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [5]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [5]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_13 
       (.I0(P[4]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [4]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [4]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_14 
       (.I0(P[3]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [3]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [3]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_15 
       (.I0(P[2]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [2]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_16 
       (.I0(P[1]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [1]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hE21DE2E2)) 
    \accum_reg_V_0_1_1_reg_487[7]_i_17 
       (.I0(P[0]),
        .I1(\accum_reg_V_0_1_1_reg_487_reg[15] ),
        .I2(\accum_reg_V_0_0_1_reg_498_reg[15] [0]),
        .I3(\accum_reg_V_0_1_1_reg_487_reg[15]_0 ),
        .I4(\accum_reg_V_0_1_1_reg_487_reg[15]_1 [0]),
        .O(S[0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,DSP_ALU_INST_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:32],PB_out_V_0_1_fu_1478_p4,P,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1
   (P,
    \phi_ln695_fu_176_reg[13] ,
    DSP_ALU_INST,
    ap_clk,
    Q,
    A,
    CO,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    phi_ln695_fu_176_reg,
    DSP_A_B_DATA_INST_2);
  output [15:0]P;
  output [5:0]\phi_ln695_fu_176_reg[13] ;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]Q;
  input [8:0]A;
  input [0:0]CO;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [5:0]phi_ln695_fu_176_reg;
  input DSP_A_B_DATA_INST_2;

  wire [8:0]A;
  wire [0:0]CO;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [5:0]phi_ln695_fu_176_reg;
  wire [5:0]\phi_ln695_fu_176_reg[13] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_21 overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_U
       (.A(A),
        .CO(CO),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .phi_ln695_fu_176_reg(phi_ln695_fu_176_reg),
        .\phi_ln695_fu_176_reg[13] (\phi_ln695_fu_176_reg[13] ));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_8ns_16ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_14
   (P,
    DSP_ALU_INST,
    ap_clk,
    Q,
    A);
  output [15:0]P;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]Q;
  input [14:0]A;

  wire [14:0]A;
  wire DSP_ALU_INST;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_20 overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_8ns_16ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_15
   (P,
    A,
    p_reg_reg_i_26__0,
    p_reg_reg_i_32__0,
    p_reg_reg_i_30__0,
    CO,
    DSP_ALU_INST,
    ap_clk,
    Q,
    DSP_ALU_INST_0,
    shl_ln_fu_822_p3,
    p_reg_reg_i_16__1,
    p_reg_reg_i_16__1_0,
    sub_ln216_2_fu_830_p2,
    DSP_A_B_DATA_INST,
    phi_ln695_fu_176_reg);
  output [15:0]P;
  output [8:0]A;
  output p_reg_reg_i_26__0;
  output p_reg_reg_i_32__0;
  output p_reg_reg_i_30__0;
  output [0:0]CO;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]Q;
  input [5:0]DSP_ALU_INST_0;
  input [15:0]shl_ln_fu_822_p3;
  input [7:0]p_reg_reg_i_16__1;
  input [7:0]p_reg_reg_i_16__1_0;
  input [30:0]sub_ln216_2_fu_830_p2;
  input DSP_A_B_DATA_INST;
  input [8:0]phi_ln695_fu_176_reg;

  wire [8:0]A;
  wire [0:0]CO;
  wire DSP_ALU_INST;
  wire [5:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_16__1;
  wire [7:0]p_reg_reg_i_16__1_0;
  wire p_reg_reg_i_26__0;
  wire p_reg_reg_i_30__0;
  wire p_reg_reg_i_32__0;
  wire [8:0]phi_ln695_fu_176_reg;
  wire [15:0]shl_ln_fu_822_p3;
  wire [30:0]sub_ln216_2_fu_830_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2 overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_U
       (.A(A),
        .CO(CO),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_16__1_0(p_reg_reg_i_16__1),
        .p_reg_reg_i_16__1_1(p_reg_reg_i_16__1_0),
        .p_reg_reg_i_26__0(p_reg_reg_i_26__0),
        .p_reg_reg_i_30__0_0(p_reg_reg_i_30__0),
        .p_reg_reg_i_32__0_0(p_reg_reg_i_32__0),
        .phi_ln695_fu_176_reg(phi_ln695_fu_176_reg),
        .shl_ln_fu_822_p3(shl_ln_fu_822_p3),
        .sub_ln216_2_fu_830_p2(sub_ln216_2_fu_830_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2
   (P,
    A,
    p_reg_reg_i_26__0,
    p_reg_reg_i_32__0_0,
    p_reg_reg_i_30__0_0,
    CO,
    DSP_ALU_INST,
    ap_clk,
    Q,
    DSP_ALU_INST_0,
    shl_ln_fu_822_p3,
    p_reg_reg_i_16__1_0,
    p_reg_reg_i_16__1_1,
    sub_ln216_2_fu_830_p2,
    DSP_A_B_DATA_INST,
    phi_ln695_fu_176_reg);
  output [15:0]P;
  output [8:0]A;
  output p_reg_reg_i_26__0;
  output p_reg_reg_i_32__0_0;
  output p_reg_reg_i_30__0_0;
  output [0:0]CO;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]Q;
  input [5:0]DSP_ALU_INST_0;
  input [15:0]shl_ln_fu_822_p3;
  input [7:0]p_reg_reg_i_16__1_0;
  input [7:0]p_reg_reg_i_16__1_1;
  input [30:0]sub_ln216_2_fu_830_p2;
  input DSP_A_B_DATA_INST;
  input [8:0]phi_ln695_fu_176_reg;

  wire [8:0]A;
  wire [0:0]CO;
  wire DSP_ALU_INST;
  wire [5:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_16__1_0;
  wire [7:0]p_reg_reg_i_16__1_1;
  wire p_reg_reg_i_16__1_n_5;
  wire p_reg_reg_i_16__1_n_6;
  wire p_reg_reg_i_16__1_n_7;
  wire p_reg_reg_i_16__1_n_8;
  wire p_reg_reg_i_16__1_n_9;
  wire p_reg_reg_i_20__1_n_2;
  wire p_reg_reg_i_21__1_n_2;
  wire p_reg_reg_i_22__1_n_2;
  wire p_reg_reg_i_23__0_n_2;
  wire p_reg_reg_i_24__0_n_2;
  wire p_reg_reg_i_25__0_n_2;
  wire p_reg_reg_i_26__0;
  wire p_reg_reg_i_27__1_n_2;
  wire p_reg_reg_i_29__0_n_2;
  wire p_reg_reg_i_30__0_0;
  wire p_reg_reg_i_30__0_n_2;
  wire p_reg_reg_i_32__0_0;
  wire p_reg_reg_i_32__0_n_2;
  wire p_reg_reg_i_33__1_n_2;
  wire p_reg_reg_i_34__1_n_2;
  wire p_reg_reg_i_35__1_n_2;
  wire p_reg_reg_i_36__0_n_2;
  wire p_reg_reg_i_37__0_n_2;
  wire p_reg_reg_i_38__0_n_2;
  wire p_reg_reg_i_39_n_2;
  wire p_reg_reg_i_40__0_n_2;
  wire p_reg_reg_i_41_n_2;
  wire p_reg_reg_i_66__0_n_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire [8:0]phi_ln695_fu_176_reg;
  wire [15:0]shl_ln_fu_822_p3;
  wire [30:0]sub_ln216_2_fu_830_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_16__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_16__1_O_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[8:7],DSP_ALU_INST_0[5],A[6],DSP_ALU_INST_0[4],A[5],DSP_ALU_INST_0[3],A[4],DSP_ALU_INST_0[2:1],A[3:1],DSP_ALU_INST_0[0],A[0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA20000)) 
    p_reg_reg_i_11__2
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    p_reg_reg_i_12__2
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA20000)) 
    p_reg_reg_i_13__2
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA20000)) 
    p_reg_reg_i_15__2
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[0]),
        .O(A[0]));
  CARRY8 p_reg_reg_i_16__1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_16__1_CO_UNCONNECTED[7:6],CO,p_reg_reg_i_16__1_n_5,p_reg_reg_i_16__1_n_6,p_reg_reg_i_16__1_n_7,p_reg_reg_i_16__1_n_8,p_reg_reg_i_16__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_16__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,p_reg_reg_i_20__1_n_2,p_reg_reg_i_21__1_n_2,p_reg_reg_i_22__1_n_2,p_reg_reg_i_23__0_n_2,p_reg_reg_i_24__0_n_2,p_reg_reg_i_25__0_n_2}));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    p_reg_reg_i_17__1
       (.I0(sub_ln216_2_fu_830_p2[5]),
        .I1(sub_ln216_2_fu_830_p2[4]),
        .I2(sub_ln216_2_fu_830_p2[0]),
        .I3(sub_ln216_2_fu_830_p2[2]),
        .I4(sub_ln216_2_fu_830_p2[1]),
        .I5(sub_ln216_2_fu_830_p2[3]),
        .O(p_reg_reg_i_26__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_18__1
       (.I0(p_reg_reg_i_27__1_n_2),
        .I1(sub_ln216_2_fu_830_p2[29]),
        .I2(sub_ln216_2_fu_830_p2[28]),
        .I3(sub_ln216_2_fu_830_p2[30]),
        .I4(p_reg_reg_i_29__0_n_2),
        .I5(p_reg_reg_i_30__0_n_2),
        .O(p_reg_reg_i_30__0_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    p_reg_reg_i_19__1
       (.I0(sub_ln216_2_fu_830_p2[22]),
        .I1(sub_ln216_2_fu_830_p2[21]),
        .I2(sub_ln216_2_fu_830_p2[27]),
        .I3(sub_ln216_2_fu_830_p2[24]),
        .I4(p_reg_reg_i_32__0_n_2),
        .O(p_reg_reg_i_32__0_0));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    p_reg_reg_i_1__4
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'h61)) 
    p_reg_reg_i_20__1
       (.I0(p_reg_reg_i_16__1_1[7]),
        .I1(p_reg_reg_i_33__1_n_2),
        .I2(shl_ln_fu_822_p3[15]),
        .O(p_reg_reg_i_20__1_n_2));
  LUT4 #(
    .INIT(16'h0069)) 
    p_reg_reg_i_21__1
       (.I0(p_reg_reg_i_16__1_1[6]),
        .I1(p_reg_reg_i_34__1_n_2),
        .I2(shl_ln_fu_822_p3[14]),
        .I3(p_reg_reg_i_35__1_n_2),
        .O(p_reg_reg_i_21__1_n_2));
  LUT6 #(
    .INIT(64'h0000000006909009)) 
    p_reg_reg_i_22__1
       (.I0(p_reg_reg_i_16__1_1[3]),
        .I1(shl_ln_fu_822_p3[11]),
        .I2(shl_ln_fu_822_p3[10]),
        .I3(p_reg_reg_i_36__0_n_2),
        .I4(p_reg_reg_i_16__1_1[2]),
        .I5(p_reg_reg_i_37__0_n_2),
        .O(p_reg_reg_i_22__1_n_2));
  LUT6 #(
    .INIT(64'h000000006AAA9555)) 
    p_reg_reg_i_23__0
       (.I0(p_reg_reg_i_16__1_1[0]),
        .I1(p_reg_reg_i_16__1_0[7]),
        .I2(p_reg_reg_i_38__0_n_2),
        .I3(p_reg_reg_i_16__1_0[6]),
        .I4(shl_ln_fu_822_p3[8]),
        .I5(p_reg_reg_i_39_n_2),
        .O(p_reg_reg_i_23__0_n_2));
  LUT6 #(
    .INIT(64'h0000000006909009)) 
    p_reg_reg_i_24__0
       (.I0(p_reg_reg_i_16__1_0[5]),
        .I1(shl_ln_fu_822_p3[5]),
        .I2(shl_ln_fu_822_p3[4]),
        .I3(p_reg_reg_i_40__0_n_2),
        .I4(p_reg_reg_i_16__1_0[4]),
        .I5(p_reg_reg_i_41_n_2),
        .O(p_reg_reg_i_24__0_n_2));
  LUT6 #(
    .INIT(64'h0000900924420000)) 
    p_reg_reg_i_25__0
       (.I0(shl_ln_fu_822_p3[1]),
        .I1(p_reg_reg_i_16__1_0[1]),
        .I2(shl_ln_fu_822_p3[2]),
        .I3(p_reg_reg_i_16__1_0[2]),
        .I4(p_reg_reg_i_16__1_0[0]),
        .I5(shl_ln_fu_822_p3[0]),
        .O(p_reg_reg_i_25__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_27__1
       (.I0(sub_ln216_2_fu_830_p2[25]),
        .I1(sub_ln216_2_fu_830_p2[26]),
        .I2(sub_ln216_2_fu_830_p2[20]),
        .I3(sub_ln216_2_fu_830_p2[23]),
        .O(p_reg_reg_i_27__1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_29__0
       (.I0(sub_ln216_2_fu_830_p2[16]),
        .I1(sub_ln216_2_fu_830_p2[19]),
        .I2(sub_ln216_2_fu_830_p2[13]),
        .I3(sub_ln216_2_fu_830_p2[14]),
        .O(p_reg_reg_i_29__0_n_2));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    p_reg_reg_i_2__4
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[7]),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    p_reg_reg_i_30__0
       (.I0(sub_ln216_2_fu_830_p2[6]),
        .I1(sub_ln216_2_fu_830_p2[7]),
        .I2(sub_ln216_2_fu_830_p2[8]),
        .I3(sub_ln216_2_fu_830_p2[11]),
        .O(p_reg_reg_i_30__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    p_reg_reg_i_32__0
       (.I0(sub_ln216_2_fu_830_p2[9]),
        .I1(sub_ln216_2_fu_830_p2[10]),
        .I2(sub_ln216_2_fu_830_p2[15]),
        .I3(sub_ln216_2_fu_830_p2[12]),
        .I4(sub_ln216_2_fu_830_p2[18]),
        .I5(sub_ln216_2_fu_830_p2[17]),
        .O(p_reg_reg_i_32__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    p_reg_reg_i_33__1
       (.I0(p_reg_reg_i_16__1_1[5]),
        .I1(p_reg_reg_i_16__1_1[3]),
        .I2(p_reg_reg_i_66__0_n_2),
        .I3(p_reg_reg_i_16__1_1[4]),
        .I4(p_reg_reg_i_16__1_1[6]),
        .O(p_reg_reg_i_33__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    p_reg_reg_i_34__1
       (.I0(p_reg_reg_i_16__1_1[4]),
        .I1(p_reg_reg_i_66__0_n_2),
        .I2(p_reg_reg_i_16__1_1[3]),
        .I3(p_reg_reg_i_16__1_1[5]),
        .O(p_reg_reg_i_34__1_n_2));
  LUT6 #(
    .INIT(64'hE77B7B7BBDDEDEDE)) 
    p_reg_reg_i_35__1
       (.I0(shl_ln_fu_822_p3[12]),
        .I1(p_reg_reg_i_16__1_1[5]),
        .I2(p_reg_reg_i_16__1_1[4]),
        .I3(p_reg_reg_i_66__0_n_2),
        .I4(p_reg_reg_i_16__1_1[3]),
        .I5(shl_ln_fu_822_p3[13]),
        .O(p_reg_reg_i_35__1_n_2));
  LUT5 #(
    .INIT(32'h80000000)) 
    p_reg_reg_i_36__0
       (.I0(p_reg_reg_i_16__1_1[0]),
        .I1(p_reg_reg_i_16__1_0[6]),
        .I2(p_reg_reg_i_38__0_n_2),
        .I3(p_reg_reg_i_16__1_0[7]),
        .I4(p_reg_reg_i_16__1_1[1]),
        .O(p_reg_reg_i_36__0_n_2));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    p_reg_reg_i_37__0
       (.I0(shl_ln_fu_822_p3[9]),
        .I1(p_reg_reg_i_16__1_0[7]),
        .I2(p_reg_reg_i_38__0_n_2),
        .I3(p_reg_reg_i_16__1_0[6]),
        .I4(p_reg_reg_i_16__1_1[0]),
        .I5(p_reg_reg_i_16__1_1[1]),
        .O(p_reg_reg_i_37__0_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    p_reg_reg_i_38__0
       (.I0(p_reg_reg_i_16__1_0[4]),
        .I1(p_reg_reg_i_16__1_0[1]),
        .I2(p_reg_reg_i_16__1_0[0]),
        .I3(p_reg_reg_i_16__1_0[2]),
        .I4(p_reg_reg_i_16__1_0[3]),
        .I5(p_reg_reg_i_16__1_0[5]),
        .O(p_reg_reg_i_38__0_n_2));
  LUT5 #(
    .INIT(32'hE77BBDDE)) 
    p_reg_reg_i_39
       (.I0(shl_ln_fu_822_p3[6]),
        .I1(p_reg_reg_i_16__1_0[7]),
        .I2(p_reg_reg_i_16__1_0[6]),
        .I3(p_reg_reg_i_38__0_n_2),
        .I4(shl_ln_fu_822_p3[7]),
        .O(p_reg_reg_i_39_n_2));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    p_reg_reg_i_40__0
       (.I0(p_reg_reg_i_16__1_0[1]),
        .I1(p_reg_reg_i_16__1_0[0]),
        .I2(p_reg_reg_i_16__1_0[2]),
        .I3(p_reg_reg_i_16__1_0[3]),
        .O(p_reg_reg_i_40__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    p_reg_reg_i_41
       (.I0(shl_ln_fu_822_p3[3]),
        .I1(p_reg_reg_i_16__1_0[2]),
        .I2(p_reg_reg_i_16__1_0[0]),
        .I3(p_reg_reg_i_16__1_0[1]),
        .I4(p_reg_reg_i_16__1_0[3]),
        .O(p_reg_reg_i_41_n_2));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    p_reg_reg_i_4__4
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    p_reg_reg_i_66__0
       (.I0(p_reg_reg_i_16__1_1[1]),
        .I1(p_reg_reg_i_16__1_0[7]),
        .I2(p_reg_reg_i_38__0_n_2),
        .I3(p_reg_reg_i_16__1_0[6]),
        .I4(p_reg_reg_i_16__1_1[0]),
        .I5(p_reg_reg_i_16__1_1[2]),
        .O(p_reg_reg_i_66__0_n_2));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    p_reg_reg_i_6__4
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    p_reg_reg_i_8__4
       (.I0(CO),
        .I1(p_reg_reg_i_26__0),
        .I2(p_reg_reg_i_30__0_0),
        .I3(p_reg_reg_i_32__0_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(phi_ln695_fu_176_reg[4]),
        .O(A[4]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_20
   (P,
    DSP_ALU_INST,
    ap_clk,
    Q,
    A);
  output [15:0]P;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]Q;
  input [14:0]A;

  wire [14:0]A;
  wire DSP_ALU_INST;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_DSP48_2_21
   (P,
    \phi_ln695_fu_176_reg[13] ,
    DSP_ALU_INST,
    ap_clk,
    Q,
    A,
    CO,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    phi_ln695_fu_176_reg,
    DSP_A_B_DATA_INST_2);
  output [15:0]P;
  output [5:0]\phi_ln695_fu_176_reg[13] ;
  input DSP_ALU_INST;
  input ap_clk;
  input [7:0]Q;
  input [8:0]A;
  input [0:0]CO;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [5:0]phi_ln695_fu_176_reg;
  input DSP_A_B_DATA_INST_2;

  wire [8:0]A;
  wire [0:0]CO;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire [15:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire [5:0]phi_ln695_fu_176_reg;
  wire [5:0]\phi_ln695_fu_176_reg[13] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[8:7],\phi_ln695_fu_176_reg[13] [5],A[6],\phi_ln695_fu_176_reg[13] [4],A[5],\phi_ln695_fu_176_reg[13] [3],A[4],\phi_ln695_fu_176_reg[13] [2:1],A[3:1],\phi_ln695_fu_176_reg[13] [0],A[0],1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(DSP_ALU_INST),
        .CEP(DSP_ALU_INST),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h00000000AAA20000)) 
    p_reg_reg_i_10__2
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(phi_ln695_fu_176_reg[1]),
        .I5(DSP_A_B_DATA_INST_2),
        .O(\phi_ln695_fu_176_reg[13] [1]));
  LUT6 #(
    .INIT(64'h00000000AAA20000)) 
    p_reg_reg_i_14__2
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(phi_ln695_fu_176_reg[0]),
        .I5(DSP_A_B_DATA_INST_2),
        .O(\phi_ln695_fu_176_reg[13] [0]));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA20000)) 
    p_reg_reg_i_3__4
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(phi_ln695_fu_176_reg[5]),
        .O(\phi_ln695_fu_176_reg[13] [5]));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA20000)) 
    p_reg_reg_i_5__4
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(phi_ln695_fu_176_reg[4]),
        .O(\phi_ln695_fu_176_reg[13] [4]));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA20000)) 
    p_reg_reg_i_7__4
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(phi_ln695_fu_176_reg[3]),
        .O(\phi_ln695_fu_176_reg[13] [3]));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA20000)) 
    p_reg_reg_i_9__2
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST_2),
        .I5(phi_ln695_fu_176_reg[2]),
        .O(\phi_ln695_fu_176_reg[13] [2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_overlyOnMat_1080_1920_s
   (overlyOnMat_1080_1920_U0_overly_alpha_read,
    start_once_reg,
    Q,
    E,
    push,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    mOutPtr110_out_0,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_enable_reg_pp0_iter1_reg_3,
    WEA,
    if_din,
    ap_clk,
    img_dst1_4217_dout,
    i_op_assign_fu_166_p2,
    A,
    img_dst2_4219_dout,
    out,
    ap_rst_n_inv,
    start_for_Loop_loop_height_proc2123_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    pop,
    overlay_alpha_c_empty_n,
    img_out_data_full_n,
    img_dst2_data_empty_n,
    \mOutPtr_reg[1] ,
    img_dst1_data_empty_n,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n);
  output overlyOnMat_1080_1920_U0_overly_alpha_read;
  output start_once_reg;
  output [0:0]Q;
  output [0:0]E;
  output push;
  output mOutPtr110_out;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output mOutPtr110_out_0;
  output ap_enable_reg_pp0_iter1_reg_2;
  output [0:0]ap_enable_reg_pp0_iter1_reg_3;
  output [0:0]WEA;
  output [23:0]if_din;
  input ap_clk;
  input [23:0]img_dst1_4217_dout;
  input [24:0]i_op_assign_fu_166_p2;
  input [6:0]A;
  input [23:0]img_dst2_4219_dout;
  input [31:0]out;
  input ap_rst_n_inv;
  input start_for_Loop_loop_height_proc2123_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input pop;
  input overlay_alpha_c_empty_n;
  input img_out_data_full_n;
  input img_dst2_data_empty_n;
  input \mOutPtr_reg[1] ;
  input img_dst1_data_empty_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;

  wire [6:0]A;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire [40:0]add_ln1350_1_fu_340_p2;
  wire add_ln1350_1_reg_4850;
  wire [40:0]add_ln1350_2_fu_372_p2;
  wire [40:0]add_ln1350_fu_308_p2;
  wire [10:6]add_ln58_1_fu_206_p2;
  wire [5:0]add_ln58_1_fu_206_p2__0;
  wire and_ln66_reg_466;
  wire \and_ln66_reg_466[0]_i_1_n_2 ;
  wire \and_ln66_reg_466[0]_i_2_n_2 ;
  wire \and_ln66_reg_466[0]_i_3_n_2 ;
  wire \and_ln66_reg_466[0]_i_4_n_2 ;
  wire \and_ln66_reg_466[0]_i_5_n_2 ;
  wire \and_ln66_reg_466[0]_i_6_n_2 ;
  wire and_ln66_reg_466_pp0_iter1_reg;
  wire \ap_CS_fsm[0]_i_1__5_n_2 ;
  wire \ap_CS_fsm[2]_i_2__3_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire [2:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_3;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire [23:0]ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136;
  wire \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]col_1_fu_252_p2;
  wire col_reg_1250;
  wire \col_reg_125[10]_i_1_n_2 ;
  wire \col_reg_125[10]_i_4_n_2 ;
  wire \col_reg_125[10]_i_5_n_2 ;
  wire \col_reg_125[10]_i_6_n_2 ;
  wire \col_reg_125[10]_i_7_n_2 ;
  wire \col_reg_125[9]_i_2_n_2 ;
  wire \col_reg_125_reg_n_2_[0] ;
  wire \col_reg_125_reg_n_2_[10] ;
  wire \col_reg_125_reg_n_2_[1] ;
  wire \col_reg_125_reg_n_2_[2] ;
  wire \col_reg_125_reg_n_2_[3] ;
  wire \col_reg_125_reg_n_2_[4] ;
  wire \col_reg_125_reg_n_2_[5] ;
  wire \col_reg_125_reg_n_2_[6] ;
  wire \col_reg_125_reg_n_2_[7] ;
  wire \col_reg_125_reg_n_2_[8] ;
  wire \col_reg_125_reg_n_2_[9] ;
  wire [24:0]i_op_assign_fu_166_p2;
  wire icmp_ln58_fu_180_p2;
  wire \icmp_ln58_reg_452[0]_i_4_n_2 ;
  wire \icmp_ln58_reg_452[0]_i_6_n_2 ;
  wire \icmp_ln58_reg_452[0]_i_7_n_2 ;
  wire \icmp_ln58_reg_452[0]_i_8_n_2 ;
  wire \icmp_ln58_reg_452[0]_i_9_n_2 ;
  wire \icmp_ln58_reg_452_pp0_iter1_reg_reg_n_2_[0] ;
  wire \icmp_ln58_reg_452_reg_n_2_[0] ;
  wire [23:0]if_din;
  wire [23:0]img_dst1_4217_dout;
  wire img_dst1_data_empty_n;
  wire [23:0]img_dst2_4219_dout;
  wire img_dst2_data_empty_n;
  wire img_out_data_full_n;
  wire \indvar_flatten_reg_103[0]_i_2_n_2 ;
  wire [20:0]indvar_flatten_reg_103_reg;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_15 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_16 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_17 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_103_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_103_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_103_reg[8]_i_1_n_9 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire mul_41ns_43ns_57_1_1_U65_n_3;
  wire [31:0]out;
  wire overlay_alpha_c_empty_n;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 ;
  wire [39:0]\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire overlyOnMat_1080_1920_U0_overly_alpha_read;
  wire p_14_in;
  wire p__0_i_10__0_n_2;
  wire p__0_i_10__1_n_2;
  wire p__0_i_10_n_2;
  wire p__0_i_11__0_n_2;
  wire p__0_i_11__1_n_2;
  wire p__0_i_11_n_2;
  wire p__0_i_12__0_n_2;
  wire p__0_i_12__1_n_2;
  wire p__0_i_12_n_2;
  wire p__0_i_13__0_n_2;
  wire p__0_i_13__1_n_2;
  wire p__0_i_13_n_2;
  wire p__0_i_14__0_n_2;
  wire p__0_i_14__1_n_2;
  wire p__0_i_14_n_2;
  wire p__0_i_15__0_n_2;
  wire p__0_i_15__1_n_2;
  wire p__0_i_15_n_2;
  wire p__0_i_16__0_n_2;
  wire p__0_i_16__1_n_2;
  wire p__0_i_16_n_2;
  wire p__0_i_17__0_n_2;
  wire p__0_i_17__1_n_2;
  wire p__0_i_17_n_2;
  wire p__0_i_18__0_n_2;
  wire p__0_i_18__1_n_2;
  wire p__0_i_18_n_2;
  wire p__0_i_1__0_n_2;
  wire p__0_i_1__0_n_3;
  wire p__0_i_1__0_n_4;
  wire p__0_i_1__0_n_5;
  wire p__0_i_1__0_n_6;
  wire p__0_i_1__0_n_7;
  wire p__0_i_1__0_n_8;
  wire p__0_i_1__0_n_9;
  wire p__0_i_1__1_n_2;
  wire p__0_i_1__1_n_3;
  wire p__0_i_1__1_n_4;
  wire p__0_i_1__1_n_5;
  wire p__0_i_1__1_n_6;
  wire p__0_i_1__1_n_7;
  wire p__0_i_1__1_n_8;
  wire p__0_i_1__1_n_9;
  wire p__0_i_1_n_2;
  wire p__0_i_1_n_3;
  wire p__0_i_1_n_4;
  wire p__0_i_1_n_5;
  wire p__0_i_1_n_6;
  wire p__0_i_1_n_7;
  wire p__0_i_1_n_8;
  wire p__0_i_1_n_9;
  wire p__0_i_2__0_n_2;
  wire p__0_i_2__0_n_3;
  wire p__0_i_2__0_n_4;
  wire p__0_i_2__0_n_5;
  wire p__0_i_2__0_n_6;
  wire p__0_i_2__0_n_7;
  wire p__0_i_2__0_n_8;
  wire p__0_i_2__0_n_9;
  wire p__0_i_2__1_n_2;
  wire p__0_i_2__1_n_3;
  wire p__0_i_2__1_n_4;
  wire p__0_i_2__1_n_5;
  wire p__0_i_2__1_n_6;
  wire p__0_i_2__1_n_7;
  wire p__0_i_2__1_n_8;
  wire p__0_i_2__1_n_9;
  wire p__0_i_2_n_2;
  wire p__0_i_2_n_3;
  wire p__0_i_2_n_4;
  wire p__0_i_2_n_5;
  wire p__0_i_2_n_6;
  wire p__0_i_2_n_7;
  wire p__0_i_2_n_8;
  wire p__0_i_2_n_9;
  wire p__0_i_3__0_n_2;
  wire p__0_i_3__1_n_2;
  wire p__0_i_3_n_2;
  wire p__0_i_4__0_n_2;
  wire p__0_i_4__1_n_2;
  wire p__0_i_4_n_2;
  wire p__0_i_5__0_n_2;
  wire p__0_i_5__1_n_2;
  wire p__0_i_5_n_2;
  wire p__0_i_6__0_n_2;
  wire p__0_i_6__1_n_2;
  wire p__0_i_6_n_2;
  wire p__0_i_7__0_n_2;
  wire p__0_i_7__1_n_2;
  wire p__0_i_7_n_2;
  wire p__0_i_8__0_n_2;
  wire p__0_i_8__1_n_2;
  wire p__0_i_8_n_2;
  wire p__0_i_9__0_n_2;
  wire p__0_i_9__1_n_2;
  wire p__0_i_9_n_2;
  wire p__2_i_10__0_n_2;
  wire p__2_i_10__1_n_2;
  wire p__2_i_10_n_2;
  wire p__2_i_11__0_n_2;
  wire p__2_i_11__1_n_2;
  wire p__2_i_11_n_2;
  wire p__2_i_12__0_n_2;
  wire p__2_i_12__1_n_2;
  wire p__2_i_12_n_2;
  wire p__2_i_13__0_n_2;
  wire p__2_i_13__1_n_2;
  wire p__2_i_13_n_2;
  wire p__2_i_14__0_n_2;
  wire p__2_i_14__1_n_2;
  wire p__2_i_14_n_2;
  wire p__2_i_15__0_n_2;
  wire p__2_i_15__1_n_2;
  wire p__2_i_15_n_2;
  wire p__2_i_16__0_n_2;
  wire p__2_i_16__1_n_2;
  wire p__2_i_16_n_2;
  wire p__2_i_17__0_n_2;
  wire p__2_i_17__1_n_2;
  wire p__2_i_17_n_2;
  wire p__2_i_18__0_n_2;
  wire p__2_i_18__1_n_2;
  wire p__2_i_18_n_2;
  wire p__2_i_1__0_n_2;
  wire p__2_i_1__0_n_3;
  wire p__2_i_1__0_n_4;
  wire p__2_i_1__0_n_5;
  wire p__2_i_1__0_n_6;
  wire p__2_i_1__0_n_7;
  wire p__2_i_1__0_n_8;
  wire p__2_i_1__0_n_9;
  wire p__2_i_1__1_n_2;
  wire p__2_i_1__1_n_3;
  wire p__2_i_1__1_n_4;
  wire p__2_i_1__1_n_5;
  wire p__2_i_1__1_n_6;
  wire p__2_i_1__1_n_7;
  wire p__2_i_1__1_n_8;
  wire p__2_i_1__1_n_9;
  wire p__2_i_1_n_2;
  wire p__2_i_1_n_3;
  wire p__2_i_1_n_4;
  wire p__2_i_1_n_5;
  wire p__2_i_1_n_6;
  wire p__2_i_1_n_7;
  wire p__2_i_1_n_8;
  wire p__2_i_1_n_9;
  wire p__2_i_2__0_n_2;
  wire p__2_i_2__0_n_3;
  wire p__2_i_2__0_n_4;
  wire p__2_i_2__0_n_5;
  wire p__2_i_2__0_n_6;
  wire p__2_i_2__0_n_7;
  wire p__2_i_2__0_n_8;
  wire p__2_i_2__0_n_9;
  wire p__2_i_2__1_n_2;
  wire p__2_i_2__1_n_3;
  wire p__2_i_2__1_n_4;
  wire p__2_i_2__1_n_5;
  wire p__2_i_2__1_n_6;
  wire p__2_i_2__1_n_7;
  wire p__2_i_2__1_n_8;
  wire p__2_i_2__1_n_9;
  wire p__2_i_2_n_2;
  wire p__2_i_2_n_3;
  wire p__2_i_2_n_4;
  wire p__2_i_2_n_5;
  wire p__2_i_2_n_6;
  wire p__2_i_2_n_7;
  wire p__2_i_2_n_8;
  wire p__2_i_2_n_9;
  wire p__2_i_3__0_n_2;
  wire p__2_i_3__1_n_2;
  wire p__2_i_3_n_2;
  wire p__2_i_4__0_n_2;
  wire p__2_i_4__1_n_2;
  wire p__2_i_4_n_2;
  wire p__2_i_5__0_n_2;
  wire p__2_i_5__1_n_2;
  wire p__2_i_5_n_2;
  wire p__2_i_6__0_n_2;
  wire p__2_i_6__1_n_2;
  wire p__2_i_6_n_2;
  wire p__2_i_7__0_n_2;
  wire p__2_i_7__1_n_2;
  wire p__2_i_7_n_2;
  wire p__2_i_8__0_n_2;
  wire p__2_i_8__1_n_2;
  wire p__2_i_8_n_2;
  wire p__2_i_9__0_n_2;
  wire p__2_i_9__1_n_2;
  wire p__2_i_9_n_2;
  wire p_i_10__0_n_2;
  wire p_i_10__1_n_2;
  wire p_i_10_n_2;
  wire p_i_11_n_2;
  wire p_i_2__0_n_2;
  wire p_i_2__0_n_3;
  wire p_i_2__0_n_4;
  wire p_i_2__0_n_5;
  wire p_i_2__0_n_6;
  wire p_i_2__0_n_7;
  wire p_i_2__0_n_8;
  wire p_i_2__0_n_9;
  wire p_i_2__1_n_2;
  wire p_i_2__1_n_3;
  wire p_i_2__1_n_4;
  wire p_i_2__1_n_5;
  wire p_i_2__1_n_6;
  wire p_i_2__1_n_7;
  wire p_i_2__1_n_8;
  wire p_i_2__1_n_9;
  wire p_i_3__0_n_2;
  wire p_i_3__1_n_2;
  wire p_i_3_n_2;
  wire p_i_3_n_3;
  wire p_i_3_n_4;
  wire p_i_3_n_5;
  wire p_i_3_n_6;
  wire p_i_3_n_7;
  wire p_i_3_n_8;
  wire p_i_3_n_9;
  wire p_i_4__0_n_2;
  wire p_i_4__1_n_2;
  wire p_i_4_n_2;
  wire p_i_5__0_n_2;
  wire p_i_5__1_n_2;
  wire p_i_5_n_2;
  wire p_i_6__0_n_2;
  wire p_i_6__1_n_2;
  wire p_i_6_n_2;
  wire p_i_7__0_n_2;
  wire p_i_7__1_n_2;
  wire p_i_7_n_2;
  wire p_i_8__0_n_2;
  wire p_i_8__1_n_2;
  wire p_i_8_n_2;
  wire p_i_9__0_n_2;
  wire p_i_9__1_n_2;
  wire p_i_9_n_2;
  wire pop;
  wire push;
  wire row_reg_114;
  wire \row_reg_114[10]_i_3_n_2 ;
  wire [10:0]row_reg_114_reg;
  wire start_for_Loop_loop_height_proc2123_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_2;
  wire [7:4]\NLW_indvar_flatten_reg_103_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_103_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:1]NLW_p_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_1_O_UNCONNECTED;
  wire [7:1]NLW_p_i_1__0_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_1__0_O_UNCONNECTED;
  wire [7:1]NLW_p_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_p_i_2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF7FFF7F780888080)) 
    \and_ln66_reg_466[0]_i_1 
       (.I0(mul_41ns_43ns_57_1_1_U65_n_3),
        .I1(\icmp_ln58_reg_452[0]_i_4_n_2 ),
        .I2(\and_ln66_reg_466[0]_i_2_n_2 ),
        .I3(add_ln58_1_fu_206_p2[10]),
        .I4(\and_ln66_reg_466[0]_i_3_n_2 ),
        .I5(and_ln66_reg_466),
        .O(\and_ln66_reg_466[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000000045FF)) 
    \and_ln66_reg_466[0]_i_2 
       (.I0(\col_reg_125_reg_n_2_[7] ),
        .I1(\and_ln66_reg_466[0]_i_4_n_2 ),
        .I2(\col_reg_125_reg_n_2_[6] ),
        .I3(\col_reg_125_reg_n_2_[8] ),
        .I4(\and_ln66_reg_466[0]_i_5_n_2 ),
        .I5(\and_ln66_reg_466[0]_i_6_n_2 ),
        .O(\and_ln66_reg_466[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h8000000222222222)) 
    \and_ln66_reg_466[0]_i_3 
       (.I0(\col_reg_125[10]_i_4_n_2 ),
        .I1(row_reg_114_reg[9]),
        .I2(row_reg_114_reg[7]),
        .I3(\row_reg_114[10]_i_3_n_2 ),
        .I4(row_reg_114_reg[6]),
        .I5(row_reg_114_reg[8]),
        .O(\and_ln66_reg_466[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln66_reg_466[0]_i_4 
       (.I0(\col_reg_125_reg_n_2_[0] ),
        .I1(\col_reg_125_reg_n_2_[4] ),
        .I2(\col_reg_125_reg_n_2_[5] ),
        .I3(\col_reg_125_reg_n_2_[2] ),
        .I4(\col_reg_125_reg_n_2_[3] ),
        .I5(\col_reg_125_reg_n_2_[1] ),
        .O(\and_ln66_reg_466[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \and_ln66_reg_466[0]_i_5 
       (.I0(\col_reg_125_reg_n_2_[10] ),
        .I1(row_reg_114_reg[10]),
        .I2(\col_reg_125_reg_n_2_[9] ),
        .I3(row_reg_114_reg[9]),
        .O(\and_ln66_reg_466[0]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \and_ln66_reg_466[0]_i_6 
       (.I0(row_reg_114_reg[8]),
        .I1(row_reg_114_reg[7]),
        .I2(row_reg_114_reg[6]),
        .O(\and_ln66_reg_466[0]_i_6_n_2 ));
  FDRE \and_ln66_reg_466_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_41ns_43ns_57_1_1_U65_n_3),
        .D(and_ln66_reg_466),
        .Q(and_ln66_reg_466_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln66_reg_466_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln66_reg_466[0]_i_1_n_2 ),
        .Q(and_ln66_reg_466),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(Q),
        .I2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .O(\ap_CS_fsm[0]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_2 ),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__3_n_2 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hDFDDDFDF)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_2),
        .I3(\icmp_ln58_reg_452[0]_i_4_n_2 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2__3_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__5_n_2 ),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA800A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln58_reg_452[0]_i_4_n_2 ),
        .I4(mul_41ns_43ns_57_1_1_U65_n_3),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F800000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(\icmp_ln58_reg_452[0]_i_4_n_2 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1_reg_n_2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_n_2),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .I2(and_ln66_reg_466),
        .I3(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .O(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .O(p_14_in));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[0]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[0]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[10]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[10]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[11]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[11]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[12]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[12]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[13]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[13]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[14]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[14]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[15]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[15]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[16]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[16]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[17]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[17]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[18]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[18]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[19]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[19]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[1]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[1]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[20]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[20]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[21]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[21]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[22]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[22]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[23]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[2]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[2]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[3]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[3]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[4]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[4]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[5]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[5]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[6]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[6]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[7]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[8]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[8]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  FDRE \ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(img_dst1_4217_dout[9]),
        .Q(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[9]),
        .R(\ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_reg_125[0]_i_1 
       (.I0(\col_reg_125_reg_n_2_[0] ),
        .O(col_1_fu_252_p2[0]));
  LUT6 #(
    .INIT(64'h0000000080808000)) 
    \col_reg_125[10]_i_1 
       (.I0(overlay_alpha_c_empty_n),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(start_for_Loop_loop_height_proc2123_U0_full_n),
        .I4(start_once_reg),
        .I5(col_reg_1250),
        .O(\col_reg_125[10]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \col_reg_125[10]_i_2 
       (.I0(mul_41ns_43ns_57_1_1_U65_n_3),
        .I1(\icmp_ln58_reg_452[0]_i_4_n_2 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(col_reg_1250));
  LUT6 #(
    .INIT(64'h2222122222222222)) 
    \col_reg_125[10]_i_3 
       (.I0(\col_reg_125_reg_n_2_[10] ),
        .I1(\col_reg_125[10]_i_4_n_2 ),
        .I2(\col_reg_125_reg_n_2_[8] ),
        .I3(\col_reg_125_reg_n_2_[7] ),
        .I4(\col_reg_125[10]_i_5_n_2 ),
        .I5(\col_reg_125_reg_n_2_[9] ),
        .O(col_1_fu_252_p2[10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \col_reg_125[10]_i_4 
       (.I0(\col_reg_125[10]_i_6_n_2 ),
        .I1(\col_reg_125[10]_i_7_n_2 ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[3] ),
        .I4(\col_reg_125_reg_n_2_[6] ),
        .O(\col_reg_125[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_reg_125[10]_i_5 
       (.I0(\col_reg_125[9]_i_2_n_2 ),
        .I1(\col_reg_125_reg_n_2_[6] ),
        .O(\col_reg_125[10]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \col_reg_125[10]_i_6 
       (.I0(\col_reg_125_reg_n_2_[0] ),
        .I1(\col_reg_125_reg_n_2_[5] ),
        .I2(\col_reg_125_reg_n_2_[2] ),
        .I3(\col_reg_125_reg_n_2_[4] ),
        .O(\col_reg_125[10]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \col_reg_125[10]_i_7 
       (.I0(\col_reg_125_reg_n_2_[7] ),
        .I1(\col_reg_125_reg_n_2_[9] ),
        .I2(\col_reg_125_reg_n_2_[8] ),
        .I3(\col_reg_125_reg_n_2_[10] ),
        .O(\col_reg_125[10]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_reg_125[1]_i_1 
       (.I0(\col_reg_125_reg_n_2_[1] ),
        .I1(\col_reg_125_reg_n_2_[0] ),
        .O(col_1_fu_252_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_reg_125[2]_i_1 
       (.I0(\col_reg_125_reg_n_2_[2] ),
        .I1(\col_reg_125_reg_n_2_[1] ),
        .I2(\col_reg_125_reg_n_2_[0] ),
        .O(col_1_fu_252_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_reg_125[3]_i_1 
       (.I0(\col_reg_125_reg_n_2_[3] ),
        .I1(\col_reg_125_reg_n_2_[0] ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[2] ),
        .O(col_1_fu_252_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_reg_125[4]_i_1 
       (.I0(\col_reg_125_reg_n_2_[4] ),
        .I1(\col_reg_125_reg_n_2_[2] ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[0] ),
        .I4(\col_reg_125_reg_n_2_[3] ),
        .O(col_1_fu_252_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_reg_125[5]_i_1 
       (.I0(\col_reg_125_reg_n_2_[5] ),
        .I1(\col_reg_125_reg_n_2_[3] ),
        .I2(\col_reg_125_reg_n_2_[0] ),
        .I3(\col_reg_125_reg_n_2_[1] ),
        .I4(\col_reg_125_reg_n_2_[2] ),
        .I5(\col_reg_125_reg_n_2_[4] ),
        .O(col_1_fu_252_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_reg_125[6]_i_1 
       (.I0(\col_reg_125_reg_n_2_[6] ),
        .I1(\col_reg_125[9]_i_2_n_2 ),
        .O(col_1_fu_252_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \col_reg_125[7]_i_1 
       (.I0(\col_reg_125_reg_n_2_[7] ),
        .I1(\col_reg_125[10]_i_4_n_2 ),
        .I2(\col_reg_125_reg_n_2_[6] ),
        .I3(\col_reg_125[9]_i_2_n_2 ),
        .O(col_1_fu_252_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h2020DF20)) 
    \col_reg_125[8]_i_1 
       (.I0(\col_reg_125_reg_n_2_[6] ),
        .I1(\col_reg_125[9]_i_2_n_2 ),
        .I2(\col_reg_125_reg_n_2_[7] ),
        .I3(\col_reg_125_reg_n_2_[8] ),
        .I4(\col_reg_125[10]_i_4_n_2 ),
        .O(col_1_fu_252_p2[8]));
  LUT6 #(
    .INIT(64'h00000000A6AAAAAA)) 
    \col_reg_125[9]_i_1 
       (.I0(\col_reg_125_reg_n_2_[9] ),
        .I1(\col_reg_125_reg_n_2_[6] ),
        .I2(\col_reg_125[9]_i_2_n_2 ),
        .I3(\col_reg_125_reg_n_2_[7] ),
        .I4(\col_reg_125_reg_n_2_[8] ),
        .I5(\col_reg_125[10]_i_4_n_2 ),
        .O(col_1_fu_252_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_reg_125[9]_i_2 
       (.I0(\col_reg_125_reg_n_2_[4] ),
        .I1(\col_reg_125_reg_n_2_[2] ),
        .I2(\col_reg_125_reg_n_2_[1] ),
        .I3(\col_reg_125_reg_n_2_[0] ),
        .I4(\col_reg_125_reg_n_2_[3] ),
        .I5(\col_reg_125_reg_n_2_[5] ),
        .O(\col_reg_125[9]_i_2_n_2 ));
  FDRE \col_reg_125_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[0]),
        .Q(\col_reg_125_reg_n_2_[0] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[10] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[10]),
        .Q(\col_reg_125_reg_n_2_[10] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[1]),
        .Q(\col_reg_125_reg_n_2_[1] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[2]),
        .Q(\col_reg_125_reg_n_2_[2] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[3]),
        .Q(\col_reg_125_reg_n_2_[3] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[4]),
        .Q(\col_reg_125_reg_n_2_[4] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[5]),
        .Q(\col_reg_125_reg_n_2_[5] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[6]),
        .Q(\col_reg_125_reg_n_2_[6] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[7] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[7]),
        .Q(\col_reg_125_reg_n_2_[7] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[8] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[8]),
        .Q(\col_reg_125_reg_n_2_[8] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \col_reg_125_reg[9] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(col_1_fu_252_p2[9]),
        .Q(\col_reg_125_reg_n_2_[9] ),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln58_reg_452[0]_i_2 
       (.I0(\icmp_ln58_reg_452[0]_i_4_n_2 ),
        .O(icmp_ln58_fu_180_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln58_reg_452[0]_i_4 
       (.I0(\icmp_ln58_reg_452[0]_i_6_n_2 ),
        .I1(indvar_flatten_reg_103_reg[8]),
        .I2(indvar_flatten_reg_103_reg[12]),
        .I3(indvar_flatten_reg_103_reg[5]),
        .I4(\icmp_ln58_reg_452[0]_i_7_n_2 ),
        .I5(\icmp_ln58_reg_452[0]_i_8_n_2 ),
        .O(\icmp_ln58_reg_452[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \icmp_ln58_reg_452[0]_i_6 
       (.I0(indvar_flatten_reg_103_reg[7]),
        .I1(indvar_flatten_reg_103_reg[17]),
        .I2(indvar_flatten_reg_103_reg[0]),
        .I3(indvar_flatten_reg_103_reg[13]),
        .I4(indvar_flatten_reg_103_reg[9]),
        .I5(indvar_flatten_reg_103_reg[16]),
        .O(\icmp_ln58_reg_452[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln58_reg_452[0]_i_7 
       (.I0(indvar_flatten_reg_103_reg[19]),
        .I1(indvar_flatten_reg_103_reg[10]),
        .I2(indvar_flatten_reg_103_reg[15]),
        .I3(indvar_flatten_reg_103_reg[4]),
        .O(\icmp_ln58_reg_452[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln58_reg_452[0]_i_8 
       (.I0(indvar_flatten_reg_103_reg[14]),
        .I1(indvar_flatten_reg_103_reg[18]),
        .I2(indvar_flatten_reg_103_reg[3]),
        .I3(indvar_flatten_reg_103_reg[20]),
        .I4(\icmp_ln58_reg_452[0]_i_9_n_2 ),
        .O(\icmp_ln58_reg_452[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln58_reg_452[0]_i_9 
       (.I0(indvar_flatten_reg_103_reg[6]),
        .I1(indvar_flatten_reg_103_reg[2]),
        .I2(indvar_flatten_reg_103_reg[11]),
        .I3(indvar_flatten_reg_103_reg[1]),
        .O(\icmp_ln58_reg_452[0]_i_9_n_2 ));
  FDRE \icmp_ln58_reg_452_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_41ns_43ns_57_1_1_U65_n_3),
        .D(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .Q(\icmp_ln58_reg_452_pp0_iter1_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln58_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(mul_41ns_43ns_57_1_1_U65_n_3),
        .D(icmp_ln58_fu_180_p2),
        .Q(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_103[0]_i_2 
       (.I0(indvar_flatten_reg_103_reg[0]),
        .O(\indvar_flatten_reg_103[0]_i_2_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[0] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_17 ),
        .Q(indvar_flatten_reg_103_reg[0]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_103_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_103_reg[0]_i_1_n_2 ,\indvar_flatten_reg_103_reg[0]_i_1_n_3 ,\indvar_flatten_reg_103_reg[0]_i_1_n_4 ,\indvar_flatten_reg_103_reg[0]_i_1_n_5 ,\indvar_flatten_reg_103_reg[0]_i_1_n_6 ,\indvar_flatten_reg_103_reg[0]_i_1_n_7 ,\indvar_flatten_reg_103_reg[0]_i_1_n_8 ,\indvar_flatten_reg_103_reg[0]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_103_reg[0]_i_1_n_10 ,\indvar_flatten_reg_103_reg[0]_i_1_n_11 ,\indvar_flatten_reg_103_reg[0]_i_1_n_12 ,\indvar_flatten_reg_103_reg[0]_i_1_n_13 ,\indvar_flatten_reg_103_reg[0]_i_1_n_14 ,\indvar_flatten_reg_103_reg[0]_i_1_n_15 ,\indvar_flatten_reg_103_reg[0]_i_1_n_16 ,\indvar_flatten_reg_103_reg[0]_i_1_n_17 }),
        .S({indvar_flatten_reg_103_reg[7:1],\indvar_flatten_reg_103[0]_i_2_n_2 }));
  FDRE \indvar_flatten_reg_103_reg[10] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_103_reg[10]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[11] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_103_reg[11]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[12] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_103_reg[12]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[13] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_103_reg[13]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[14] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_103_reg[14]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[15] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_103_reg[15]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[16] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_103_reg[16]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_103_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_103_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_103_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_103_reg[16]_i_1_n_6 ,\indvar_flatten_reg_103_reg[16]_i_1_n_7 ,\indvar_flatten_reg_103_reg[16]_i_1_n_8 ,\indvar_flatten_reg_103_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_103_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_103_reg[16]_i_1_n_13 ,\indvar_flatten_reg_103_reg[16]_i_1_n_14 ,\indvar_flatten_reg_103_reg[16]_i_1_n_15 ,\indvar_flatten_reg_103_reg[16]_i_1_n_16 ,\indvar_flatten_reg_103_reg[16]_i_1_n_17 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_103_reg[20:16]}));
  FDRE \indvar_flatten_reg_103_reg[17] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_103_reg[17]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[18] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_103_reg[18]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[19] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_103_reg[19]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[1] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_16 ),
        .Q(indvar_flatten_reg_103_reg[1]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[20] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_reg_103_reg[20]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[2] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_15 ),
        .Q(indvar_flatten_reg_103_reg[2]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[3] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_103_reg[3]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[4] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_103_reg[4]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[5] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_103_reg[5]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[6] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_103_reg[6]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[7] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_103_reg[7]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \indvar_flatten_reg_103_reg[8] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_103_reg[8]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_103_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_103_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_103_reg[8]_i_1_n_2 ,\indvar_flatten_reg_103_reg[8]_i_1_n_3 ,\indvar_flatten_reg_103_reg[8]_i_1_n_4 ,\indvar_flatten_reg_103_reg[8]_i_1_n_5 ,\indvar_flatten_reg_103_reg[8]_i_1_n_6 ,\indvar_flatten_reg_103_reg[8]_i_1_n_7 ,\indvar_flatten_reg_103_reg[8]_i_1_n_8 ,\indvar_flatten_reg_103_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_103_reg[8]_i_1_n_10 ,\indvar_flatten_reg_103_reg[8]_i_1_n_11 ,\indvar_flatten_reg_103_reg[8]_i_1_n_12 ,\indvar_flatten_reg_103_reg[8]_i_1_n_13 ,\indvar_flatten_reg_103_reg[8]_i_1_n_14 ,\indvar_flatten_reg_103_reg[8]_i_1_n_15 ,\indvar_flatten_reg_103_reg[8]_i_1_n_16 ,\indvar_flatten_reg_103_reg[8]_i_1_n_17 }),
        .S(indvar_flatten_reg_103_reg[15:8]));
  FDRE \indvar_flatten_reg_103_reg[9] 
       (.C(ap_clk),
        .CE(col_reg_1250),
        .D(\indvar_flatten_reg_103_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_103_reg[9]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    internal_full_n_i_2__4
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .I2(img_dst2_data_empty_n),
        .I3(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .I4(and_ln66_reg_466),
        .I5(\mOutPtr_reg[1] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    internal_full_n_i_2__5
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .I2(img_dst1_data_empty_n),
        .I3(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  LUT6 #(
    .INIT(64'h0F0F870F0F0F0F0F)) 
    \mOutPtr[1]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .I2(\mOutPtr_reg[1] ),
        .I3(and_ln66_reg_466),
        .I4(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .I5(img_dst2_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT5 #(
    .INIT(32'h0F870F0F)) 
    \mOutPtr[1]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .I4(img_dst1_data_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_3));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mOutPtr[1]_i_4__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .I2(and_ln66_reg_466),
        .I3(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .I4(img_dst2_data_empty_n),
        .I5(\mOutPtr_reg[1] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \mOutPtr[1]_i_4__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_2),
        .I1(mul_41ns_43ns_57_1_1_U65_n_3),
        .I2(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .I3(img_dst1_data_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mem_reg_bram_0_i_30
       (.I0(\icmp_ln58_reg_452_pp0_iter1_reg_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_block_pp0_stage0_subdone),
        .O(WEA));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1 mul_32ns_8ns_40_1_1_U57
       (.A(A),
        .CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4217_dout(img_dst1_4217_dout[7:0]),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_36 mul_32ns_8ns_40_1_1_U58
       (.CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 ),
        .img_dst2_4219_dout(img_dst2_4219_dout[7:0]),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_37 mul_32ns_8ns_40_1_1_U59
       (.A(A),
        .CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4217_dout(img_dst1_4217_dout[15:8]),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_38 mul_32ns_8ns_40_1_1_U60
       (.CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 ),
        .img_dst2_4219_dout(img_dst2_4219_dout[15:8]),
        .out(out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_39 mul_32ns_8ns_40_1_1_U61
       (.A(A),
        .CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .ap_clk(ap_clk),
        .i_op_assign_fu_166_p2(i_op_assign_fu_166_p2),
        .img_dst1_4217_dout(img_dst1_4217_dout[23:16]),
        .p__1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_32ns_8ns_40_1_1_40 mul_32ns_8ns_40_1_1_U62
       (.CEA2(overlyOnMat_1080_1920_U0_overly_alpha_read),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .ap_clk(ap_clk),
        .ap_clk_0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 ),
        .ap_enable_reg_pp0_iter2_reg(start_once_reg),
        .img_dst2_4219_dout(img_dst2_4219_dout[23:16]),
        .out(out),
        .overlay_alpha_c_empty_n(overlay_alpha_c_empty_n),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc2123_U0_full_n(start_for_Loop_loop_height_proc2123_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1 mul_41ns_43ns_57_1_1_U63
       (.CEB2(add_ln1350_1_reg_4850),
        .add_ln1350_fu_308_p2(add_ln1350_fu_308_p2),
        .and_ln66_reg_466_pp0_iter1_reg(and_ln66_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[7:0]),
        .if_din(if_din[7:0]),
        .\q_tmp_reg[7] (\icmp_ln58_reg_452_pp0_iter1_reg_reg_n_2_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_41 mul_41ns_43ns_57_1_1_U64
       (.CEB2(add_ln1350_1_reg_4850),
        .add_ln1350_1_fu_340_p2(add_ln1350_1_fu_340_p2),
        .and_ln66_reg_466_pp0_iter1_reg(and_ln66_reg_466_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[15:8]),
        .if_din(if_din[15:8]),
        .\q_tmp_reg[15] (\icmp_ln58_reg_452_pp0_iter1_reg_reg_n_2_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_41ns_43ns_57_1_1_42 mul_41ns_43ns_57_1_1_U65
       (.CEB2(add_ln1350_1_reg_4850),
        .DSP_A_B_DATA_INST(\icmp_ln58_reg_452_reg_n_2_[0] ),
        .Q(ap_CS_fsm_pp0_stage0),
        .add_ln1350_2_fu_372_p2(add_ln1350_2_fu_372_p2),
        .and_ln66_reg_466(and_ln66_reg_466),
        .and_ln66_reg_466_pp0_iter1_reg(and_ln66_reg_466_pp0_iter1_reg),
        .\ap_CS_fsm_reg[1] (mul_41ns_43ns_57_1_1_U65_n_3),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136(ap_phi_reg_pp0_iter2_pixelMix_2_i_reg_136[23:16]),
        .\icmp_ln58_reg_452[0]_i_3 (ap_enable_reg_pp0_iter1_reg_n_2),
        .\icmp_ln58_reg_452_reg[0] (ap_enable_reg_pp0_iter2_reg_n_2),
        .if_din(if_din[23:16]),
        .img_dst1_data_empty_n(img_dst1_data_empty_n),
        .img_dst2_data_empty_n(img_dst2_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .\q_tmp_reg[23] (\icmp_ln58_reg_452_pp0_iter1_reg_reg_n_2_[0] ));
  CARRY8 p__0_i_1
       (.CI(p__0_i_2_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_1_n_2,p__0_i_1_n_3,p__0_i_1_n_4,p__0_i_1_n_5,p__0_i_1_n_6,p__0_i_1_n_7,p__0_i_1_n_8,p__0_i_1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [31:24]),
        .O(add_ln1350_fu_308_p2[31:24]),
        .S({p__0_i_3_n_2,p__0_i_4_n_2,p__0_i_5_n_2,p__0_i_6_n_2,p__0_i_7_n_2,p__0_i_8_n_2,p__0_i_9_n_2,p__0_i_10_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [24]),
        .O(p__0_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [24]),
        .O(p__0_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [24]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [24]),
        .O(p__0_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [23]),
        .O(p__0_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [23]),
        .O(p__0_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_11__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [23]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [23]),
        .O(p__0_i_11__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [22]),
        .O(p__0_i_12_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [22]),
        .O(p__0_i_12__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_12__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [22]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [22]),
        .O(p__0_i_12__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [21]),
        .O(p__0_i_13_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [21]),
        .O(p__0_i_13__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_13__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [21]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [21]),
        .O(p__0_i_13__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [20]),
        .O(p__0_i_14_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [20]),
        .O(p__0_i_14__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_14__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [20]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [20]),
        .O(p__0_i_14__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [19]),
        .O(p__0_i_15_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [19]),
        .O(p__0_i_15__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_15__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [19]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [19]),
        .O(p__0_i_15__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [18]),
        .O(p__0_i_16_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [18]),
        .O(p__0_i_16__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_16__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [18]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [18]),
        .O(p__0_i_16__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [17]),
        .O(p__0_i_17_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [17]),
        .O(p__0_i_17__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_17__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [17]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [17]),
        .O(p__0_i_17__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [16]),
        .O(p__0_i_18_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [16]),
        .O(p__0_i_18__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_18__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [16]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [16]),
        .O(p__0_i_18__1_n_2));
  CARRY8 p__0_i_1__0
       (.CI(p__0_i_2__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_1__0_n_2,p__0_i_1__0_n_3,p__0_i_1__0_n_4,p__0_i_1__0_n_5,p__0_i_1__0_n_6,p__0_i_1__0_n_7,p__0_i_1__0_n_8,p__0_i_1__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [31:24]),
        .O(add_ln1350_1_fu_340_p2[31:24]),
        .S({p__0_i_3__0_n_2,p__0_i_4__0_n_2,p__0_i_5__0_n_2,p__0_i_6__0_n_2,p__0_i_7__0_n_2,p__0_i_8__0_n_2,p__0_i_9__0_n_2,p__0_i_10__0_n_2}));
  CARRY8 p__0_i_1__1
       (.CI(p__0_i_2__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_1__1_n_2,p__0_i_1__1_n_3,p__0_i_1__1_n_4,p__0_i_1__1_n_5,p__0_i_1__1_n_6,p__0_i_1__1_n_7,p__0_i_1__1_n_8,p__0_i_1__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [31:24]),
        .O(add_ln1350_2_fu_372_p2[31:24]),
        .S({p__0_i_3__1_n_2,p__0_i_4__1_n_2,p__0_i_5__1_n_2,p__0_i_6__1_n_2,p__0_i_7__1_n_2,p__0_i_8__1_n_2,p__0_i_9__1_n_2,p__0_i_10__1_n_2}));
  CARRY8 p__0_i_2
       (.CI(p__2_i_1_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2_n_2,p__0_i_2_n_3,p__0_i_2_n_4,p__0_i_2_n_5,p__0_i_2_n_6,p__0_i_2_n_7,p__0_i_2_n_8,p__0_i_2_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [23:16]),
        .O(add_ln1350_fu_308_p2[23:16]),
        .S({p__0_i_11_n_2,p__0_i_12_n_2,p__0_i_13_n_2,p__0_i_14_n_2,p__0_i_15_n_2,p__0_i_16_n_2,p__0_i_17_n_2,p__0_i_18_n_2}));
  CARRY8 p__0_i_2__0
       (.CI(p__2_i_1__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2__0_n_2,p__0_i_2__0_n_3,p__0_i_2__0_n_4,p__0_i_2__0_n_5,p__0_i_2__0_n_6,p__0_i_2__0_n_7,p__0_i_2__0_n_8,p__0_i_2__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [23:16]),
        .O(add_ln1350_1_fu_340_p2[23:16]),
        .S({p__0_i_11__0_n_2,p__0_i_12__0_n_2,p__0_i_13__0_n_2,p__0_i_14__0_n_2,p__0_i_15__0_n_2,p__0_i_16__0_n_2,p__0_i_17__0_n_2,p__0_i_18__0_n_2}));
  CARRY8 p__0_i_2__1
       (.CI(p__2_i_1__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__0_i_2__1_n_2,p__0_i_2__1_n_3,p__0_i_2__1_n_4,p__0_i_2__1_n_5,p__0_i_2__1_n_6,p__0_i_2__1_n_7,p__0_i_2__1_n_8,p__0_i_2__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [23:16]),
        .O(add_ln1350_2_fu_372_p2[23:16]),
        .S({p__0_i_11__1_n_2,p__0_i_12__1_n_2,p__0_i_13__1_n_2,p__0_i_14__1_n_2,p__0_i_15__1_n_2,p__0_i_16__1_n_2,p__0_i_17__1_n_2,p__0_i_18__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [31]),
        .O(p__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [31]),
        .O(p__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [31]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [31]),
        .O(p__0_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [30]),
        .O(p__0_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [30]),
        .O(p__0_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [30]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [30]),
        .O(p__0_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [29]),
        .O(p__0_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [29]),
        .O(p__0_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [29]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [29]),
        .O(p__0_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [28]),
        .O(p__0_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [28]),
        .O(p__0_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [28]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [28]),
        .O(p__0_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [27]),
        .O(p__0_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [27]),
        .O(p__0_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [27]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [27]),
        .O(p__0_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [26]),
        .O(p__0_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [26]),
        .O(p__0_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [26]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [26]),
        .O(p__0_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [25]),
        .O(p__0_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [25]),
        .O(p__0_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__0_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [25]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [25]),
        .O(p__0_i_9__1_n_2));
  CARRY8 p__2_i_1
       (.CI(p__2_i_2_n_2),
        .CI_TOP(1'b0),
        .CO({p__2_i_1_n_2,p__2_i_1_n_3,p__2_i_1_n_4,p__2_i_1_n_5,p__2_i_1_n_6,p__2_i_1_n_7,p__2_i_1_n_8,p__2_i_1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [15:8]),
        .O(add_ln1350_fu_308_p2[15:8]),
        .S({p__2_i_3_n_2,p__2_i_4_n_2,p__2_i_5_n_2,p__2_i_6_n_2,p__2_i_7_n_2,p__2_i_8_n_2,p__2_i_9_n_2,p__2_i_10_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [8]),
        .O(p__2_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [8]),
        .O(p__2_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [8]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [8]),
        .O(p__2_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [7]),
        .O(p__2_i_11_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_11__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [7]),
        .O(p__2_i_11__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_11__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [7]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [7]),
        .O(p__2_i_11__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_12
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [6]),
        .O(p__2_i_12_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_12__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [6]),
        .O(p__2_i_12__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_12__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [6]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [6]),
        .O(p__2_i_12__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_13
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [5]),
        .O(p__2_i_13_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_13__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [5]),
        .O(p__2_i_13__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_13__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [5]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [5]),
        .O(p__2_i_13__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_14
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [4]),
        .O(p__2_i_14_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_14__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [4]),
        .O(p__2_i_14__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_14__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [4]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [4]),
        .O(p__2_i_14__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_15
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [3]),
        .O(p__2_i_15_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_15__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [3]),
        .O(p__2_i_15__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_15__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [3]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [3]),
        .O(p__2_i_15__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_16
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [2]),
        .O(p__2_i_16_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_16__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [2]),
        .O(p__2_i_16__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_16__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [2]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [2]),
        .O(p__2_i_16__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_17
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [1]),
        .O(p__2_i_17_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_17__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [1]),
        .O(p__2_i_17__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_17__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [1]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [1]),
        .O(p__2_i_17__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_18
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [0]),
        .O(p__2_i_18_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_18__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [0]),
        .O(p__2_i_18__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_18__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [0]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [0]),
        .O(p__2_i_18__1_n_2));
  CARRY8 p__2_i_1__0
       (.CI(p__2_i_2__0_n_2),
        .CI_TOP(1'b0),
        .CO({p__2_i_1__0_n_2,p__2_i_1__0_n_3,p__2_i_1__0_n_4,p__2_i_1__0_n_5,p__2_i_1__0_n_6,p__2_i_1__0_n_7,p__2_i_1__0_n_8,p__2_i_1__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [15:8]),
        .O(add_ln1350_1_fu_340_p2[15:8]),
        .S({p__2_i_3__0_n_2,p__2_i_4__0_n_2,p__2_i_5__0_n_2,p__2_i_6__0_n_2,p__2_i_7__0_n_2,p__2_i_8__0_n_2,p__2_i_9__0_n_2,p__2_i_10__0_n_2}));
  CARRY8 p__2_i_1__1
       (.CI(p__2_i_2__1_n_2),
        .CI_TOP(1'b0),
        .CO({p__2_i_1__1_n_2,p__2_i_1__1_n_3,p__2_i_1__1_n_4,p__2_i_1__1_n_5,p__2_i_1__1_n_6,p__2_i_1__1_n_7,p__2_i_1__1_n_8,p__2_i_1__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [15:8]),
        .O(add_ln1350_2_fu_372_p2[15:8]),
        .S({p__2_i_3__1_n_2,p__2_i_4__1_n_2,p__2_i_5__1_n_2,p__2_i_6__1_n_2,p__2_i_7__1_n_2,p__2_i_8__1_n_2,p__2_i_9__1_n_2,p__2_i_10__1_n_2}));
  CARRY8 p__2_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__2_i_2_n_2,p__2_i_2_n_3,p__2_i_2_n_4,p__2_i_2_n_5,p__2_i_2_n_6,p__2_i_2_n_7,p__2_i_2_n_8,p__2_i_2_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [7:0]),
        .O(add_ln1350_fu_308_p2[7:0]),
        .S({p__2_i_11_n_2,p__2_i_12_n_2,p__2_i_13_n_2,p__2_i_14_n_2,p__2_i_15_n_2,p__2_i_16_n_2,p__2_i_17_n_2,p__2_i_18_n_2}));
  CARRY8 p__2_i_2__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__2_i_2__0_n_2,p__2_i_2__0_n_3,p__2_i_2__0_n_4,p__2_i_2__0_n_5,p__2_i_2__0_n_6,p__2_i_2__0_n_7,p__2_i_2__0_n_8,p__2_i_2__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [7:0]),
        .O(add_ln1350_1_fu_340_p2[7:0]),
        .S({p__2_i_11__0_n_2,p__2_i_12__0_n_2,p__2_i_13__0_n_2,p__2_i_14__0_n_2,p__2_i_15__0_n_2,p__2_i_16__0_n_2,p__2_i_17__0_n_2,p__2_i_18__0_n_2}));
  CARRY8 p__2_i_2__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p__2_i_2__1_n_2,p__2_i_2__1_n_3,p__2_i_2__1_n_4,p__2_i_2__1_n_5,p__2_i_2__1_n_6,p__2_i_2__1_n_7,p__2_i_2__1_n_8,p__2_i_2__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [7:0]),
        .O(add_ln1350_2_fu_372_p2[7:0]),
        .S({p__2_i_11__1_n_2,p__2_i_12__1_n_2,p__2_i_13__1_n_2,p__2_i_14__1_n_2,p__2_i_15__1_n_2,p__2_i_16__1_n_2,p__2_i_17__1_n_2,p__2_i_18__1_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_3
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [15]),
        .O(p__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [15]),
        .O(p__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [15]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [15]),
        .O(p__2_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [14]),
        .O(p__2_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [14]),
        .O(p__2_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [14]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [14]),
        .O(p__2_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [13]),
        .O(p__2_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [13]),
        .O(p__2_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [13]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [13]),
        .O(p__2_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [12]),
        .O(p__2_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [12]),
        .O(p__2_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [12]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [12]),
        .O(p__2_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [11]),
        .O(p__2_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [11]),
        .O(p__2_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [11]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [11]),
        .O(p__2_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [10]),
        .O(p__2_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [10]),
        .O(p__2_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [10]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [10]),
        .O(p__2_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [9]),
        .O(p__2_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [9]),
        .O(p__2_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p__2_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [9]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [9]),
        .O(p__2_i_9__1_n_2));
  CARRY8 p_i_1
       (.CI(p_i_2__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_1_CO_UNCONNECTED[7:1],add_ln1350_1_fu_340_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [33]),
        .O(p_i_10_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [32]),
        .O(p_i_10__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_10__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [32]),
        .O(p_i_10__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_11
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [32]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [32]),
        .O(p_i_11_n_2));
  CARRY8 p_i_1__0
       (.CI(p_i_2__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_1__0_CO_UNCONNECTED[7:1],add_ln1350_2_fu_372_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_1__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_i_2
       (.CI(p_i_3_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_i_2_CO_UNCONNECTED[7:1],add_ln1350_fu_308_p2[40]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_i_2__0
       (.CI(p__0_i_1__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_2__0_n_2,p_i_2__0_n_3,p_i_2__0_n_4,p_i_2__0_n_5,p_i_2__0_n_6,p_i_2__0_n_7,p_i_2__0_n_8,p_i_2__0_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [39:32]),
        .O(add_ln1350_1_fu_340_p2[39:32]),
        .S({p_i_3__0_n_2,p_i_4__0_n_2,p_i_5__0_n_2,p_i_6__0_n_2,p_i_7__0_n_2,p_i_8__0_n_2,p_i_9__0_n_2,p_i_10__0_n_2}));
  CARRY8 p_i_2__1
       (.CI(p__0_i_1__1_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_2__1_n_2,p_i_2__1_n_3,p_i_2__1_n_4,p_i_2__1_n_5,p_i_2__1_n_6,p_i_2__1_n_7,p_i_2__1_n_8,p_i_2__1_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [39:32]),
        .O(add_ln1350_2_fu_372_p2[39:32]),
        .S({p_i_3__1_n_2,p_i_4__1_n_2,p_i_5__1_n_2,p_i_6__1_n_2,p_i_7__1_n_2,p_i_8__1_n_2,p_i_9__1_n_2,p_i_10__1_n_2}));
  CARRY8 p_i_3
       (.CI(p__0_i_1_n_2),
        .CI_TOP(1'b0),
        .CO({p_i_3_n_2,p_i_3_n_3,p_i_3_n_4,p_i_3_n_5,p_i_3_n_6,p_i_3_n_7,p_i_3_n_8,p_i_3_n_9}),
        .DI(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [39:32]),
        .O(add_ln1350_fu_308_p2[39:32]),
        .S({p_i_4_n_2,p_i_5_n_2,p_i_6_n_2,p_i_7_n_2,p_i_8_n_2,p_i_9_n_2,p_i_10_n_2,p_i_11_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [39]),
        .O(p_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_3__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [39]),
        .O(p_i_3__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [39]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [39]),
        .O(p_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [38]),
        .O(p_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_4__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [38]),
        .O(p_i_4__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [38]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [38]),
        .O(p_i_5_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [37]),
        .O(p_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_5__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [37]),
        .O(p_i_5__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [37]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [37]),
        .O(p_i_6_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [36]),
        .O(p_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_6__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [36]),
        .O(p_i_6__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [36]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [36]),
        .O(p_i_7_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [35]),
        .O(p_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_7__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [35]),
        .O(p_i_7__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [35]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [35]),
        .O(p_i_8_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [34]),
        .O(p_i_8__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_8__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [34]),
        .O(p_i_8__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_0 [34]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1 [34]),
        .O(p_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__0
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_2 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_1 [33]),
        .O(p_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    p_i_9__1
       (.I0(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_4 [33]),
        .I1(\overlaystream_mul_32ns_8ns_40_1_1_Multiplier_0_U/p__1_3 [33]),
        .O(p_i_9__1_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    \row_reg_114[0]_i_1 
       (.I0(row_reg_114_reg[0]),
        .O(add_ln58_1_fu_206_p2__0[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \row_reg_114[10]_i_1 
       (.I0(col_reg_1250),
        .I1(\col_reg_125[10]_i_4_n_2 ),
        .O(row_reg_114));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_reg_114[10]_i_2 
       (.I0(row_reg_114_reg[10]),
        .I1(row_reg_114_reg[8]),
        .I2(row_reg_114_reg[6]),
        .I3(\row_reg_114[10]_i_3_n_2 ),
        .I4(row_reg_114_reg[7]),
        .I5(row_reg_114_reg[9]),
        .O(add_ln58_1_fu_206_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_reg_114[10]_i_3 
       (.I0(row_reg_114_reg[5]),
        .I1(row_reg_114_reg[4]),
        .I2(row_reg_114_reg[2]),
        .I3(row_reg_114_reg[0]),
        .I4(row_reg_114_reg[1]),
        .I5(row_reg_114_reg[3]),
        .O(\row_reg_114[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_reg_114[1]_i_1 
       (.I0(row_reg_114_reg[0]),
        .I1(row_reg_114_reg[1]),
        .O(add_ln58_1_fu_206_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_reg_114[2]_i_1 
       (.I0(row_reg_114_reg[2]),
        .I1(row_reg_114_reg[0]),
        .I2(row_reg_114_reg[1]),
        .O(add_ln58_1_fu_206_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_reg_114[3]_i_1 
       (.I0(row_reg_114_reg[3]),
        .I1(row_reg_114_reg[1]),
        .I2(row_reg_114_reg[0]),
        .I3(row_reg_114_reg[2]),
        .O(add_ln58_1_fu_206_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_reg_114[4]_i_1 
       (.I0(row_reg_114_reg[4]),
        .I1(row_reg_114_reg[2]),
        .I2(row_reg_114_reg[0]),
        .I3(row_reg_114_reg[1]),
        .I4(row_reg_114_reg[3]),
        .O(add_ln58_1_fu_206_p2__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_reg_114[5]_i_1 
       (.I0(row_reg_114_reg[3]),
        .I1(row_reg_114_reg[1]),
        .I2(row_reg_114_reg[0]),
        .I3(row_reg_114_reg[2]),
        .I4(row_reg_114_reg[4]),
        .I5(row_reg_114_reg[5]),
        .O(add_ln58_1_fu_206_p2__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \row_reg_114[6]_i_1 
       (.I0(row_reg_114_reg[6]),
        .I1(\row_reg_114[10]_i_3_n_2 ),
        .O(add_ln58_1_fu_206_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_reg_114[7]_i_1 
       (.I0(row_reg_114_reg[6]),
        .I1(\row_reg_114[10]_i_3_n_2 ),
        .I2(row_reg_114_reg[7]),
        .O(add_ln58_1_fu_206_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_reg_114[8]_i_1 
       (.I0(row_reg_114_reg[8]),
        .I1(row_reg_114_reg[6]),
        .I2(\row_reg_114[10]_i_3_n_2 ),
        .I3(row_reg_114_reg[7]),
        .O(add_ln58_1_fu_206_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_reg_114[9]_i_1 
       (.I0(row_reg_114_reg[9]),
        .I1(row_reg_114_reg[7]),
        .I2(\row_reg_114[10]_i_3_n_2 ),
        .I3(row_reg_114_reg[6]),
        .I4(row_reg_114_reg[8]),
        .O(add_ln58_1_fu_206_p2[9]));
  FDRE \row_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2__0[0]),
        .Q(row_reg_114_reg[0]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[10] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2[10]),
        .Q(row_reg_114_reg[10]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2__0[1]),
        .Q(row_reg_114_reg[1]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2__0[2]),
        .Q(row_reg_114_reg[2]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2__0[3]),
        .Q(row_reg_114_reg[3]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2__0[4]),
        .Q(row_reg_114_reg[4]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2__0[5]),
        .Q(row_reg_114_reg[5]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2[6]),
        .Q(row_reg_114_reg[6]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2[7]),
        .Q(row_reg_114_reg[7]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[8] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2[8]),
        .Q(row_reg_114_reg[8]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  FDRE \row_reg_114_reg[9] 
       (.C(ap_clk),
        .CE(row_reg_114),
        .D(add_ln58_1_fu_206_p2[9]),
        .Q(row_reg_114_reg[9]),
        .R(\col_reg_125[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__0
       (.I0(Q),
        .I1(start_once_reg),
        .I2(start_for_Loop_loop_height_proc2123_U0_full_n),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .O(start_once_reg_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_2),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__1 
       (.I0(push),
        .I1(pop),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \waddr[10]_i_1__2 
       (.I0(\icmp_ln58_reg_452_pp0_iter1_reg_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img_out_data_full_n),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_1080_1920_1_2_s
   (pop,
    dout_valid_reg,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    img_dst1_4217_din,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
    ap_clk,
    empty_n,
    img_src1_data_empty_n,
    img_dst1_data_full_n,
    ap_rst_n_inv,
    img_src1_4216_dout,
    ap_rst_n,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start);
  output pop;
  output dout_valid_reg;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output [23:0]img_dst1_4217_din;
  output resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready;
  input ap_clk;
  input empty_n;
  input img_src1_data_empty_n;
  input img_dst1_data_full_n;
  input ap_rst_n_inv;
  input [23:0]img_src1_4216_dout;
  input ap_rst_n;
  input resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;

  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg;
  wire empty_n;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_n_6;
  wire [23:0]img_dst1_4217_din;
  wire img_dst1_data_full_n;
  wire [23:0]img_src1_4216_dout;
  wire img_src1_data_empty_n;
  wire [0:0]internal_full_n_reg;
  wire pop;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14
       (.D(ap_NS_fsm),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[4]_0 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(dout_valid_reg),
        .empty_n(empty_n),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .img_dst1_4217_din(img_dst1_4217_din),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_4216_dout(img_src1_4216_dout),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .internal_full_n_reg(internal_full_n_reg),
        .pop(pop),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready),
        .resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_n_6),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_resize_2_9_1080_1920_320_320_1_2_s
   (O,
    \phi_ln695_fu_176_reg[31] ,
    zext_ln215_fu_754_p1,
    pop,
    dout_valid_reg,
    internal_full_n_reg,
    \DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0] ,
    resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
    D,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ap_rst_n,
    img_dst2_data_full_n,
    img_src2_data_empty_n,
    CO,
    empty_n,
    resize_2_9_1080_1920_320_320_1_2_U0_ap_start);
  output [7:0]O;
  output [7:0]\phi_ln695_fu_176_reg[31] ;
  output [15:0]zext_ln215_fu_754_p1;
  output pop;
  output dout_valid_reg;
  output [0:0]internal_full_n_reg;
  output \DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0] ;
  output resize_2_9_1080_1920_320_320_1_2_U0_ap_ready;
  output [23:0]D;
  input ap_clk;
  input ap_rst_n_inv;
  input [23:0]Q;
  input ap_rst_n;
  input img_dst2_data_full_n;
  input img_src2_data_empty_n;
  input [0:0]CO;
  input empty_n;
  input resize_2_9_1080_1920_320_320_1_2_U0_ap_start;

  wire [0:0]CO;
  wire [23:0]D;
  wire \DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0] ;
  wire [7:0]O;
  wire [23:0]Q;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg;
  wire empty_n;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_3;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_46;
  wire icmp_ln809_fu_1309_p2;
  wire icmp_ln809_reg_2613;
  wire \icmp_ln809_reg_2613[0]_i_1_n_2 ;
  wire img_dst2_data_full_n;
  wire img_src2_data_empty_n;
  wire [0:0]internal_full_n_reg;
  wire p_13_in;
  wire [7:0]\phi_ln695_fu_176_reg[31] ;
  wire pop;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_start;
  wire [15:0]zext_ln215_fu_754_p1;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14
       (.CO(CO),
        .D(ap_NS_fsm),
        .\DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0]_0 (\DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0] ),
        .O(O),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_46),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(dout_valid_reg),
        .dout_valid_reg_0({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .empty_n(empty_n),
        .grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 (grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_3),
        .icmp_ln809_reg_2613(icmp_ln809_reg_2613),
        .\icmp_ln809_reg_2613_reg[0]_0 (\icmp_ln809_reg_2613[0]_i_1_n_2 ),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .internal_full_n_reg(internal_full_n_reg),
        .\out_col_index_fu_180_reg[31]_0 (icmp_ln809_fu_1309_p2),
        .p_13_in(p_13_in),
        .\phi_ln695_fu_176_reg[13]_0 (zext_ln215_fu_754_p1[0]),
        .\phi_ln695_fu_176_reg[24]_0 (zext_ln215_fu_754_p1[8:1]),
        .\phi_ln695_fu_176_reg[31]_0 (\phi_ln695_fu_176_reg[31] ),
        .\phi_ln695_fu_176_reg[31]_1 (zext_ln215_fu_754_p1[15:9]),
        .pop(pop),
        .resize_2_9_1080_1920_320_320_1_2_U0_ap_ready(resize_2_9_1080_1920_320_320_1_2_U0_ap_ready),
        .resize_2_9_1080_1920_320_320_1_2_U0_ap_start(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .\trunc_ln211_2_reg_2727_reg[7]_0 (D));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_46),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \icmp_ln809_reg_2613[0]_i_1 
       (.I0(icmp_ln809_fu_1309_p2),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_n_3),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(p_13_in),
        .I4(icmp_ln809_reg_2613),
        .O(\icmp_ln809_reg_2613[0]_i_1_n_2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_Loop_loop_height_proc2123_U0
   (start_for_Loop_loop_height_proc2123_U0_full_n,
    Loop_loop_height_proc2123_U0_ap_start,
    ap_clk,
    start_once_reg,
    overlyOnMat_1080_1920_U0_ap_start,
    Loop_loop_height_proc2123_U0_ap_ready,
    ap_rst_n,
    ap_rst_n_inv);
  output start_for_Loop_loop_height_proc2123_U0_full_n;
  output Loop_loop_height_proc2123_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input overlyOnMat_1080_1920_U0_ap_start;
  input Loop_loop_height_proc2123_U0_ap_ready;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire Loop_loop_height_proc2123_U0_ap_ready;
  wire Loop_loop_height_proc2123_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__6_n_2;
  wire internal_full_n_i_1__6_n_2;
  wire internal_full_n_i_2__3_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_2__4_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_Loop_loop_height_proc2123_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__6
       (.I0(Loop_loop_height_proc2123_U0_ap_start),
        .I1(internal_full_n_i_2__3_n_2),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__6_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_2),
        .Q(Loop_loop_height_proc2123_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n_i_2__3_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_Loop_loop_height_proc2123_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__3
       (.I0(Loop_loop_height_proc2123_U0_ap_start),
        .I1(Loop_loop_height_proc2123_U0_ap_ready),
        .I2(start_for_Loop_loop_height_proc2123_U0_full_n),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_2),
        .Q(start_for_Loop_loop_height_proc2123_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_2 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1__4 
       (.I0(start_once_reg),
        .I1(overlyOnMat_1080_1920_U0_ap_start),
        .I2(start_for_Loop_loop_height_proc2123_U0_full_n),
        .I3(Loop_loop_height_proc2123_U0_ap_ready),
        .I4(Loop_loop_height_proc2123_U0_ap_start),
        .O(\mOutPtr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_3__4 
       (.I0(Loop_loop_height_proc2123_U0_ap_ready),
        .I1(Loop_loop_height_proc2123_U0_ap_start),
        .I2(start_once_reg),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(start_for_Loop_loop_height_proc2123_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_2 ),
        .D(\mOutPtr[0]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_2 ),
        .D(\mOutPtr[1]_i_2__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_duplicate_1080_1920_U0
   (start_for_duplicate_1080_1920_U0_full_n,
    duplicate_1080_1920_U0_ap_start,
    ap_clk,
    start_once_reg,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    ap_ready,
    ap_rst_n,
    internal_empty_n_reg_0,
    ap_rst_n_inv);
  output start_for_duplicate_1080_1920_U0_full_n;
  output duplicate_1080_1920_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input ap_ready;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_start;
  wire internal_empty_n_i_1__1_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_2;
  wire internal_full_n_i_2_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[1]_i_2__1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_duplicate_1080_1920_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(duplicate_1080_1920_U0_ap_start),
        .I3(ap_ready),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_2),
        .Q(duplicate_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_duplicate_1080_1920_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(ap_ready),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_i_2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_2),
        .Q(start_for_duplicate_1080_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(start_for_duplicate_1080_1920_U0_full_n),
        .I3(ap_ready),
        .I4(duplicate_1080_1920_U0_ap_start),
        .O(\mOutPtr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_ready),
        .I1(duplicate_1080_1920_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(start_for_duplicate_1080_1920_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_2__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_overlyOnMat_1080_1920_U0
   (start_for_overlyOnMat_1080_1920_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    ap_clk,
    start_once_reg,
    start_for_duplicate_1080_1920_U0_full_n,
    Q,
    ap_rst_n,
    ap_rst_n_inv);
  output start_for_overlyOnMat_1080_1920_U0_full_n;
  output overlyOnMat_1080_1920_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input start_for_duplicate_1080_1920_U0_full_n;
  input [0:0]Q;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_2;
  wire internal_full_n_i_1__2_n_2;
  wire internal_full_n_i_2__0_n_2;
  wire internal_full_n_i_3__0_n_2;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_1__0_n_2 ;
  wire \mOutPtr[2]_i_1_n_2 ;
  wire \mOutPtr[2]_i_2_n_2 ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_duplicate_1080_1920_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__2
       (.I0(overlyOnMat_1080_1920_U0_ap_start),
        .I1(internal_full_n_i_2__0_n_2),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__0_n_2),
        .O(internal_empty_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_2),
        .Q(overlyOnMat_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__0_n_2),
        .I1(internal_full_n_i_3__0_n_2),
        .I2(mOutPtr[1]),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__0
       (.I0(overlyOnMat_1080_1920_U0_ap_start),
        .I1(Q),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_for_duplicate_1080_1920_U0_full_n),
        .I4(start_once_reg),
        .O(internal_full_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_2),
        .Q(start_for_overlyOnMat_1080_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[2]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_duplicate_1080_1920_U0_full_n),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(Q),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .O(\mOutPtr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[2]_i_3 
       (.I0(Q),
        .I1(overlyOnMat_1080_1920_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_duplicate_1080_1920_U0_full_n),
        .I4(start_for_overlyOnMat_1080_1920_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1__3_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_1__0_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1_n_2 ),
        .D(\mOutPtr[2]_i_2_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_1080_1920_1_2_U0
   (start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
    ap_clk,
    duplicate_1080_1920_U0_ap_start,
    start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
    start_once_reg,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
    ap_rst_n,
    ap_rst_n_inv);
  output start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  output resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  input ap_clk;
  input duplicate_1080_1920_U0_ap_start;
  input start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n;
  input start_once_reg;
  input resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_start;
  wire internal_empty_n_i_1__5_n_2;
  wire internal_full_n_i_1__5_n_2;
  wire internal_full_n_i_2__2_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_2__3_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__5
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .I1(internal_full_n_i_2__2_n_2),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_2),
        .Q(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_i_2__2_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_2));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    internal_full_n_i_2__2
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .I1(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready),
        .I2(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I5(duplicate_1080_1920_U0_ap_start),
        .O(internal_full_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_2),
        .Q(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF080008000800)) 
    \mOutPtr[1]_i_1__3 
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I4(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready),
        .I5(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .O(\mOutPtr[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_2 ));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \mOutPtr[1]_i_4__0 
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready),
        .I1(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .I2(duplicate_1080_1920_U0_ap_start),
        .I3(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I4(start_once_reg),
        .I5(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_2 ),
        .D(\mOutPtr[0]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_2 ),
        .D(\mOutPtr[1]_i_2__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_start_for_resize_2_9_1080_1920_320_320_1_2_U0
   (resize_2_9_1080_1920_320_320_1_2_U0_ap_start,
    start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n,
    ap_clk,
    duplicate_1080_1920_U0_ap_start,
    start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n,
    start_once_reg,
    resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
    ap_rst_n,
    ap_rst_n_inv);
  output resize_2_9_1080_1920_320_320_1_2_U0_ap_start;
  output start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n;
  input ap_clk;
  input duplicate_1080_1920_U0_ap_start;
  input start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  input start_once_reg;
  input resize_2_9_1080_1920_320_320_1_2_U0_ap_ready;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire duplicate_1080_1920_U0_ap_start;
  wire internal_empty_n_i_1__4_n_2;
  wire internal_empty_n_i_2__1_n_2;
  wire internal_full_n_i_1__4_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_2 ;
  wire \mOutPtr[1]_i_1__2_n_2 ;
  wire \mOutPtr[1]_i_2__2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_start;
  wire start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n;
  wire start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__4
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .I1(internal_empty_n_i_2__1_n_2),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_2_[1] ),
        .I5(\mOutPtr_reg_n_2_[0] ),
        .O(internal_empty_n_i_1__4_n_2));
  LUT6 #(
    .INIT(64'h0070000000000000)) 
    internal_empty_n_i_2__1
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .I1(resize_2_9_1080_1920_320_320_1_2_U0_ap_ready),
        .I2(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I3(start_once_reg),
        .I4(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I5(duplicate_1080_1920_U0_ap_start),
        .O(internal_empty_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_2),
        .Q(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_empty_n_i_2__1_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_2),
        .Q(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'hF7FF080008000800)) 
    \mOutPtr[1]_i_1__2 
       (.I0(duplicate_1080_1920_U0_ap_start),
        .I1(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .I4(resize_2_9_1080_1920_320_320_1_2_U0_ap_ready),
        .I5(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .O(\mOutPtr[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \mOutPtr[1]_i_4 
       (.I0(resize_2_9_1080_1920_320_320_1_2_U0_ap_ready),
        .I1(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .I2(duplicate_1080_1920_U0_ap_start),
        .I3(start_for_resize_2_9_1080_1920_1080_1920_1_2_U0_full_n),
        .I4(start_once_reg),
        .I5(start_for_resize_2_9_1080_1920_320_320_1_2_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_2 ),
        .D(\mOutPtr[0]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__2_n_2 ),
        .D(\mOutPtr[1]_i_2__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s
   (pop,
    dout_valid_reg,
    internal_full_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    img_dst1_4217_din,
    D,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready,
    ap_clk,
    ap_rst_n_inv,
    img_src1_4216_dout,
    empty_n,
    img_src1_data_empty_n,
    Q,
    img_dst1_data_full_n,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg,
    resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start,
    ap_rst_n);
  output pop;
  output dout_valid_reg;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [23:0]img_dst1_4217_din;
  output [1:0]D;
  output resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready;
  input ap_clk;
  input ap_rst_n_inv;
  input [23:0]img_src1_4216_dout;
  input empty_n;
  input img_src1_data_empty_n;
  input [1:0]Q;
  input img_dst1_data_full_n;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg;
  input resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [15:0]accum_reg_V_0_0_1_reg_301;
  wire accum_reg_V_0_0_1_reg_3010;
  wire \accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[0] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[10] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[11] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[12] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[13] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[14] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[15] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[1] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[2] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[3] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[4] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[5] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[6] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[7] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[8] ;
  wire \accum_reg_V_0_1_1_reg_290_reg_n_2_[9] ;
  wire [15:0]accum_reg_V_1_0_1_reg_279;
  wire [15:0]accum_reg_V_1_1_1_reg_268;
  wire accum_reg_V_2_0_1_reg_257;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[0] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[10] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[11] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[12] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[13] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[14] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[15] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[1] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[2] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[3] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[4] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[5] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[6] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[7] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[8] ;
  wire \accum_reg_V_2_0_1_reg_257_reg_n_2_[9] ;
  wire accum_reg_V_2_1_1_reg_246;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[0] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[10] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[11] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[12] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[13] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[14] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[15] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[1] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[2] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[3] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[4] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[5] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[6] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[7] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[8] ;
  wire \accum_reg_V_2_1_1_reg_246_reg_n_2_[9] ;
  wire add_ln211_15_fu_674_p2_carry__0_n_3;
  wire add_ln211_15_fu_674_p2_carry__0_n_4;
  wire add_ln211_15_fu_674_p2_carry__0_n_5;
  wire add_ln211_15_fu_674_p2_carry__0_n_6;
  wire add_ln211_15_fu_674_p2_carry__0_n_7;
  wire add_ln211_15_fu_674_p2_carry__0_n_8;
  wire add_ln211_15_fu_674_p2_carry__0_n_9;
  wire add_ln211_15_fu_674_p2_carry_n_2;
  wire add_ln211_15_fu_674_p2_carry_n_3;
  wire add_ln211_15_fu_674_p2_carry_n_4;
  wire add_ln211_15_fu_674_p2_carry_n_5;
  wire add_ln211_15_fu_674_p2_carry_n_6;
  wire add_ln211_15_fu_674_p2_carry_n_7;
  wire add_ln211_15_fu_674_p2_carry_n_8;
  wire add_ln211_15_fu_674_p2_carry_n_9;
  wire add_ln211_16_fu_716_p2_carry__0_n_3;
  wire add_ln211_16_fu_716_p2_carry__0_n_4;
  wire add_ln211_16_fu_716_p2_carry__0_n_5;
  wire add_ln211_16_fu_716_p2_carry__0_n_6;
  wire add_ln211_16_fu_716_p2_carry__0_n_7;
  wire add_ln211_16_fu_716_p2_carry__0_n_8;
  wire add_ln211_16_fu_716_p2_carry__0_n_9;
  wire add_ln211_16_fu_716_p2_carry_n_2;
  wire add_ln211_16_fu_716_p2_carry_n_3;
  wire add_ln211_16_fu_716_p2_carry_n_4;
  wire add_ln211_16_fu_716_p2_carry_n_5;
  wire add_ln211_16_fu_716_p2_carry_n_6;
  wire add_ln211_16_fu_716_p2_carry_n_7;
  wire add_ln211_16_fu_716_p2_carry_n_8;
  wire add_ln211_16_fu_716_p2_carry_n_9;
  wire add_ln211_17_fu_758_p2_carry__0_n_3;
  wire add_ln211_17_fu_758_p2_carry__0_n_4;
  wire add_ln211_17_fu_758_p2_carry__0_n_5;
  wire add_ln211_17_fu_758_p2_carry__0_n_6;
  wire add_ln211_17_fu_758_p2_carry__0_n_7;
  wire add_ln211_17_fu_758_p2_carry__0_n_8;
  wire add_ln211_17_fu_758_p2_carry__0_n_9;
  wire add_ln211_17_fu_758_p2_carry_n_2;
  wire add_ln211_17_fu_758_p2_carry_n_3;
  wire add_ln211_17_fu_758_p2_carry_n_4;
  wire add_ln211_17_fu_758_p2_carry_n_5;
  wire add_ln211_17_fu_758_p2_carry_n_6;
  wire add_ln211_17_fu_758_p2_carry_n_7;
  wire add_ln211_17_fu_758_p2_carry_n_8;
  wire add_ln211_17_fu_758_p2_carry_n_9;
  wire add_ln211_18_fu_800_p2_carry__0_n_3;
  wire add_ln211_18_fu_800_p2_carry__0_n_4;
  wire add_ln211_18_fu_800_p2_carry__0_n_5;
  wire add_ln211_18_fu_800_p2_carry__0_n_6;
  wire add_ln211_18_fu_800_p2_carry__0_n_7;
  wire add_ln211_18_fu_800_p2_carry__0_n_8;
  wire add_ln211_18_fu_800_p2_carry__0_n_9;
  wire add_ln211_18_fu_800_p2_carry_n_2;
  wire add_ln211_18_fu_800_p2_carry_n_3;
  wire add_ln211_18_fu_800_p2_carry_n_4;
  wire add_ln211_18_fu_800_p2_carry_n_5;
  wire add_ln211_18_fu_800_p2_carry_n_6;
  wire add_ln211_18_fu_800_p2_carry_n_7;
  wire add_ln211_18_fu_800_p2_carry_n_8;
  wire add_ln211_18_fu_800_p2_carry_n_9;
  wire add_ln211_19_fu_842_p2_carry__0_n_3;
  wire add_ln211_19_fu_842_p2_carry__0_n_4;
  wire add_ln211_19_fu_842_p2_carry__0_n_5;
  wire add_ln211_19_fu_842_p2_carry__0_n_6;
  wire add_ln211_19_fu_842_p2_carry__0_n_7;
  wire add_ln211_19_fu_842_p2_carry__0_n_8;
  wire add_ln211_19_fu_842_p2_carry__0_n_9;
  wire add_ln211_19_fu_842_p2_carry_n_2;
  wire add_ln211_19_fu_842_p2_carry_n_3;
  wire add_ln211_19_fu_842_p2_carry_n_4;
  wire add_ln211_19_fu_842_p2_carry_n_5;
  wire add_ln211_19_fu_842_p2_carry_n_6;
  wire add_ln211_19_fu_842_p2_carry_n_7;
  wire add_ln211_19_fu_842_p2_carry_n_8;
  wire add_ln211_19_fu_842_p2_carry_n_9;
  wire add_ln211_fu_620_p2_carry__0_n_3;
  wire add_ln211_fu_620_p2_carry__0_n_4;
  wire add_ln211_fu_620_p2_carry__0_n_5;
  wire add_ln211_fu_620_p2_carry__0_n_6;
  wire add_ln211_fu_620_p2_carry__0_n_7;
  wire add_ln211_fu_620_p2_carry__0_n_8;
  wire add_ln211_fu_620_p2_carry__0_n_9;
  wire add_ln211_fu_620_p2_carry_n_2;
  wire add_ln211_fu_620_p2_carry_n_3;
  wire add_ln211_fu_620_p2_carry_n_4;
  wire add_ln211_fu_620_p2_carry_n_5;
  wire add_ln211_fu_620_p2_carry_n_6;
  wire add_ln211_fu_620_p2_carry_n_7;
  wire add_ln211_fu_620_p2_carry_n_8;
  wire add_ln211_fu_620_p2_carry_n_9;
  wire [15:8]add_ln216_6_fu_915_p2;
  wire add_ln216_6_fu_915_p2_carry__0_n_3;
  wire add_ln216_6_fu_915_p2_carry__0_n_4;
  wire add_ln216_6_fu_915_p2_carry__0_n_5;
  wire add_ln216_6_fu_915_p2_carry__0_n_6;
  wire add_ln216_6_fu_915_p2_carry__0_n_7;
  wire add_ln216_6_fu_915_p2_carry__0_n_8;
  wire add_ln216_6_fu_915_p2_carry__0_n_9;
  wire add_ln216_6_fu_915_p2_carry_i_2_n_2;
  wire add_ln216_6_fu_915_p2_carry_i_9_n_2;
  wire add_ln216_6_fu_915_p2_carry_n_2;
  wire add_ln216_6_fu_915_p2_carry_n_3;
  wire add_ln216_6_fu_915_p2_carry_n_4;
  wire add_ln216_6_fu_915_p2_carry_n_5;
  wire add_ln216_6_fu_915_p2_carry_n_6;
  wire add_ln216_6_fu_915_p2_carry_n_7;
  wire add_ln216_6_fu_915_p2_carry_n_8;
  wire add_ln216_6_fu_915_p2_carry_n_9;
  wire [15:8]add_ln216_7_fu_949_p2;
  wire add_ln216_7_fu_949_p2_carry__0_n_3;
  wire add_ln216_7_fu_949_p2_carry__0_n_4;
  wire add_ln216_7_fu_949_p2_carry__0_n_5;
  wire add_ln216_7_fu_949_p2_carry__0_n_6;
  wire add_ln216_7_fu_949_p2_carry__0_n_7;
  wire add_ln216_7_fu_949_p2_carry__0_n_8;
  wire add_ln216_7_fu_949_p2_carry__0_n_9;
  wire add_ln216_7_fu_949_p2_carry_i_2_n_2;
  wire add_ln216_7_fu_949_p2_carry_i_9_n_2;
  wire add_ln216_7_fu_949_p2_carry_n_2;
  wire add_ln216_7_fu_949_p2_carry_n_3;
  wire add_ln216_7_fu_949_p2_carry_n_4;
  wire add_ln216_7_fu_949_p2_carry_n_5;
  wire add_ln216_7_fu_949_p2_carry_n_6;
  wire add_ln216_7_fu_949_p2_carry_n_7;
  wire add_ln216_7_fu_949_p2_carry_n_8;
  wire add_ln216_7_fu_949_p2_carry_n_9;
  wire [15:8]add_ln216_fu_881_p2;
  wire add_ln216_fu_881_p2_carry__0_n_3;
  wire add_ln216_fu_881_p2_carry__0_n_4;
  wire add_ln216_fu_881_p2_carry__0_n_5;
  wire add_ln216_fu_881_p2_carry__0_n_6;
  wire add_ln216_fu_881_p2_carry__0_n_7;
  wire add_ln216_fu_881_p2_carry__0_n_8;
  wire add_ln216_fu_881_p2_carry__0_n_9;
  wire add_ln216_fu_881_p2_carry_i_2_n_2;
  wire add_ln216_fu_881_p2_carry_i_9_n_2;
  wire add_ln216_fu_881_p2_carry_n_2;
  wire add_ln216_fu_881_p2_carry_n_3;
  wire add_ln216_fu_881_p2_carry_n_4;
  wire add_ln216_fu_881_p2_carry_n_5;
  wire add_ln216_fu_881_p2_carry_n_6;
  wire add_ln216_fu_881_p2_carry_n_7;
  wire add_ln216_fu_881_p2_carry_n_8;
  wire add_ln216_fu_881_p2_carry_n_9;
  wire [10:0]add_ln695_fu_408_p2;
  wire add_ln695_fu_408_p2_carry__0_n_9;
  wire add_ln695_fu_408_p2_carry_n_2;
  wire add_ln695_fu_408_p2_carry_n_3;
  wire add_ln695_fu_408_p2_carry_n_4;
  wire add_ln695_fu_408_p2_carry_n_5;
  wire add_ln695_fu_408_p2_carry_n_6;
  wire add_ln695_fu_408_p2_carry_n_7;
  wire add_ln695_fu_408_p2_carry_n_8;
  wire add_ln695_fu_408_p2_carry_n_9;
  wire \ap_CS_fsm[4]_i_1__0_n_2 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4_i_1_n_2;
  wire ap_enable_reg_pp1_iter4_reg_n_2;
  wire ap_enable_reg_pp1_iter5_i_1_n_2;
  wire ap_enable_reg_pp1_iter5_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp117_fu_425_p2;
  wire cmp117_reg_1107;
  wire cmp117_reg_11070;
  wire \cmp117_reg_1107[0]_i_2_n_2 ;
  wire \cmp117_reg_1107[0]_i_3_n_2 ;
  wire cmp117_reg_1107_pp1_iter2_reg;
  wire cmp117_reg_1107_pp1_iter3_reg;
  wire [10:0]col_index_3_reg_213;
  wire \col_index_reg_1048[0]_i_1_n_2 ;
  wire \col_index_reg_1048[10]_i_2_n_2 ;
  wire \col_index_reg_1048[10]_i_3_n_2 ;
  wire \col_index_reg_1048[1]_i_1_n_2 ;
  wire \col_index_reg_1048[2]_i_1_n_2 ;
  wire \col_index_reg_1048[3]_i_1_n_2 ;
  wire \col_index_reg_1048[4]_i_1_n_2 ;
  wire \col_index_reg_1048[4]_i_2_n_2 ;
  wire \col_index_reg_1048[5]_i_1_n_2 ;
  wire \col_index_reg_1048[5]_i_2_n_2 ;
  wire \col_index_reg_1048[6]_i_1_n_2 ;
  wire \col_index_reg_1048[7]_i_1_n_2 ;
  wire \col_index_reg_1048[8]_i_1_n_2 ;
  wire \col_index_reg_1048[9]_i_1_n_2 ;
  wire \col_index_reg_1048[9]_i_2_n_2 ;
  wire \col_index_reg_1048[9]_i_3_n_2 ;
  wire [10:0]dim3_V_fu_318_p2;
  wire dout_valid_reg;
  wire empty_n;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read;
  wire icmp_ln686_fu_331_p2;
  wire icmp_ln686_reg_1021_pp1_iter1_reg;
  wire icmp_ln686_reg_1021_pp1_iter2_reg;
  wire \icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0] ;
  wire \icmp_ln686_reg_1021_reg_n_2_[0] ;
  wire icmp_ln809_fu_388_p2;
  wire icmp_ln809_fu_388_p2_carry__0_i_1_n_2;
  wire icmp_ln809_fu_388_p2_carry__0_i_2_n_2;
  wire icmp_ln809_fu_388_p2_carry__0_i_3_n_2;
  wire icmp_ln809_fu_388_p2_carry__0_i_4_n_2;
  wire icmp_ln809_fu_388_p2_carry__0_i_5_n_2;
  wire icmp_ln809_fu_388_p2_carry__0_n_6;
  wire icmp_ln809_fu_388_p2_carry__0_n_7;
  wire icmp_ln809_fu_388_p2_carry__0_n_8;
  wire icmp_ln809_fu_388_p2_carry__0_n_9;
  wire icmp_ln809_fu_388_p2_carry_i_10_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_11_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_1_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_2_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_3_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_4_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_5_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_6_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_7_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_8_n_2;
  wire icmp_ln809_fu_388_p2_carry_i_9_n_2;
  wire icmp_ln809_fu_388_p2_carry_n_2;
  wire icmp_ln809_fu_388_p2_carry_n_3;
  wire icmp_ln809_fu_388_p2_carry_n_4;
  wire icmp_ln809_fu_388_p2_carry_n_5;
  wire icmp_ln809_fu_388_p2_carry_n_6;
  wire icmp_ln809_fu_388_p2_carry_n_7;
  wire icmp_ln809_fu_388_p2_carry_n_8;
  wire icmp_ln809_fu_388_p2_carry_n_9;
  wire icmp_ln809_reg_1093;
  wire icmp_ln809_reg_1093_pp1_iter1_reg;
  wire \icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2_n_2 ;
  wire icmp_ln809_reg_1093_pp1_iter4_reg;
  wire [23:0]img_dst1_4217_din;
  wire img_dst1_data_full_n;
  wire [23:0]img_src1_4216_dout;
  wire img_src1_data_empty_n;
  wire indvar_flatten_reg_2020;
  wire \indvar_flatten_reg_202[0]_i_2_n_2 ;
  wire [20:0]indvar_flatten_reg_202_reg;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_15 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_16 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_17 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_202_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_202_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_202_reg[8]_i_1_n_9 ;
  wire [0:0]internal_full_n_reg;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_10;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_11;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_12;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_13;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_14;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_15;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_16;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_17;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_18;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_19;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_2;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_20;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_21;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_22;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_23;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_24;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_25;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_26;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_27;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_28;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_29;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_3;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_30;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_31;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_32;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_33;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_4;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_5;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_6;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_7;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_8;
  wire mul_mul_16ns_8ns_24_4_1_U15_n_9;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_10;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_11;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_12;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_13;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_14;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_15;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_16;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_17;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_18;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_19;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_2;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_20;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_21;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_22;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_23;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_24;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_25;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_26;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_27;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_28;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_29;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_3;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_30;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_31;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_32;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_33;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_4;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_5;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_6;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_7;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_8;
  wire mul_mul_16ns_8ns_24_4_1_U16_n_9;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_10;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_11;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_12;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_13;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_14;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_15;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_16;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_17;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_18;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_19;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_2;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_20;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_21;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_22;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_23;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_24;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_25;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_26;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_27;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_28;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_29;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_3;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_30;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_31;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_32;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_33;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_34;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_4;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_5;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_6;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_7;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_8;
  wire mul_mul_16ns_8ns_24_4_1_U17_n_9;
  wire ouput_buffer_0_0_V_U_n_4;
  wire ouput_buffer_2_0_V_load_reg_1164;
  wire ouput_buffer_2_0_V_load_reg_1164_pp1_iter2_reg;
  wire \out_col_index_reg_224[0]_i_3_n_2 ;
  wire \out_col_index_reg_224[0]_i_4_n_2 ;
  wire [31:6]out_col_index_reg_224_reg;
  wire \out_col_index_reg_224_reg[0]_i_2_n_10 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_11 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_12 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_13 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_14 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_15 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_16 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_17 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_2 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_3 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_4 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_5 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_6 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_7 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_8 ;
  wire \out_col_index_reg_224_reg[0]_i_2_n_9 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_10 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_11 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_12 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_13 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_14 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_15 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_16 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_17 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_2 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_3 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_4 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_5 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_6 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_7 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_8 ;
  wire \out_col_index_reg_224_reg[16]_i_1_n_9 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_10 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_11 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_12 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_13 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_14 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_15 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_16 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_17 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_3 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_4 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_5 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_6 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_7 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_8 ;
  wire \out_col_index_reg_224_reg[24]_i_1_n_9 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_10 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_11 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_12 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_13 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_14 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_15 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_16 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_17 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_2 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_3 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_4 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_5 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_6 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_7 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_8 ;
  wire \out_col_index_reg_224_reg[8]_i_1_n_9 ;
  wire \out_col_index_reg_224_reg_n_2_[0] ;
  wire \out_col_index_reg_224_reg_n_2_[1] ;
  wire \out_col_index_reg_224_reg_n_2_[2] ;
  wire \out_col_index_reg_224_reg_n_2_[3] ;
  wire \out_col_index_reg_224_reg_n_2_[4] ;
  wire \out_col_index_reg_224_reg_n_2_[5] ;
  wire p_4_in;
  wire [7:0]p_Result_12_i_reg_1127;
  wire [7:0]p_Result_12_i_reg_1127_pp1_iter2_reg;
  wire p_Result_8_reg_11990;
  wire [7:0]p_Result_i_reg_1122;
  wire [7:0]p_Result_i_reg_1122_pp1_iter2_reg;
  wire p_Result_s_reg_1035;
  wire p_Result_s_reg_1035_pp1_iter1_reg;
  wire p_Result_s_reg_1035_pp1_iter2_reg;
  wire p_Result_s_reg_1035_pp1_iter3_reg;
  wire p_Val2_10_reg_235;
  wire [0:0]p_Val2_10_reg_235_reg;
  wire [10:1]p_Val2_10_reg_235_reg__0;
  wire pop;
  wire [15:8]procBlock_out_V_3_fu_534_p3;
  wire [15:8]procBlock_out_V_4_fu_541_p3;
  wire [15:8]procBlock_out_V_fu_527_p3;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start;
  wire [14:0]select_ln468_12_fu_661_p3;
  wire [14:0]select_ln468_13_fu_709_p3;
  wire [14:0]select_ln468_14_fu_751_p3;
  wire [14:0]select_ln468_15_fu_793_p3;
  wire [14:0]select_ln468_16_fu_835_p3;
  wire [14:0]select_ln468_fu_607_p3;
  wire [15:0]select_ln480_1_fu_680_p3;
  wire [15:0]select_ln480_2_fu_722_p3;
  wire [15:0]select_ln480_3_fu_764_p3;
  wire [15:0]select_ln480_4_fu_806_p3;
  wire [15:0]select_ln480_5_fu_848_p3;
  wire [15:0]select_ln480_fu_626_p3;
  wire [15:1]select_ln519_3_fu_897_p3;
  wire [15:1]select_ln519_4_fu_931_p3;
  wire [15:1]select_ln519_fu_863_p3;
  wire [10:0]select_ln675_fu_349_p3;
  wire [10:0]select_ln675_reg_1030;
  wire \select_ln675_reg_1030[10]_i_2_n_2 ;
  wire \select_ln675_reg_1030[10]_i_3_n_2 ;
  wire \select_ln675_reg_1030[10]_i_4_n_2 ;
  wire \select_ln675_reg_1030[10]_i_5_n_2 ;
  wire \select_ln675_reg_1030[10]_i_6_n_2 ;
  wire \select_ln675_reg_1030[9]_i_2_n_2 ;
  wire \select_ln675_reg_1030[9]_i_3_n_2 ;
  wire \select_ln675_reg_1030[9]_i_4_n_2 ;
  wire \select_ln675_reg_1030[9]_i_5_n_2 ;
  wire t_V_reg_191;
  wire \t_V_reg_191[10]_i_2_n_2 ;
  wire \t_V_reg_191[10]_i_4_n_2 ;
  wire [10:0]t_V_reg_191_reg;
  wire [1:0]tmp_6_fu_648_p3;
  wire [7:0]trunc_ln674_3_reg_1117;
  wire [7:0]trunc_ln674_3_reg_1117_pp1_iter2_reg;
  wire trunc_ln674_4_reg_1054_pp1_iter1_reg;
  wire trunc_ln674_4_reg_1054_pp1_iter2_reg;
  wire trunc_ln674_5_reg_1066;
  wire trunc_ln674_5_reg_1066_pp1_iter1_reg;
  wire trunc_ln674_5_reg_1066_pp1_iter2_reg;
  wire [0:0]zext_ln216_3_fu_945_p1;
  wire [26:16]zext_ln216_fu_449_p1;
  wire [7:7]NLW_add_ln211_15_fu_674_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln211_16_fu_716_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln211_17_fu_758_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln211_18_fu_800_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln211_19_fu_842_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln211_fu_620_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_add_ln216_6_fu_915_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_add_ln216_6_fu_915_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_add_ln216_7_fu_949_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_add_ln216_7_fu_949_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_add_ln216_fu_881_p2_carry_O_UNCONNECTED;
  wire [7:7]NLW_add_ln216_fu_881_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln695_fu_408_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln695_fu_408_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln809_fu_388_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln809_fu_388_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln809_fu_388_p2_carry__0_O_UNCONNECTED;
  wire [7:4]\NLW_indvar_flatten_reg_202_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_202_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_out_col_index_reg_224_reg[24]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(img_dst1_data_full_n),
        .I1(ap_enable_reg_pp1_iter5_reg_n_2),
        .I2(icmp_ln809_reg_1093_pp1_iter4_reg),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(Q[1]),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \accum_reg_V_0_0_1_reg_301[15]_i_1 
       (.I0(p_Result_s_reg_1035_pp1_iter3_reg),
        .I1(ap_enable_reg_pp1_iter4_reg_n_2),
        .I2(\icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(ap_CS_fsm_state3),
        .O(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'h20)) 
    \accum_reg_V_0_0_1_reg_301[15]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter4_reg_n_2),
        .O(accum_reg_V_2_0_1_reg_257));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[0]),
        .Q(accum_reg_V_0_0_1_reg_301[0]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[10]),
        .Q(accum_reg_V_0_0_1_reg_301[10]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[11]),
        .Q(accum_reg_V_0_0_1_reg_301[11]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[12]),
        .Q(accum_reg_V_0_0_1_reg_301[12]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[13]),
        .Q(accum_reg_V_0_0_1_reg_301[13]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[14]),
        .Q(accum_reg_V_0_0_1_reg_301[14]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[15]),
        .Q(accum_reg_V_0_0_1_reg_301[15]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[1]),
        .Q(accum_reg_V_0_0_1_reg_301[1]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[2]),
        .Q(accum_reg_V_0_0_1_reg_301[2]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[3]),
        .Q(accum_reg_V_0_0_1_reg_301[3]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[4]),
        .Q(accum_reg_V_0_0_1_reg_301[4]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[5]),
        .Q(accum_reg_V_0_0_1_reg_301[5]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[6]),
        .Q(accum_reg_V_0_0_1_reg_301[6]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[7]),
        .Q(accum_reg_V_0_0_1_reg_301[7]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[8]),
        .Q(accum_reg_V_0_0_1_reg_301[8]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_0_0_1_reg_301_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_fu_626_p3[9]),
        .Q(accum_reg_V_0_0_1_reg_301[9]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \accum_reg_V_0_1_1_reg_290[15]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp1_iter4_reg_n_2),
        .I2(\icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(p_Result_s_reg_1035_pp1_iter3_reg),
        .O(accum_reg_V_2_1_1_reg_246));
  LUT3 #(
    .INIT(8'h20)) 
    \accum_reg_V_0_1_1_reg_290[15]_i_2 
       (.I0(ap_enable_reg_pp1_iter4_reg_n_2),
        .I1(\icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0] ),
        .I2(ap_block_pp1_stage0_subdone),
        .O(accum_reg_V_0_0_1_reg_3010));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[0]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[0] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[10]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[10] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[11]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[11] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[12]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[12] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[13]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[13] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[14]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[14] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[15]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[15] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[1]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[1] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[2]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[2] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[3]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[3] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[4]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[4] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[5]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[5] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[6]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[6] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[7]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[7] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[8]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[8] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_0_1_1_reg_290_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_1_fu_680_p3[9]),
        .Q(\accum_reg_V_0_1_1_reg_290_reg_n_2_[9] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[0]),
        .Q(accum_reg_V_1_0_1_reg_279[0]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[10]),
        .Q(accum_reg_V_1_0_1_reg_279[10]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[11]),
        .Q(accum_reg_V_1_0_1_reg_279[11]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[12]),
        .Q(accum_reg_V_1_0_1_reg_279[12]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[13]),
        .Q(accum_reg_V_1_0_1_reg_279[13]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[14]),
        .Q(accum_reg_V_1_0_1_reg_279[14]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[15]),
        .Q(accum_reg_V_1_0_1_reg_279[15]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[1]),
        .Q(accum_reg_V_1_0_1_reg_279[1]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[2]),
        .Q(accum_reg_V_1_0_1_reg_279[2]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[3]),
        .Q(accum_reg_V_1_0_1_reg_279[3]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[4]),
        .Q(accum_reg_V_1_0_1_reg_279[4]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[5]),
        .Q(accum_reg_V_1_0_1_reg_279[5]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[6]),
        .Q(accum_reg_V_1_0_1_reg_279[6]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[7]),
        .Q(accum_reg_V_1_0_1_reg_279[7]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[8]),
        .Q(accum_reg_V_1_0_1_reg_279[8]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_0_1_reg_279_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_2_fu_722_p3[9]),
        .Q(accum_reg_V_1_0_1_reg_279[9]),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[0]),
        .Q(accum_reg_V_1_1_1_reg_268[0]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[10]),
        .Q(accum_reg_V_1_1_1_reg_268[10]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[11]),
        .Q(accum_reg_V_1_1_1_reg_268[11]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[12]),
        .Q(accum_reg_V_1_1_1_reg_268[12]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[13]),
        .Q(accum_reg_V_1_1_1_reg_268[13]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[14]),
        .Q(accum_reg_V_1_1_1_reg_268[14]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[15]),
        .Q(accum_reg_V_1_1_1_reg_268[15]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[1]),
        .Q(accum_reg_V_1_1_1_reg_268[1]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[2]),
        .Q(accum_reg_V_1_1_1_reg_268[2]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[3]),
        .Q(accum_reg_V_1_1_1_reg_268[3]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[4]),
        .Q(accum_reg_V_1_1_1_reg_268[4]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[5]),
        .Q(accum_reg_V_1_1_1_reg_268[5]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[6]),
        .Q(accum_reg_V_1_1_1_reg_268[6]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[7]),
        .Q(accum_reg_V_1_1_1_reg_268[7]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[8]),
        .Q(accum_reg_V_1_1_1_reg_268[8]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_1_1_1_reg_268_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_3_fu_764_p3[9]),
        .Q(accum_reg_V_1_1_1_reg_268[9]),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[0]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[0] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[10]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[10] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[11]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[11] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[12]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[12] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[13]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[13] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[14]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[14] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[15]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[15] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[1]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[1] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[2]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[2] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[3]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[3] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[4]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[4] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[5]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[5] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[6]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[6] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[7]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[7] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[8]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[8] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_0_1_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_2_0_1_reg_257),
        .D(select_ln480_4_fu_806_p3[9]),
        .Q(\accum_reg_V_2_0_1_reg_257_reg_n_2_[9] ),
        .R(\accum_reg_V_0_0_1_reg_301[15]_i_1_n_2 ));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[0]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[0] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[10]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[10] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[11]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[11] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[12]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[12] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[13]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[13] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[14]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[14] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[15]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[15] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[1]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[1] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[2]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[2] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[3]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[3] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[4]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[4] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[5]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[5] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[6]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[6] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[7]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[7] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[8]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[8] ),
        .R(accum_reg_V_2_1_1_reg_246));
  FDRE \accum_reg_V_2_1_1_reg_246_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_3010),
        .D(select_ln480_5_fu_848_p3[9]),
        .Q(\accum_reg_V_2_1_1_reg_246_reg_n_2_[9] ),
        .R(accum_reg_V_2_1_1_reg_246));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_15_fu_674_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln211_15_fu_674_p2_carry_n_2,add_ln211_15_fu_674_p2_carry_n_3,add_ln211_15_fu_674_p2_carry_n_4,add_ln211_15_fu_674_p2_carry_n_5,add_ln211_15_fu_674_p2_carry_n_6,add_ln211_15_fu_674_p2_carry_n_7,add_ln211_15_fu_674_p2_carry_n_8,add_ln211_15_fu_674_p2_carry_n_9}),
        .DI(select_ln468_12_fu_661_p3[7:0]),
        .O(select_ln480_1_fu_680_p3[7:0]),
        .S({mul_mul_16ns_8ns_24_4_1_U15_n_26,mul_mul_16ns_8ns_24_4_1_U15_n_27,mul_mul_16ns_8ns_24_4_1_U15_n_28,mul_mul_16ns_8ns_24_4_1_U15_n_29,mul_mul_16ns_8ns_24_4_1_U15_n_30,mul_mul_16ns_8ns_24_4_1_U15_n_31,mul_mul_16ns_8ns_24_4_1_U15_n_32,mul_mul_16ns_8ns_24_4_1_U15_n_33}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_15_fu_674_p2_carry__0
       (.CI(add_ln211_15_fu_674_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln211_15_fu_674_p2_carry__0_CO_UNCONNECTED[7],add_ln211_15_fu_674_p2_carry__0_n_3,add_ln211_15_fu_674_p2_carry__0_n_4,add_ln211_15_fu_674_p2_carry__0_n_5,add_ln211_15_fu_674_p2_carry__0_n_6,add_ln211_15_fu_674_p2_carry__0_n_7,add_ln211_15_fu_674_p2_carry__0_n_8,add_ln211_15_fu_674_p2_carry__0_n_9}),
        .DI({1'b0,select_ln468_12_fu_661_p3[14:8]}),
        .O(select_ln480_1_fu_680_p3[15:8]),
        .S({mul_mul_16ns_8ns_24_4_1_U15_n_10,mul_mul_16ns_8ns_24_4_1_U15_n_11,mul_mul_16ns_8ns_24_4_1_U15_n_12,mul_mul_16ns_8ns_24_4_1_U15_n_13,mul_mul_16ns_8ns_24_4_1_U15_n_14,mul_mul_16ns_8ns_24_4_1_U15_n_15,mul_mul_16ns_8ns_24_4_1_U15_n_16,mul_mul_16ns_8ns_24_4_1_U15_n_17}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry__0_i_1
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[14] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry__0_i_2
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[13] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry__0_i_3
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[12] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry__0_i_4
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[11] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry__0_i_5
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[10] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry__0_i_6
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[9] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry__0_i_7
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[8] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_1
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[7] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_2
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[6] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_3
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[5] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_4
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[4] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_5
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[3] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_6
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[2] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_7
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[1] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_15_fu_674_p2_carry_i_8
       (.I0(\accum_reg_V_0_1_1_reg_290_reg_n_2_[0] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_12_fu_661_p3[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_16_fu_716_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln211_16_fu_716_p2_carry_n_2,add_ln211_16_fu_716_p2_carry_n_3,add_ln211_16_fu_716_p2_carry_n_4,add_ln211_16_fu_716_p2_carry_n_5,add_ln211_16_fu_716_p2_carry_n_6,add_ln211_16_fu_716_p2_carry_n_7,add_ln211_16_fu_716_p2_carry_n_8,add_ln211_16_fu_716_p2_carry_n_9}),
        .DI(select_ln468_13_fu_709_p3[7:0]),
        .O(select_ln480_2_fu_722_p3[7:0]),
        .S({mul_mul_16ns_8ns_24_4_1_U16_n_18,mul_mul_16ns_8ns_24_4_1_U16_n_19,mul_mul_16ns_8ns_24_4_1_U16_n_20,mul_mul_16ns_8ns_24_4_1_U16_n_21,mul_mul_16ns_8ns_24_4_1_U16_n_22,mul_mul_16ns_8ns_24_4_1_U16_n_23,mul_mul_16ns_8ns_24_4_1_U16_n_24,mul_mul_16ns_8ns_24_4_1_U16_n_25}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_16_fu_716_p2_carry__0
       (.CI(add_ln211_16_fu_716_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln211_16_fu_716_p2_carry__0_CO_UNCONNECTED[7],add_ln211_16_fu_716_p2_carry__0_n_3,add_ln211_16_fu_716_p2_carry__0_n_4,add_ln211_16_fu_716_p2_carry__0_n_5,add_ln211_16_fu_716_p2_carry__0_n_6,add_ln211_16_fu_716_p2_carry__0_n_7,add_ln211_16_fu_716_p2_carry__0_n_8,add_ln211_16_fu_716_p2_carry__0_n_9}),
        .DI({1'b0,select_ln468_13_fu_709_p3[14:8]}),
        .O(select_ln480_2_fu_722_p3[15:8]),
        .S({mul_mul_16ns_8ns_24_4_1_U16_n_2,mul_mul_16ns_8ns_24_4_1_U16_n_3,mul_mul_16ns_8ns_24_4_1_U16_n_4,mul_mul_16ns_8ns_24_4_1_U16_n_5,mul_mul_16ns_8ns_24_4_1_U16_n_6,mul_mul_16ns_8ns_24_4_1_U16_n_7,mul_mul_16ns_8ns_24_4_1_U16_n_8,mul_mul_16ns_8ns_24_4_1_U16_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry__0_i_1
       (.I0(accum_reg_V_1_0_1_reg_279[14]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry__0_i_2
       (.I0(accum_reg_V_1_0_1_reg_279[13]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry__0_i_3
       (.I0(accum_reg_V_1_0_1_reg_279[12]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry__0_i_4
       (.I0(accum_reg_V_1_0_1_reg_279[11]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry__0_i_5
       (.I0(accum_reg_V_1_0_1_reg_279[10]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry__0_i_6
       (.I0(accum_reg_V_1_0_1_reg_279[9]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry__0_i_7
       (.I0(accum_reg_V_1_0_1_reg_279[8]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_1
       (.I0(accum_reg_V_1_0_1_reg_279[7]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_2
       (.I0(accum_reg_V_1_0_1_reg_279[6]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_3
       (.I0(accum_reg_V_1_0_1_reg_279[5]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_4
       (.I0(accum_reg_V_1_0_1_reg_279[4]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_5
       (.I0(accum_reg_V_1_0_1_reg_279[3]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_6
       (.I0(accum_reg_V_1_0_1_reg_279[2]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_7
       (.I0(accum_reg_V_1_0_1_reg_279[1]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_16_fu_716_p2_carry_i_8
       (.I0(accum_reg_V_1_0_1_reg_279[0]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_13_fu_709_p3[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_17_fu_758_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln211_17_fu_758_p2_carry_n_2,add_ln211_17_fu_758_p2_carry_n_3,add_ln211_17_fu_758_p2_carry_n_4,add_ln211_17_fu_758_p2_carry_n_5,add_ln211_17_fu_758_p2_carry_n_6,add_ln211_17_fu_758_p2_carry_n_7,add_ln211_17_fu_758_p2_carry_n_8,add_ln211_17_fu_758_p2_carry_n_9}),
        .DI(select_ln468_14_fu_751_p3[7:0]),
        .O(select_ln480_3_fu_764_p3[7:0]),
        .S({mul_mul_16ns_8ns_24_4_1_U16_n_26,mul_mul_16ns_8ns_24_4_1_U16_n_27,mul_mul_16ns_8ns_24_4_1_U16_n_28,mul_mul_16ns_8ns_24_4_1_U16_n_29,mul_mul_16ns_8ns_24_4_1_U16_n_30,mul_mul_16ns_8ns_24_4_1_U16_n_31,mul_mul_16ns_8ns_24_4_1_U16_n_32,mul_mul_16ns_8ns_24_4_1_U16_n_33}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_17_fu_758_p2_carry__0
       (.CI(add_ln211_17_fu_758_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln211_17_fu_758_p2_carry__0_CO_UNCONNECTED[7],add_ln211_17_fu_758_p2_carry__0_n_3,add_ln211_17_fu_758_p2_carry__0_n_4,add_ln211_17_fu_758_p2_carry__0_n_5,add_ln211_17_fu_758_p2_carry__0_n_6,add_ln211_17_fu_758_p2_carry__0_n_7,add_ln211_17_fu_758_p2_carry__0_n_8,add_ln211_17_fu_758_p2_carry__0_n_9}),
        .DI({1'b0,select_ln468_14_fu_751_p3[14:8]}),
        .O(select_ln480_3_fu_764_p3[15:8]),
        .S({mul_mul_16ns_8ns_24_4_1_U16_n_10,mul_mul_16ns_8ns_24_4_1_U16_n_11,mul_mul_16ns_8ns_24_4_1_U16_n_12,mul_mul_16ns_8ns_24_4_1_U16_n_13,mul_mul_16ns_8ns_24_4_1_U16_n_14,mul_mul_16ns_8ns_24_4_1_U16_n_15,mul_mul_16ns_8ns_24_4_1_U16_n_16,mul_mul_16ns_8ns_24_4_1_U16_n_17}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry__0_i_1
       (.I0(accum_reg_V_1_1_1_reg_268[14]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry__0_i_2
       (.I0(accum_reg_V_1_1_1_reg_268[13]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry__0_i_3
       (.I0(accum_reg_V_1_1_1_reg_268[12]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry__0_i_4
       (.I0(accum_reg_V_1_1_1_reg_268[11]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry__0_i_5
       (.I0(accum_reg_V_1_1_1_reg_268[10]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry__0_i_6
       (.I0(accum_reg_V_1_1_1_reg_268[9]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry__0_i_7
       (.I0(accum_reg_V_1_1_1_reg_268[8]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_1
       (.I0(accum_reg_V_1_1_1_reg_268[7]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_2
       (.I0(accum_reg_V_1_1_1_reg_268[6]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_3
       (.I0(accum_reg_V_1_1_1_reg_268[5]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_4
       (.I0(accum_reg_V_1_1_1_reg_268[4]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_5
       (.I0(accum_reg_V_1_1_1_reg_268[3]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_6
       (.I0(accum_reg_V_1_1_1_reg_268[2]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_7
       (.I0(accum_reg_V_1_1_1_reg_268[1]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_17_fu_758_p2_carry_i_8
       (.I0(accum_reg_V_1_1_1_reg_268[0]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_14_fu_751_p3[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_18_fu_800_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln211_18_fu_800_p2_carry_n_2,add_ln211_18_fu_800_p2_carry_n_3,add_ln211_18_fu_800_p2_carry_n_4,add_ln211_18_fu_800_p2_carry_n_5,add_ln211_18_fu_800_p2_carry_n_6,add_ln211_18_fu_800_p2_carry_n_7,add_ln211_18_fu_800_p2_carry_n_8,add_ln211_18_fu_800_p2_carry_n_9}),
        .DI(select_ln468_15_fu_793_p3[7:0]),
        .O(select_ln480_4_fu_806_p3[7:0]),
        .S({mul_mul_16ns_8ns_24_4_1_U17_n_19,mul_mul_16ns_8ns_24_4_1_U17_n_20,mul_mul_16ns_8ns_24_4_1_U17_n_21,mul_mul_16ns_8ns_24_4_1_U17_n_22,mul_mul_16ns_8ns_24_4_1_U17_n_23,mul_mul_16ns_8ns_24_4_1_U17_n_24,mul_mul_16ns_8ns_24_4_1_U17_n_25,mul_mul_16ns_8ns_24_4_1_U17_n_26}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_18_fu_800_p2_carry__0
       (.CI(add_ln211_18_fu_800_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln211_18_fu_800_p2_carry__0_CO_UNCONNECTED[7],add_ln211_18_fu_800_p2_carry__0_n_3,add_ln211_18_fu_800_p2_carry__0_n_4,add_ln211_18_fu_800_p2_carry__0_n_5,add_ln211_18_fu_800_p2_carry__0_n_6,add_ln211_18_fu_800_p2_carry__0_n_7,add_ln211_18_fu_800_p2_carry__0_n_8,add_ln211_18_fu_800_p2_carry__0_n_9}),
        .DI({1'b0,select_ln468_15_fu_793_p3[14:8]}),
        .O(select_ln480_4_fu_806_p3[15:8]),
        .S({mul_mul_16ns_8ns_24_4_1_U17_n_3,mul_mul_16ns_8ns_24_4_1_U17_n_4,mul_mul_16ns_8ns_24_4_1_U17_n_5,mul_mul_16ns_8ns_24_4_1_U17_n_6,mul_mul_16ns_8ns_24_4_1_U17_n_7,mul_mul_16ns_8ns_24_4_1_U17_n_8,mul_mul_16ns_8ns_24_4_1_U17_n_9,mul_mul_16ns_8ns_24_4_1_U17_n_10}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry__0_i_1
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[14] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry__0_i_2
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[13] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry__0_i_3
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[12] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry__0_i_4
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[11] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry__0_i_5
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[10] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry__0_i_6
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[9] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry__0_i_7
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[8] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_1
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[7] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_2
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[6] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_3
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[5] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_4
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[4] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_5
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[3] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_6
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[2] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_7
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[1] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_18_fu_800_p2_carry_i_8
       (.I0(\accum_reg_V_2_0_1_reg_257_reg_n_2_[0] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_15_fu_793_p3[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_19_fu_842_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln211_19_fu_842_p2_carry_n_2,add_ln211_19_fu_842_p2_carry_n_3,add_ln211_19_fu_842_p2_carry_n_4,add_ln211_19_fu_842_p2_carry_n_5,add_ln211_19_fu_842_p2_carry_n_6,add_ln211_19_fu_842_p2_carry_n_7,add_ln211_19_fu_842_p2_carry_n_8,add_ln211_19_fu_842_p2_carry_n_9}),
        .DI(select_ln468_16_fu_835_p3[7:0]),
        .O(select_ln480_5_fu_848_p3[7:0]),
        .S({mul_mul_16ns_8ns_24_4_1_U17_n_27,mul_mul_16ns_8ns_24_4_1_U17_n_28,mul_mul_16ns_8ns_24_4_1_U17_n_29,mul_mul_16ns_8ns_24_4_1_U17_n_30,mul_mul_16ns_8ns_24_4_1_U17_n_31,mul_mul_16ns_8ns_24_4_1_U17_n_32,mul_mul_16ns_8ns_24_4_1_U17_n_33,mul_mul_16ns_8ns_24_4_1_U17_n_34}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_19_fu_842_p2_carry__0
       (.CI(add_ln211_19_fu_842_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln211_19_fu_842_p2_carry__0_CO_UNCONNECTED[7],add_ln211_19_fu_842_p2_carry__0_n_3,add_ln211_19_fu_842_p2_carry__0_n_4,add_ln211_19_fu_842_p2_carry__0_n_5,add_ln211_19_fu_842_p2_carry__0_n_6,add_ln211_19_fu_842_p2_carry__0_n_7,add_ln211_19_fu_842_p2_carry__0_n_8,add_ln211_19_fu_842_p2_carry__0_n_9}),
        .DI({1'b0,select_ln468_16_fu_835_p3[14:8]}),
        .O(select_ln480_5_fu_848_p3[15:8]),
        .S({mul_mul_16ns_8ns_24_4_1_U17_n_11,mul_mul_16ns_8ns_24_4_1_U17_n_12,mul_mul_16ns_8ns_24_4_1_U17_n_13,mul_mul_16ns_8ns_24_4_1_U17_n_14,mul_mul_16ns_8ns_24_4_1_U17_n_15,mul_mul_16ns_8ns_24_4_1_U17_n_16,mul_mul_16ns_8ns_24_4_1_U17_n_17,mul_mul_16ns_8ns_24_4_1_U17_n_18}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry__0_i_1
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[14] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry__0_i_2
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[13] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry__0_i_3
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[12] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry__0_i_4
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[11] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry__0_i_5
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[10] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry__0_i_6
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[9] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry__0_i_7
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[8] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_1
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[7] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_2
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[6] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_3
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[5] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_4
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[4] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_5
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[3] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_6
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[2] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_7
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[1] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_19_fu_842_p2_carry_i_8
       (.I0(\accum_reg_V_2_1_1_reg_246_reg_n_2_[0] ),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_16_fu_835_p3[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_fu_620_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln211_fu_620_p2_carry_n_2,add_ln211_fu_620_p2_carry_n_3,add_ln211_fu_620_p2_carry_n_4,add_ln211_fu_620_p2_carry_n_5,add_ln211_fu_620_p2_carry_n_6,add_ln211_fu_620_p2_carry_n_7,add_ln211_fu_620_p2_carry_n_8,add_ln211_fu_620_p2_carry_n_9}),
        .DI(select_ln468_fu_607_p3[7:0]),
        .O(select_ln480_fu_626_p3[7:0]),
        .S({mul_mul_16ns_8ns_24_4_1_U15_n_18,mul_mul_16ns_8ns_24_4_1_U15_n_19,mul_mul_16ns_8ns_24_4_1_U15_n_20,mul_mul_16ns_8ns_24_4_1_U15_n_21,mul_mul_16ns_8ns_24_4_1_U15_n_22,mul_mul_16ns_8ns_24_4_1_U15_n_23,mul_mul_16ns_8ns_24_4_1_U15_n_24,mul_mul_16ns_8ns_24_4_1_U15_n_25}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln211_fu_620_p2_carry__0
       (.CI(add_ln211_fu_620_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln211_fu_620_p2_carry__0_CO_UNCONNECTED[7],add_ln211_fu_620_p2_carry__0_n_3,add_ln211_fu_620_p2_carry__0_n_4,add_ln211_fu_620_p2_carry__0_n_5,add_ln211_fu_620_p2_carry__0_n_6,add_ln211_fu_620_p2_carry__0_n_7,add_ln211_fu_620_p2_carry__0_n_8,add_ln211_fu_620_p2_carry__0_n_9}),
        .DI({1'b0,select_ln468_fu_607_p3[14:8]}),
        .O(select_ln480_fu_626_p3[15:8]),
        .S({mul_mul_16ns_8ns_24_4_1_U15_n_2,mul_mul_16ns_8ns_24_4_1_U15_n_3,mul_mul_16ns_8ns_24_4_1_U15_n_4,mul_mul_16ns_8ns_24_4_1_U15_n_5,mul_mul_16ns_8ns_24_4_1_U15_n_6,mul_mul_16ns_8ns_24_4_1_U15_n_7,mul_mul_16ns_8ns_24_4_1_U15_n_8,mul_mul_16ns_8ns_24_4_1_U15_n_9}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry__0_i_1
       (.I0(accum_reg_V_0_0_1_reg_301[14]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[14]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry__0_i_2
       (.I0(accum_reg_V_0_0_1_reg_301[13]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[13]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry__0_i_3
       (.I0(accum_reg_V_0_0_1_reg_301[12]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry__0_i_4
       (.I0(accum_reg_V_0_0_1_reg_301[11]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[11]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry__0_i_5
       (.I0(accum_reg_V_0_0_1_reg_301[10]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry__0_i_6
       (.I0(accum_reg_V_0_0_1_reg_301[9]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry__0_i_7
       (.I0(accum_reg_V_0_0_1_reg_301[8]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_1
       (.I0(accum_reg_V_0_0_1_reg_301[7]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_2
       (.I0(accum_reg_V_0_0_1_reg_301[6]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_3
       (.I0(accum_reg_V_0_0_1_reg_301[5]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_4
       (.I0(accum_reg_V_0_0_1_reg_301[4]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_5
       (.I0(accum_reg_V_0_0_1_reg_301[3]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_6
       (.I0(accum_reg_V_0_0_1_reg_301[2]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_7
       (.I0(accum_reg_V_0_0_1_reg_301[1]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln211_fu_620_p2_carry_i_8
       (.I0(accum_reg_V_0_0_1_reg_301[0]),
        .I1(cmp117_reg_1107_pp1_iter3_reg),
        .O(select_ln468_fu_607_p3[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln216_6_fu_915_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln216_6_fu_915_p2_carry_n_2,add_ln216_6_fu_915_p2_carry_n_3,add_ln216_6_fu_915_p2_carry_n_4,add_ln216_6_fu_915_p2_carry_n_5,add_ln216_6_fu_915_p2_carry_n_6,add_ln216_6_fu_915_p2_carry_n_7,add_ln216_6_fu_915_p2_carry_n_8,add_ln216_6_fu_915_p2_carry_n_9}),
        .DI({select_ln519_3_fu_897_p3[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln216_3_fu_945_p1}),
        .O(NLW_add_ln216_6_fu_915_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln216_6_fu_915_p2_carry_i_2_n_2,select_ln519_3_fu_897_p3[6:1],add_ln216_6_fu_915_p2_carry_i_9_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln216_6_fu_915_p2_carry__0
       (.CI(add_ln216_6_fu_915_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln216_6_fu_915_p2_carry__0_CO_UNCONNECTED[7],add_ln216_6_fu_915_p2_carry__0_n_3,add_ln216_6_fu_915_p2_carry__0_n_4,add_ln216_6_fu_915_p2_carry__0_n_5,add_ln216_6_fu_915_p2_carry__0_n_6,add_ln216_6_fu_915_p2_carry__0_n_7,add_ln216_6_fu_915_p2_carry__0_n_8,add_ln216_6_fu_915_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln216_6_fu_915_p2),
        .S(select_ln519_3_fu_897_p3[15:8]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_1
       (.I0(select_ln480_3_fu_764_p3[15]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[15]),
        .O(select_ln519_3_fu_897_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_2
       (.I0(select_ln480_3_fu_764_p3[14]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[14]),
        .O(select_ln519_3_fu_897_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_3
       (.I0(select_ln480_3_fu_764_p3[13]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[13]),
        .O(select_ln519_3_fu_897_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_4
       (.I0(select_ln480_3_fu_764_p3[12]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[12]),
        .O(select_ln519_3_fu_897_p3[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_5
       (.I0(select_ln480_3_fu_764_p3[11]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[11]),
        .O(select_ln519_3_fu_897_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_6
       (.I0(select_ln480_3_fu_764_p3[10]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[10]),
        .O(select_ln519_3_fu_897_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_7
       (.I0(select_ln480_3_fu_764_p3[9]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[9]),
        .O(select_ln519_3_fu_897_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry__0_i_8
       (.I0(select_ln480_3_fu_764_p3[8]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[8]),
        .O(select_ln519_3_fu_897_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry_i_1
       (.I0(select_ln480_3_fu_764_p3[7]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[7]),
        .O(select_ln519_3_fu_897_p3[7]));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln216_6_fu_915_p2_carry_i_2
       (.I0(select_ln480_2_fu_722_p3[7]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_3_fu_764_p3[7]),
        .O(add_ln216_6_fu_915_p2_carry_i_2_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry_i_3
       (.I0(select_ln480_3_fu_764_p3[6]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[6]),
        .O(select_ln519_3_fu_897_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry_i_4
       (.I0(select_ln480_3_fu_764_p3[5]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[5]),
        .O(select_ln519_3_fu_897_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry_i_5
       (.I0(select_ln480_3_fu_764_p3[4]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[4]),
        .O(select_ln519_3_fu_897_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry_i_6
       (.I0(select_ln480_3_fu_764_p3[3]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[3]),
        .O(select_ln519_3_fu_897_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry_i_7
       (.I0(select_ln480_3_fu_764_p3[2]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[2]),
        .O(select_ln519_3_fu_897_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_6_fu_915_p2_carry_i_8
       (.I0(select_ln480_3_fu_764_p3[1]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_2_fu_722_p3[1]),
        .O(select_ln519_3_fu_897_p3[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln216_6_fu_915_p2_carry_i_9
       (.I0(zext_ln216_3_fu_945_p1),
        .I1(select_ln480_2_fu_722_p3[0]),
        .I2(p_Result_s_reg_1035_pp1_iter3_reg),
        .I3(select_ln480_3_fu_764_p3[0]),
        .O(add_ln216_6_fu_915_p2_carry_i_9_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln216_7_fu_949_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln216_7_fu_949_p2_carry_n_2,add_ln216_7_fu_949_p2_carry_n_3,add_ln216_7_fu_949_p2_carry_n_4,add_ln216_7_fu_949_p2_carry_n_5,add_ln216_7_fu_949_p2_carry_n_6,add_ln216_7_fu_949_p2_carry_n_7,add_ln216_7_fu_949_p2_carry_n_8,add_ln216_7_fu_949_p2_carry_n_9}),
        .DI({select_ln519_4_fu_931_p3[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln216_3_fu_945_p1}),
        .O(NLW_add_ln216_7_fu_949_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln216_7_fu_949_p2_carry_i_2_n_2,select_ln519_4_fu_931_p3[6:1],add_ln216_7_fu_949_p2_carry_i_9_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln216_7_fu_949_p2_carry__0
       (.CI(add_ln216_7_fu_949_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln216_7_fu_949_p2_carry__0_CO_UNCONNECTED[7],add_ln216_7_fu_949_p2_carry__0_n_3,add_ln216_7_fu_949_p2_carry__0_n_4,add_ln216_7_fu_949_p2_carry__0_n_5,add_ln216_7_fu_949_p2_carry__0_n_6,add_ln216_7_fu_949_p2_carry__0_n_7,add_ln216_7_fu_949_p2_carry__0_n_8,add_ln216_7_fu_949_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln216_7_fu_949_p2),
        .S(select_ln519_4_fu_931_p3[15:8]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_1
       (.I0(select_ln480_5_fu_848_p3[15]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[15]),
        .O(select_ln519_4_fu_931_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_2
       (.I0(select_ln480_5_fu_848_p3[14]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[14]),
        .O(select_ln519_4_fu_931_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_3
       (.I0(select_ln480_5_fu_848_p3[13]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[13]),
        .O(select_ln519_4_fu_931_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_4
       (.I0(select_ln480_5_fu_848_p3[12]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[12]),
        .O(select_ln519_4_fu_931_p3[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_5
       (.I0(select_ln480_5_fu_848_p3[11]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[11]),
        .O(select_ln519_4_fu_931_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_6
       (.I0(select_ln480_5_fu_848_p3[10]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[10]),
        .O(select_ln519_4_fu_931_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_7
       (.I0(select_ln480_5_fu_848_p3[9]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[9]),
        .O(select_ln519_4_fu_931_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry__0_i_8
       (.I0(select_ln480_5_fu_848_p3[8]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[8]),
        .O(select_ln519_4_fu_931_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry_i_1
       (.I0(select_ln480_5_fu_848_p3[7]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[7]),
        .O(select_ln519_4_fu_931_p3[7]));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln216_7_fu_949_p2_carry_i_2
       (.I0(select_ln480_4_fu_806_p3[7]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_5_fu_848_p3[7]),
        .O(add_ln216_7_fu_949_p2_carry_i_2_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry_i_3
       (.I0(select_ln480_5_fu_848_p3[6]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[6]),
        .O(select_ln519_4_fu_931_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry_i_4
       (.I0(select_ln480_5_fu_848_p3[5]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[5]),
        .O(select_ln519_4_fu_931_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry_i_5
       (.I0(select_ln480_5_fu_848_p3[4]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[4]),
        .O(select_ln519_4_fu_931_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry_i_6
       (.I0(select_ln480_5_fu_848_p3[3]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[3]),
        .O(select_ln519_4_fu_931_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry_i_7
       (.I0(select_ln480_5_fu_848_p3[2]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[2]),
        .O(select_ln519_4_fu_931_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_7_fu_949_p2_carry_i_8
       (.I0(select_ln480_5_fu_848_p3[1]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_4_fu_806_p3[1]),
        .O(select_ln519_4_fu_931_p3[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln216_7_fu_949_p2_carry_i_9
       (.I0(zext_ln216_3_fu_945_p1),
        .I1(select_ln480_4_fu_806_p3[0]),
        .I2(p_Result_s_reg_1035_pp1_iter3_reg),
        .I3(select_ln480_5_fu_848_p3[0]),
        .O(add_ln216_7_fu_949_p2_carry_i_9_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln216_fu_881_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln216_fu_881_p2_carry_n_2,add_ln216_fu_881_p2_carry_n_3,add_ln216_fu_881_p2_carry_n_4,add_ln216_fu_881_p2_carry_n_5,add_ln216_fu_881_p2_carry_n_6,add_ln216_fu_881_p2_carry_n_7,add_ln216_fu_881_p2_carry_n_8,add_ln216_fu_881_p2_carry_n_9}),
        .DI({select_ln519_fu_863_p3[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln216_3_fu_945_p1}),
        .O(NLW_add_ln216_fu_881_p2_carry_O_UNCONNECTED[7:0]),
        .S({add_ln216_fu_881_p2_carry_i_2_n_2,select_ln519_fu_863_p3[6:1],add_ln216_fu_881_p2_carry_i_9_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln216_fu_881_p2_carry__0
       (.CI(add_ln216_fu_881_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln216_fu_881_p2_carry__0_CO_UNCONNECTED[7],add_ln216_fu_881_p2_carry__0_n_3,add_ln216_fu_881_p2_carry__0_n_4,add_ln216_fu_881_p2_carry__0_n_5,add_ln216_fu_881_p2_carry__0_n_6,add_ln216_fu_881_p2_carry__0_n_7,add_ln216_fu_881_p2_carry__0_n_8,add_ln216_fu_881_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln216_fu_881_p2),
        .S(select_ln519_fu_863_p3[15:8]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_1
       (.I0(select_ln480_1_fu_680_p3[15]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[15]),
        .O(select_ln519_fu_863_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_2
       (.I0(select_ln480_1_fu_680_p3[14]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[14]),
        .O(select_ln519_fu_863_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_3
       (.I0(select_ln480_1_fu_680_p3[13]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[13]),
        .O(select_ln519_fu_863_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_4
       (.I0(select_ln480_1_fu_680_p3[12]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[12]),
        .O(select_ln519_fu_863_p3[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_5
       (.I0(select_ln480_1_fu_680_p3[11]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[11]),
        .O(select_ln519_fu_863_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_6
       (.I0(select_ln480_1_fu_680_p3[10]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[10]),
        .O(select_ln519_fu_863_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_7
       (.I0(select_ln480_1_fu_680_p3[9]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[9]),
        .O(select_ln519_fu_863_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry__0_i_8
       (.I0(select_ln480_1_fu_680_p3[8]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[8]),
        .O(select_ln519_fu_863_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry_i_1
       (.I0(select_ln480_1_fu_680_p3[7]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[7]),
        .O(select_ln519_fu_863_p3[7]));
  LUT3 #(
    .INIT(8'h1D)) 
    add_ln216_fu_881_p2_carry_i_2
       (.I0(select_ln480_fu_626_p3[7]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_1_fu_680_p3[7]),
        .O(add_ln216_fu_881_p2_carry_i_2_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry_i_3
       (.I0(select_ln480_1_fu_680_p3[6]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[6]),
        .O(select_ln519_fu_863_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry_i_4
       (.I0(select_ln480_1_fu_680_p3[5]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[5]),
        .O(select_ln519_fu_863_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry_i_5
       (.I0(select_ln480_1_fu_680_p3[4]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[4]),
        .O(select_ln519_fu_863_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry_i_6
       (.I0(select_ln480_1_fu_680_p3[3]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[3]),
        .O(select_ln519_fu_863_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry_i_7
       (.I0(select_ln480_1_fu_680_p3[2]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[2]),
        .O(select_ln519_fu_863_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln216_fu_881_p2_carry_i_8
       (.I0(select_ln480_1_fu_680_p3[1]),
        .I1(p_Result_s_reg_1035_pp1_iter3_reg),
        .I2(select_ln480_fu_626_p3[1]),
        .O(select_ln519_fu_863_p3[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln216_fu_881_p2_carry_i_9
       (.I0(zext_ln216_3_fu_945_p1),
        .I1(select_ln480_fu_626_p3[0]),
        .I2(p_Result_s_reg_1035_pp1_iter3_reg),
        .I3(select_ln480_1_fu_680_p3[0]),
        .O(add_ln216_fu_881_p2_carry_i_9_n_2));
  CARRY8 add_ln695_fu_408_p2_carry
       (.CI(p_Val2_10_reg_235_reg),
        .CI_TOP(1'b0),
        .CO({add_ln695_fu_408_p2_carry_n_2,add_ln695_fu_408_p2_carry_n_3,add_ln695_fu_408_p2_carry_n_4,add_ln695_fu_408_p2_carry_n_5,add_ln695_fu_408_p2_carry_n_6,add_ln695_fu_408_p2_carry_n_7,add_ln695_fu_408_p2_carry_n_8,add_ln695_fu_408_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln695_fu_408_p2[8:1]),
        .S(p_Val2_10_reg_235_reg__0[8:1]));
  CARRY8 add_ln695_fu_408_p2_carry__0
       (.CI(add_ln695_fu_408_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln695_fu_408_p2_carry__0_CO_UNCONNECTED[7:1],add_ln695_fu_408_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln695_fu_408_p2_carry__0_O_UNCONNECTED[7:2],add_ln695_fu_408_p2[10:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_Val2_10_reg_235_reg__0[10:9]}));
  LUT6 #(
    .INIT(64'h55555555CCCC00C0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .I4(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hBABBFFFF10115555)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q[0]),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(Q[1]),
        .I5(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(ouput_buffer_0_0_V_U_n_4),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(ouput_buffer_0_0_V_U_n_4),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter4_reg_n_2),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter4_reg_n_2),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter3),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[4]_i_1__0_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__0_n_2 ),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln686_fu_331_p2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter4_i_1
       (.I0(ap_enable_reg_pp1_iter4_reg_n_2),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state3),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter4_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter4_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter4_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp1_iter5_i_1
       (.I0(ap_enable_reg_pp1_iter5_reg_n_2),
        .I1(ap_enable_reg_pp1_iter3),
        .I2(ap_enable_reg_pp1_iter4_reg_n_2),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter5_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter5_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter5_reg_n_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cmp117_reg_1107[0]_i_1 
       (.I0(select_ln675_reg_1030[8]),
        .I1(select_ln675_reg_1030[1]),
        .I2(select_ln675_reg_1030[7]),
        .I3(\cmp117_reg_1107[0]_i_2_n_2 ),
        .I4(\cmp117_reg_1107[0]_i_3_n_2 ),
        .O(cmp117_fu_425_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp117_reg_1107[0]_i_2 
       (.I0(select_ln675_reg_1030[5]),
        .I1(select_ln675_reg_1030[2]),
        .I2(select_ln675_reg_1030[4]),
        .I3(select_ln675_reg_1030[0]),
        .O(\cmp117_reg_1107[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp117_reg_1107[0]_i_3 
       (.I0(select_ln675_reg_1030[10]),
        .I1(select_ln675_reg_1030[3]),
        .I2(select_ln675_reg_1030[9]),
        .I3(select_ln675_reg_1030[6]),
        .O(\cmp117_reg_1107[0]_i_3_n_2 ));
  FDRE \cmp117_reg_1107_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(cmp117_reg_1107),
        .Q(cmp117_reg_1107_pp1_iter2_reg),
        .R(1'b0));
  FDRE \cmp117_reg_1107_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(cmp117_reg_1107_pp1_iter2_reg),
        .Q(cmp117_reg_1107_pp1_iter3_reg),
        .R(1'b0));
  FDRE \cmp117_reg_1107_reg[0] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(cmp117_fu_425_p2),
        .Q(cmp117_reg_1107),
        .R(1'b0));
  FDRE \col_index_3_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[16]),
        .Q(col_index_3_reg_213[0]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[26]),
        .Q(col_index_3_reg_213[10]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[17]),
        .Q(col_index_3_reg_213[1]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[18]),
        .Q(col_index_3_reg_213[2]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[19]),
        .Q(col_index_3_reg_213[3]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[20]),
        .Q(col_index_3_reg_213[4]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[21]),
        .Q(col_index_3_reg_213[5]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[22]),
        .Q(col_index_3_reg_213[6]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[23]),
        .Q(col_index_3_reg_213[7]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[24]),
        .Q(col_index_3_reg_213[8]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_3_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .D(zext_ln216_fu_449_p1[25]),
        .Q(col_index_3_reg_213[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \col_index_reg_1048[0]_i_1 
       (.I0(col_index_3_reg_213[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[16]),
        .O(\col_index_reg_1048[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_index_reg_1048[10]_i_2 
       (.I0(select_ln675_fu_349_p3[10]),
        .I1(select_ln675_fu_349_p3[8]),
        .I2(\col_index_reg_1048[10]_i_3_n_2 ),
        .I3(select_ln675_fu_349_p3[6]),
        .I4(select_ln675_fu_349_p3[7]),
        .I5(select_ln675_fu_349_p3[9]),
        .O(\col_index_reg_1048[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00B8000000000000)) 
    \col_index_reg_1048[10]_i_3 
       (.I0(col_index_3_reg_213[3]),
        .I1(\col_index_reg_1048[9]_i_2_n_2 ),
        .I2(zext_ln216_fu_449_p1[19]),
        .I3(\col_index_reg_1048[4]_i_2_n_2 ),
        .I4(select_ln675_fu_349_p3[5]),
        .I5(select_ln675_fu_349_p3[4]),
        .O(\col_index_reg_1048[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \col_index_reg_1048[1]_i_1 
       (.I0(zext_ln216_fu_449_p1[16]),
        .I1(col_index_3_reg_213[0]),
        .I2(zext_ln216_fu_449_p1[17]),
        .I3(\col_index_reg_1048[9]_i_2_n_2 ),
        .I4(col_index_3_reg_213[1]),
        .O(\col_index_reg_1048[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h5A5A66AAAAAA66AA)) 
    \col_index_reg_1048[2]_i_1 
       (.I0(select_ln675_fu_349_p3[2]),
        .I1(zext_ln216_fu_449_p1[16]),
        .I2(col_index_3_reg_213[0]),
        .I3(zext_ln216_fu_449_p1[17]),
        .I4(\col_index_reg_1048[9]_i_2_n_2 ),
        .I5(col_index_3_reg_213[1]),
        .O(\col_index_reg_1048[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFBFF08000400F7FF)) 
    \col_index_reg_1048[3]_i_1 
       (.I0(zext_ln216_fu_449_p1[19]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(col_index_3_reg_213[3]),
        .I5(\col_index_reg_1048[4]_i_2_n_2 ),
        .O(\col_index_reg_1048[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFF1D33D1CC2E00E2)) 
    \col_index_reg_1048[4]_i_1 
       (.I0(zext_ln216_fu_449_p1[19]),
        .I1(\col_index_reg_1048[9]_i_2_n_2 ),
        .I2(col_index_3_reg_213[3]),
        .I3(\col_index_reg_1048[4]_i_2_n_2 ),
        .I4(col_index_3_reg_213[4]),
        .I5(zext_ln216_fu_449_p1[20]),
        .O(\col_index_reg_1048[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h47CF77FFFFFFFFFF)) 
    \col_index_reg_1048[4]_i_2 
       (.I0(col_index_3_reg_213[1]),
        .I1(\col_index_reg_1048[9]_i_2_n_2 ),
        .I2(zext_ln216_fu_449_p1[17]),
        .I3(col_index_3_reg_213[0]),
        .I4(zext_ln216_fu_449_p1[16]),
        .I5(select_ln675_fu_349_p3[2]),
        .O(\col_index_reg_1048[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \col_index_reg_1048[5]_i_1 
       (.I0(\col_index_reg_1048[5]_i_2_n_2 ),
        .I1(zext_ln216_fu_449_p1[21]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(col_index_3_reg_213[5]),
        .O(\col_index_reg_1048[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \col_index_reg_1048[5]_i_2 
       (.I0(zext_ln216_fu_449_p1[20]),
        .I1(col_index_3_reg_213[4]),
        .I2(\col_index_reg_1048[4]_i_2_n_2 ),
        .I3(col_index_3_reg_213[3]),
        .I4(\col_index_reg_1048[9]_i_2_n_2 ),
        .I5(zext_ln216_fu_449_p1[19]),
        .O(\col_index_reg_1048[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h55655555AA6AAAAA)) 
    \col_index_reg_1048[6]_i_1 
       (.I0(\col_index_reg_1048[10]_i_3_n_2 ),
        .I1(zext_ln216_fu_449_p1[22]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(col_index_3_reg_213[6]),
        .O(\col_index_reg_1048[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h656AAAAA)) 
    \col_index_reg_1048[7]_i_1 
       (.I0(select_ln675_fu_349_p3[7]),
        .I1(col_index_3_reg_213[6]),
        .I2(\col_index_reg_1048[9]_i_2_n_2 ),
        .I3(zext_ln216_fu_449_p1[22]),
        .I4(\col_index_reg_1048[10]_i_3_n_2 ),
        .O(\col_index_reg_1048[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h666AAA6AAAAAAAAA)) 
    \col_index_reg_1048[8]_i_1 
       (.I0(select_ln675_fu_349_p3[8]),
        .I1(\col_index_reg_1048[10]_i_3_n_2 ),
        .I2(zext_ln216_fu_449_p1[22]),
        .I3(\col_index_reg_1048[9]_i_2_n_2 ),
        .I4(col_index_3_reg_213[6]),
        .I5(select_ln675_fu_349_p3[7]),
        .O(\col_index_reg_1048[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h656AAAAAAAAAAAAA)) 
    \col_index_reg_1048[9]_i_1 
       (.I0(select_ln675_fu_349_p3[9]),
        .I1(col_index_3_reg_213[8]),
        .I2(\col_index_reg_1048[9]_i_2_n_2 ),
        .I3(zext_ln216_fu_449_p1[24]),
        .I4(select_ln675_fu_349_p3[7]),
        .I5(\col_index_reg_1048[9]_i_3_n_2 ),
        .O(\col_index_reg_1048[9]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \col_index_reg_1048[9]_i_2 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\col_index_reg_1048[9]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAA8AAAAA00800000)) 
    \col_index_reg_1048[9]_i_3 
       (.I0(\col_index_reg_1048[10]_i_3_n_2 ),
        .I1(zext_ln216_fu_449_p1[22]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(col_index_3_reg_213[6]),
        .O(\col_index_reg_1048[9]_i_3_n_2 ));
  FDRE \col_index_reg_1048_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[0]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[16]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[10]_i_2_n_2 ),
        .Q(zext_ln216_fu_449_p1[26]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[1]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[17]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[2]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[18]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[3]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[19]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[4]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[20]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[5]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[21]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[6]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[22]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[7]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[23]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[8]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[24]),
        .R(1'b0));
  FDRE \col_index_reg_1048_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\col_index_reg_1048[9]_i_1_n_2 ),
        .Q(zext_ln216_fu_449_p1[25]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hEEEECEEE)) 
    dout_valid_i_1__0
       (.I0(img_src1_data_empty_n),
        .I1(empty_n),
        .I2(Q[1]),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(\col_index_reg_1048[9]_i_2_n_2 ),
        .O(dout_valid_reg));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg_i_1
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready),
        .I1(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_start),
        .I2(Q[0]),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  FDRE \icmp_ln686_reg_1021_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .D(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .Q(icmp_ln686_reg_1021_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_1021_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_1021_pp1_iter1_reg),
        .Q(icmp_ln686_reg_1021_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_1021_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_1021_pp1_iter2_reg),
        .Q(\icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .D(icmp_ln686_fu_331_p2),
        .Q(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln809_fu_388_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln809_fu_388_p2_carry_n_2,icmp_ln809_fu_388_p2_carry_n_3,icmp_ln809_fu_388_p2_carry_n_4,icmp_ln809_fu_388_p2_carry_n_5,icmp_ln809_fu_388_p2_carry_n_6,icmp_ln809_fu_388_p2_carry_n_7,icmp_ln809_fu_388_p2_carry_n_8,icmp_ln809_fu_388_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln809_fu_388_p2_carry_i_1_n_2,icmp_ln809_fu_388_p2_carry_i_2_n_2,icmp_ln809_fu_388_p2_carry_i_3_n_2}),
        .O(NLW_icmp_ln809_fu_388_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln809_fu_388_p2_carry_i_4_n_2,icmp_ln809_fu_388_p2_carry_i_5_n_2,icmp_ln809_fu_388_p2_carry_i_6_n_2,icmp_ln809_fu_388_p2_carry_i_7_n_2,icmp_ln809_fu_388_p2_carry_i_8_n_2,icmp_ln809_fu_388_p2_carry_i_9_n_2,icmp_ln809_fu_388_p2_carry_i_10_n_2,icmp_ln809_fu_388_p2_carry_i_11_n_2}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln809_fu_388_p2_carry__0
       (.CI(icmp_ln809_fu_388_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln809_fu_388_p2_carry__0_CO_UNCONNECTED[7:5],icmp_ln809_fu_388_p2,icmp_ln809_fu_388_p2_carry__0_n_6,icmp_ln809_fu_388_p2_carry__0_n_7,icmp_ln809_fu_388_p2_carry__0_n_8,icmp_ln809_fu_388_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,out_col_index_reg_224_reg[31],1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln809_fu_388_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln809_fu_388_p2_carry__0_i_1_n_2,icmp_ln809_fu_388_p2_carry__0_i_2_n_2,icmp_ln809_fu_388_p2_carry__0_i_3_n_2,icmp_ln809_fu_388_p2_carry__0_i_4_n_2,icmp_ln809_fu_388_p2_carry__0_i_5_n_2}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry__0_i_1
       (.I0(out_col_index_reg_224_reg[31]),
        .I1(out_col_index_reg_224_reg[30]),
        .O(icmp_ln809_fu_388_p2_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry__0_i_2
       (.I0(out_col_index_reg_224_reg[29]),
        .I1(out_col_index_reg_224_reg[28]),
        .O(icmp_ln809_fu_388_p2_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry__0_i_3
       (.I0(out_col_index_reg_224_reg[27]),
        .I1(out_col_index_reg_224_reg[26]),
        .O(icmp_ln809_fu_388_p2_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry__0_i_4
       (.I0(out_col_index_reg_224_reg[25]),
        .I1(out_col_index_reg_224_reg[24]),
        .O(icmp_ln809_fu_388_p2_carry__0_i_4_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry__0_i_5
       (.I0(out_col_index_reg_224_reg[23]),
        .I1(out_col_index_reg_224_reg[22]),
        .O(icmp_ln809_fu_388_p2_carry__0_i_5_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry_i_1
       (.I0(out_col_index_reg_224_reg[10]),
        .I1(out_col_index_reg_224_reg[11]),
        .O(icmp_ln809_fu_388_p2_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln809_fu_388_p2_carry_i_10
       (.I0(out_col_index_reg_224_reg[8]),
        .I1(out_col_index_reg_224_reg[9]),
        .O(icmp_ln809_fu_388_p2_carry_i_10_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln809_fu_388_p2_carry_i_11
       (.I0(out_col_index_reg_224_reg[7]),
        .I1(out_col_index_reg_224_reg[6]),
        .O(icmp_ln809_fu_388_p2_carry_i_11_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln809_fu_388_p2_carry_i_2
       (.I0(out_col_index_reg_224_reg[9]),
        .I1(out_col_index_reg_224_reg[8]),
        .O(icmp_ln809_fu_388_p2_carry_i_2_n_2));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln809_fu_388_p2_carry_i_3
       (.I0(out_col_index_reg_224_reg[7]),
        .O(icmp_ln809_fu_388_p2_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry_i_4
       (.I0(out_col_index_reg_224_reg[21]),
        .I1(out_col_index_reg_224_reg[20]),
        .O(icmp_ln809_fu_388_p2_carry_i_4_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry_i_5
       (.I0(out_col_index_reg_224_reg[19]),
        .I1(out_col_index_reg_224_reg[18]),
        .O(icmp_ln809_fu_388_p2_carry_i_5_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry_i_6
       (.I0(out_col_index_reg_224_reg[17]),
        .I1(out_col_index_reg_224_reg[16]),
        .O(icmp_ln809_fu_388_p2_carry_i_6_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry_i_7
       (.I0(out_col_index_reg_224_reg[15]),
        .I1(out_col_index_reg_224_reg[14]),
        .O(icmp_ln809_fu_388_p2_carry_i_7_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln809_fu_388_p2_carry_i_8
       (.I0(out_col_index_reg_224_reg[13]),
        .I1(out_col_index_reg_224_reg[12]),
        .O(icmp_ln809_fu_388_p2_carry_i_8_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln809_fu_388_p2_carry_i_9
       (.I0(out_col_index_reg_224_reg[10]),
        .I1(out_col_index_reg_224_reg[11]),
        .O(icmp_ln809_fu_388_p2_carry_i_9_n_2));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln809_reg_1093[0]_i_1 
       (.I0(icmp_ln686_fu_331_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .O(p_4_in));
  FDRE \icmp_ln809_reg_1093_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .D(icmp_ln809_reg_1093),
        .Q(icmp_ln809_reg_1093_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14/icmp_ln809_reg_1093_pp1_iter3_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_1080_1920_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14/icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln809_reg_1093_pp1_iter1_reg),
        .Q(\icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2_n_2 ));
  FDRE \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln809_reg_1093_pp1_iter3_reg_reg[0]_srl2_n_2 ),
        .Q(icmp_ln809_reg_1093_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln809_reg_1093_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(icmp_ln809_fu_388_p2),
        .Q(icmp_ln809_reg_1093),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_202[0]_i_2 
       (.I0(indvar_flatten_reg_202_reg[0]),
        .O(\indvar_flatten_reg_202[0]_i_2_n_2 ));
  FDRE \indvar_flatten_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_17 ),
        .Q(indvar_flatten_reg_202_reg[0]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_202_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_202_reg[0]_i_1_n_2 ,\indvar_flatten_reg_202_reg[0]_i_1_n_3 ,\indvar_flatten_reg_202_reg[0]_i_1_n_4 ,\indvar_flatten_reg_202_reg[0]_i_1_n_5 ,\indvar_flatten_reg_202_reg[0]_i_1_n_6 ,\indvar_flatten_reg_202_reg[0]_i_1_n_7 ,\indvar_flatten_reg_202_reg[0]_i_1_n_8 ,\indvar_flatten_reg_202_reg[0]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_202_reg[0]_i_1_n_10 ,\indvar_flatten_reg_202_reg[0]_i_1_n_11 ,\indvar_flatten_reg_202_reg[0]_i_1_n_12 ,\indvar_flatten_reg_202_reg[0]_i_1_n_13 ,\indvar_flatten_reg_202_reg[0]_i_1_n_14 ,\indvar_flatten_reg_202_reg[0]_i_1_n_15 ,\indvar_flatten_reg_202_reg[0]_i_1_n_16 ,\indvar_flatten_reg_202_reg[0]_i_1_n_17 }),
        .S({indvar_flatten_reg_202_reg[7:1],\indvar_flatten_reg_202[0]_i_2_n_2 }));
  FDRE \indvar_flatten_reg_202_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_202_reg[10]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_202_reg[11]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_202_reg[12]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_202_reg[13]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_202_reg[14]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_202_reg[15]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_202_reg[16]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_202_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_202_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_202_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_202_reg[16]_i_1_n_6 ,\indvar_flatten_reg_202_reg[16]_i_1_n_7 ,\indvar_flatten_reg_202_reg[16]_i_1_n_8 ,\indvar_flatten_reg_202_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_202_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_202_reg[16]_i_1_n_13 ,\indvar_flatten_reg_202_reg[16]_i_1_n_14 ,\indvar_flatten_reg_202_reg[16]_i_1_n_15 ,\indvar_flatten_reg_202_reg[16]_i_1_n_16 ,\indvar_flatten_reg_202_reg[16]_i_1_n_17 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_202_reg[20:16]}));
  FDRE \indvar_flatten_reg_202_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_202_reg[17]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_202_reg[18]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_202_reg[19]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_16 ),
        .Q(indvar_flatten_reg_202_reg[1]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_reg_202_reg[20]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_15 ),
        .Q(indvar_flatten_reg_202_reg[2]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_202_reg[3]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_202_reg[4]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_202_reg[5]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_202_reg[6]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_202_reg[7]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_202_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_202_reg[8]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_202_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_202_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_202_reg[8]_i_1_n_2 ,\indvar_flatten_reg_202_reg[8]_i_1_n_3 ,\indvar_flatten_reg_202_reg[8]_i_1_n_4 ,\indvar_flatten_reg_202_reg[8]_i_1_n_5 ,\indvar_flatten_reg_202_reg[8]_i_1_n_6 ,\indvar_flatten_reg_202_reg[8]_i_1_n_7 ,\indvar_flatten_reg_202_reg[8]_i_1_n_8 ,\indvar_flatten_reg_202_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_202_reg[8]_i_1_n_10 ,\indvar_flatten_reg_202_reg[8]_i_1_n_11 ,\indvar_flatten_reg_202_reg[8]_i_1_n_12 ,\indvar_flatten_reg_202_reg[8]_i_1_n_13 ,\indvar_flatten_reg_202_reg[8]_i_1_n_14 ,\indvar_flatten_reg_202_reg[8]_i_1_n_15 ,\indvar_flatten_reg_202_reg[8]_i_1_n_16 ,\indvar_flatten_reg_202_reg[8]_i_1_n_17 }),
        .S(indvar_flatten_reg_202_reg[15:8]));
  FDRE \indvar_flatten_reg_202_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\indvar_flatten_reg_202_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_202_reg[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \mOutPtr[1]_i_3 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_ready),
        .O(resize_2_9_1080_1920_1080_1920_1_2_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(Q[1]),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln809_reg_1093_pp1_iter4_reg),
        .I3(ap_enable_reg_pp1_iter5_reg_n_2),
        .I4(img_dst1_data_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1 mul_mul_16ns_8ns_24_4_1_U15
       (.DSP_ALU_INST(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .Q(procBlock_out_V_fu_527_p3),
        .S({mul_mul_16ns_8ns_24_4_1_U15_n_2,mul_mul_16ns_8ns_24_4_1_U15_n_3,mul_mul_16ns_8ns_24_4_1_U15_n_4,mul_mul_16ns_8ns_24_4_1_U15_n_5,mul_mul_16ns_8ns_24_4_1_U15_n_6,mul_mul_16ns_8ns_24_4_1_U15_n_7,mul_mul_16ns_8ns_24_4_1_U15_n_8,mul_mul_16ns_8ns_24_4_1_U15_n_9}),
        .accum_reg_V_0_0_1_reg_301(accum_reg_V_0_0_1_reg_301),
        .\accum_reg_V_0_1_1_reg_290_reg[15] ({mul_mul_16ns_8ns_24_4_1_U15_n_10,mul_mul_16ns_8ns_24_4_1_U15_n_11,mul_mul_16ns_8ns_24_4_1_U15_n_12,mul_mul_16ns_8ns_24_4_1_U15_n_13,mul_mul_16ns_8ns_24_4_1_U15_n_14,mul_mul_16ns_8ns_24_4_1_U15_n_15,mul_mul_16ns_8ns_24_4_1_U15_n_16,mul_mul_16ns_8ns_24_4_1_U15_n_17}),
        .\accum_reg_V_0_1_1_reg_290_reg[15]_0 ({\accum_reg_V_0_1_1_reg_290_reg_n_2_[15] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[14] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[13] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[12] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[11] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[10] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[9] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[8] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[7] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[6] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[5] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[4] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[3] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[2] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[1] ,\accum_reg_V_0_1_1_reg_290_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .cmp117_reg_1107_pp1_iter3_reg(cmp117_reg_1107_pp1_iter3_reg),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0] ({mul_mul_16ns_8ns_24_4_1_U15_n_18,mul_mul_16ns_8ns_24_4_1_U15_n_19,mul_mul_16ns_8ns_24_4_1_U15_n_20,mul_mul_16ns_8ns_24_4_1_U15_n_21,mul_mul_16ns_8ns_24_4_1_U15_n_22,mul_mul_16ns_8ns_24_4_1_U15_n_23,mul_mul_16ns_8ns_24_4_1_U15_n_24,mul_mul_16ns_8ns_24_4_1_U15_n_25}),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ({mul_mul_16ns_8ns_24_4_1_U15_n_26,mul_mul_16ns_8ns_24_4_1_U15_n_27,mul_mul_16ns_8ns_24_4_1_U15_n_28,mul_mul_16ns_8ns_24_4_1_U15_n_29,mul_mul_16ns_8ns_24_4_1_U15_n_30,mul_mul_16ns_8ns_24_4_1_U15_n_31,mul_mul_16ns_8ns_24_4_1_U15_n_32,mul_mul_16ns_8ns_24_4_1_U15_n_33}),
        .img_src1_4216_dout(img_src1_4216_dout[7:0]),
        .tmp_6_fu_648_p3(tmp_6_fu_648_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_32 mul_mul_16ns_8ns_24_4_1_U16
       (.DSP_ALU_INST(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .Q(procBlock_out_V_3_fu_534_p3),
        .S({mul_mul_16ns_8ns_24_4_1_U16_n_2,mul_mul_16ns_8ns_24_4_1_U16_n_3,mul_mul_16ns_8ns_24_4_1_U16_n_4,mul_mul_16ns_8ns_24_4_1_U16_n_5,mul_mul_16ns_8ns_24_4_1_U16_n_6,mul_mul_16ns_8ns_24_4_1_U16_n_7,mul_mul_16ns_8ns_24_4_1_U16_n_8,mul_mul_16ns_8ns_24_4_1_U16_n_9}),
        .accum_reg_V_1_0_1_reg_279(accum_reg_V_1_0_1_reg_279),
        .\accum_reg_V_1_1_1_reg_268_reg[15] ({mul_mul_16ns_8ns_24_4_1_U16_n_10,mul_mul_16ns_8ns_24_4_1_U16_n_11,mul_mul_16ns_8ns_24_4_1_U16_n_12,mul_mul_16ns_8ns_24_4_1_U16_n_13,mul_mul_16ns_8ns_24_4_1_U16_n_14,mul_mul_16ns_8ns_24_4_1_U16_n_15,mul_mul_16ns_8ns_24_4_1_U16_n_16,mul_mul_16ns_8ns_24_4_1_U16_n_17}),
        .\accum_reg_V_1_1_1_reg_268_reg[15]_0 (accum_reg_V_1_1_1_reg_268),
        .ap_clk(ap_clk),
        .cmp117_reg_1107_pp1_iter3_reg(cmp117_reg_1107_pp1_iter3_reg),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0] ({mul_mul_16ns_8ns_24_4_1_U16_n_18,mul_mul_16ns_8ns_24_4_1_U16_n_19,mul_mul_16ns_8ns_24_4_1_U16_n_20,mul_mul_16ns_8ns_24_4_1_U16_n_21,mul_mul_16ns_8ns_24_4_1_U16_n_22,mul_mul_16ns_8ns_24_4_1_U16_n_23,mul_mul_16ns_8ns_24_4_1_U16_n_24,mul_mul_16ns_8ns_24_4_1_U16_n_25}),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ({mul_mul_16ns_8ns_24_4_1_U16_n_26,mul_mul_16ns_8ns_24_4_1_U16_n_27,mul_mul_16ns_8ns_24_4_1_U16_n_28,mul_mul_16ns_8ns_24_4_1_U16_n_29,mul_mul_16ns_8ns_24_4_1_U16_n_30,mul_mul_16ns_8ns_24_4_1_U16_n_31,mul_mul_16ns_8ns_24_4_1_U16_n_32,mul_mul_16ns_8ns_24_4_1_U16_n_33}),
        .img_src1_4216_dout(img_src1_4216_dout[15:8]),
        .tmp_6_fu_648_p3(tmp_6_fu_648_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_8ns_24_4_1_33 mul_mul_16ns_8ns_24_4_1_U17
       (.Q(ap_CS_fsm_pp1_stage0),
        .S({mul_mul_16ns_8ns_24_4_1_U17_n_3,mul_mul_16ns_8ns_24_4_1_U17_n_4,mul_mul_16ns_8ns_24_4_1_U17_n_5,mul_mul_16ns_8ns_24_4_1_U17_n_6,mul_mul_16ns_8ns_24_4_1_U17_n_7,mul_mul_16ns_8ns_24_4_1_U17_n_8,mul_mul_16ns_8ns_24_4_1_U17_n_9,mul_mul_16ns_8ns_24_4_1_U17_n_10}),
        .\accum_reg_V_2_0_1_reg_257_reg[15] (\accum_reg_V_2_0_1_reg_257_reg_n_2_[15] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_0 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[8] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_1 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[9] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_2 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[10] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_3 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[11] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_4 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[12] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_5 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[13] ),
        .\accum_reg_V_2_0_1_reg_257_reg[15]_6 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[14] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7] (\accum_reg_V_2_0_1_reg_257_reg_n_2_[0] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_0 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[1] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_1 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[2] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_2 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[3] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_3 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[4] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_4 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[5] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_5 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[6] ),
        .\accum_reg_V_2_0_1_reg_257_reg[7]_6 (\accum_reg_V_2_0_1_reg_257_reg_n_2_[7] ),
        .\accum_reg_V_2_1_1_reg_246_reg[15] (procBlock_out_V_4_fu_541_p3),
        .\accum_reg_V_2_1_1_reg_246_reg[15]_0 ({\accum_reg_V_2_1_1_reg_246_reg_n_2_[15] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[14] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[13] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[12] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[11] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[10] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[9] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[8] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[7] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[6] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[5] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[4] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[3] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[2] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[1] ,\accum_reg_V_2_1_1_reg_246_reg_n_2_[0] }),
        .\ap_CS_fsm_reg[3] (mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .cmp117_reg_1107_pp1_iter3_reg(cmp117_reg_1107_pp1_iter3_reg),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0] ({mul_mul_16ns_8ns_24_4_1_U17_n_19,mul_mul_16ns_8ns_24_4_1_U17_n_20,mul_mul_16ns_8ns_24_4_1_U17_n_21,mul_mul_16ns_8ns_24_4_1_U17_n_22,mul_mul_16ns_8ns_24_4_1_U17_n_23,mul_mul_16ns_8ns_24_4_1_U17_n_24,mul_mul_16ns_8ns_24_4_1_U17_n_25,mul_mul_16ns_8ns_24_4_1_U17_n_26}),
        .\cmp117_reg_1107_pp1_iter3_reg_reg[0]_0 ({mul_mul_16ns_8ns_24_4_1_U17_n_27,mul_mul_16ns_8ns_24_4_1_U17_n_28,mul_mul_16ns_8ns_24_4_1_U17_n_29,mul_mul_16ns_8ns_24_4_1_U17_n_30,mul_mul_16ns_8ns_24_4_1_U17_n_31,mul_mul_16ns_8ns_24_4_1_U17_n_32,mul_mul_16ns_8ns_24_4_1_U17_n_33,mul_mul_16ns_8ns_24_4_1_U17_n_34}),
        .img_src1_4216_dout(img_src1_4216_dout[23:16]),
        .\p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] ({mul_mul_16ns_8ns_24_4_1_U17_n_11,mul_mul_16ns_8ns_24_4_1_U17_n_12,mul_mul_16ns_8ns_24_4_1_U17_n_13,mul_mul_16ns_8ns_24_4_1_U17_n_14,mul_mul_16ns_8ns_24_4_1_U17_n_15,mul_mul_16ns_8ns_24_4_1_U17_n_16,mul_mul_16ns_8ns_24_4_1_U17_n_17,mul_mul_16ns_8ns_24_4_1_U17_n_18}),
        .tmp_6_fu_648_p3(tmp_6_fu_648_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb ouput_buffer_0_0_V_U
       (.DOUTADOUT(ouput_buffer_2_0_V_load_reg_1164),
        .E(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_img_src1_4216_read),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2}),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln686_fu_331_p2(icmp_ln686_fu_331_p2),
        .icmp_ln809_reg_1093_pp1_iter4_reg(icmp_ln809_reg_1093_pp1_iter4_reg),
        .\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 (\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 (ap_enable_reg_pp1_iter5_reg_n_2),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .indvar_flatten_reg_2020(indvar_flatten_reg_2020),
        .indvar_flatten_reg_202_reg(indvar_flatten_reg_202_reg),
        .ram_reg_bram_0(t_V_reg_191_reg),
        .ram_reg_bram_0_0({p_Val2_10_reg_235_reg__0,p_Val2_10_reg_235_reg}),
        .\t_V_reg_191_reg[0] (ouput_buffer_0_0_V_U_n_4));
  FDRE \ouput_buffer_0_0_V_load_reg_1154_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ouput_buffer_2_0_V_load_reg_1164),
        .Q(ouput_buffer_2_0_V_load_reg_1164_pp1_iter2_reg),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_load_reg_1154_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ouput_buffer_2_0_V_load_reg_1164_pp1_iter2_reg),
        .Q(zext_ln216_3_fu_945_p1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \out_col_index_reg_224[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\out_col_index_reg_224[0]_i_3_n_2 ),
        .I2(indvar_flatten_reg_2020),
        .I3(select_ln675_fu_349_p3[10]),
        .I4(\col_index_reg_1048[10]_i_3_n_2 ),
        .O(p_Val2_10_reg_235));
  LUT6 #(
    .INIT(64'h1015000510100000)) 
    \out_col_index_reg_224[0]_i_3 
       (.I0(\select_ln675_reg_1030[10]_i_6_n_2 ),
        .I1(col_index_3_reg_213[7]),
        .I2(\col_index_reg_1048[9]_i_2_n_2 ),
        .I3(zext_ln216_fu_449_p1[23]),
        .I4(col_index_3_reg_213[6]),
        .I5(zext_ln216_fu_449_p1[22]),
        .O(\out_col_index_reg_224[0]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_col_index_reg_224[0]_i_4 
       (.I0(\out_col_index_reg_224_reg_n_2_[0] ),
        .O(\out_col_index_reg_224[0]_i_4_n_2 ));
  FDRE \out_col_index_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_17 ),
        .Q(\out_col_index_reg_224_reg_n_2_[0] ),
        .R(p_Val2_10_reg_235));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_reg_224_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\out_col_index_reg_224_reg[0]_i_2_n_2 ,\out_col_index_reg_224_reg[0]_i_2_n_3 ,\out_col_index_reg_224_reg[0]_i_2_n_4 ,\out_col_index_reg_224_reg[0]_i_2_n_5 ,\out_col_index_reg_224_reg[0]_i_2_n_6 ,\out_col_index_reg_224_reg[0]_i_2_n_7 ,\out_col_index_reg_224_reg[0]_i_2_n_8 ,\out_col_index_reg_224_reg[0]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\out_col_index_reg_224_reg[0]_i_2_n_10 ,\out_col_index_reg_224_reg[0]_i_2_n_11 ,\out_col_index_reg_224_reg[0]_i_2_n_12 ,\out_col_index_reg_224_reg[0]_i_2_n_13 ,\out_col_index_reg_224_reg[0]_i_2_n_14 ,\out_col_index_reg_224_reg[0]_i_2_n_15 ,\out_col_index_reg_224_reg[0]_i_2_n_16 ,\out_col_index_reg_224_reg[0]_i_2_n_17 }),
        .S({out_col_index_reg_224_reg[7:6],\out_col_index_reg_224_reg_n_2_[5] ,\out_col_index_reg_224_reg_n_2_[4] ,\out_col_index_reg_224_reg_n_2_[3] ,\out_col_index_reg_224_reg_n_2_[2] ,\out_col_index_reg_224_reg_n_2_[1] ,\out_col_index_reg_224[0]_i_4_n_2 }));
  FDRE \out_col_index_reg_224_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_15 ),
        .Q(out_col_index_reg_224_reg[10]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_14 ),
        .Q(out_col_index_reg_224_reg[11]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_13 ),
        .Q(out_col_index_reg_224_reg[12]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_12 ),
        .Q(out_col_index_reg_224_reg[13]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_11 ),
        .Q(out_col_index_reg_224_reg[14]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_10 ),
        .Q(out_col_index_reg_224_reg[15]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_17 ),
        .Q(out_col_index_reg_224_reg[16]),
        .R(p_Val2_10_reg_235));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_reg_224_reg[16]_i_1 
       (.CI(\out_col_index_reg_224_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_reg_224_reg[16]_i_1_n_2 ,\out_col_index_reg_224_reg[16]_i_1_n_3 ,\out_col_index_reg_224_reg[16]_i_1_n_4 ,\out_col_index_reg_224_reg[16]_i_1_n_5 ,\out_col_index_reg_224_reg[16]_i_1_n_6 ,\out_col_index_reg_224_reg[16]_i_1_n_7 ,\out_col_index_reg_224_reg[16]_i_1_n_8 ,\out_col_index_reg_224_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_reg_224_reg[16]_i_1_n_10 ,\out_col_index_reg_224_reg[16]_i_1_n_11 ,\out_col_index_reg_224_reg[16]_i_1_n_12 ,\out_col_index_reg_224_reg[16]_i_1_n_13 ,\out_col_index_reg_224_reg[16]_i_1_n_14 ,\out_col_index_reg_224_reg[16]_i_1_n_15 ,\out_col_index_reg_224_reg[16]_i_1_n_16 ,\out_col_index_reg_224_reg[16]_i_1_n_17 }),
        .S(out_col_index_reg_224_reg[23:16]));
  FDRE \out_col_index_reg_224_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_16 ),
        .Q(out_col_index_reg_224_reg[17]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_15 ),
        .Q(out_col_index_reg_224_reg[18]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_14 ),
        .Q(out_col_index_reg_224_reg[19]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_16 ),
        .Q(\out_col_index_reg_224_reg_n_2_[1] ),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_13 ),
        .Q(out_col_index_reg_224_reg[20]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_12 ),
        .Q(out_col_index_reg_224_reg[21]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_11 ),
        .Q(out_col_index_reg_224_reg[22]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[16]_i_1_n_10 ),
        .Q(out_col_index_reg_224_reg[23]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_17 ),
        .Q(out_col_index_reg_224_reg[24]),
        .R(p_Val2_10_reg_235));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_reg_224_reg[24]_i_1 
       (.CI(\out_col_index_reg_224_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_out_col_index_reg_224_reg[24]_i_1_CO_UNCONNECTED [7],\out_col_index_reg_224_reg[24]_i_1_n_3 ,\out_col_index_reg_224_reg[24]_i_1_n_4 ,\out_col_index_reg_224_reg[24]_i_1_n_5 ,\out_col_index_reg_224_reg[24]_i_1_n_6 ,\out_col_index_reg_224_reg[24]_i_1_n_7 ,\out_col_index_reg_224_reg[24]_i_1_n_8 ,\out_col_index_reg_224_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_reg_224_reg[24]_i_1_n_10 ,\out_col_index_reg_224_reg[24]_i_1_n_11 ,\out_col_index_reg_224_reg[24]_i_1_n_12 ,\out_col_index_reg_224_reg[24]_i_1_n_13 ,\out_col_index_reg_224_reg[24]_i_1_n_14 ,\out_col_index_reg_224_reg[24]_i_1_n_15 ,\out_col_index_reg_224_reg[24]_i_1_n_16 ,\out_col_index_reg_224_reg[24]_i_1_n_17 }),
        .S(out_col_index_reg_224_reg[31:24]));
  FDRE \out_col_index_reg_224_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_16 ),
        .Q(out_col_index_reg_224_reg[25]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_15 ),
        .Q(out_col_index_reg_224_reg[26]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_14 ),
        .Q(out_col_index_reg_224_reg[27]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_13 ),
        .Q(out_col_index_reg_224_reg[28]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_12 ),
        .Q(out_col_index_reg_224_reg[29]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_15 ),
        .Q(\out_col_index_reg_224_reg_n_2_[2] ),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_11 ),
        .Q(out_col_index_reg_224_reg[30]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[24]_i_1_n_10 ),
        .Q(out_col_index_reg_224_reg[31]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_14 ),
        .Q(\out_col_index_reg_224_reg_n_2_[3] ),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_13 ),
        .Q(\out_col_index_reg_224_reg_n_2_[4] ),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_12 ),
        .Q(\out_col_index_reg_224_reg_n_2_[5] ),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_11 ),
        .Q(out_col_index_reg_224_reg[6]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[0]_i_2_n_10 ),
        .Q(out_col_index_reg_224_reg[7]),
        .R(p_Val2_10_reg_235));
  FDRE \out_col_index_reg_224_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_17 ),
        .Q(out_col_index_reg_224_reg[8]),
        .R(p_Val2_10_reg_235));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_reg_224_reg[8]_i_1 
       (.CI(\out_col_index_reg_224_reg[0]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_reg_224_reg[8]_i_1_n_2 ,\out_col_index_reg_224_reg[8]_i_1_n_3 ,\out_col_index_reg_224_reg[8]_i_1_n_4 ,\out_col_index_reg_224_reg[8]_i_1_n_5 ,\out_col_index_reg_224_reg[8]_i_1_n_6 ,\out_col_index_reg_224_reg[8]_i_1_n_7 ,\out_col_index_reg_224_reg[8]_i_1_n_8 ,\out_col_index_reg_224_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_reg_224_reg[8]_i_1_n_10 ,\out_col_index_reg_224_reg[8]_i_1_n_11 ,\out_col_index_reg_224_reg[8]_i_1_n_12 ,\out_col_index_reg_224_reg[8]_i_1_n_13 ,\out_col_index_reg_224_reg[8]_i_1_n_14 ,\out_col_index_reg_224_reg[8]_i_1_n_15 ,\out_col_index_reg_224_reg[8]_i_1_n_16 ,\out_col_index_reg_224_reg[8]_i_1_n_17 }),
        .S(out_col_index_reg_224_reg[15:8]));
  FDRE \out_col_index_reg_224_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(\out_col_index_reg_224_reg[8]_i_1_n_16 ),
        .Q(out_col_index_reg_224_reg[9]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[0]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[1]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[2]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[3]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[4]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[5]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[6]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127[7]),
        .Q(p_Result_12_i_reg_1127_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[0]),
        .Q(procBlock_out_V_4_fu_541_p3[8]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[1]),
        .Q(procBlock_out_V_4_fu_541_p3[9]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[2]),
        .Q(procBlock_out_V_4_fu_541_p3[10]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[3]),
        .Q(procBlock_out_V_4_fu_541_p3[11]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[4]),
        .Q(procBlock_out_V_4_fu_541_p3[12]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[5]),
        .Q(procBlock_out_V_4_fu_541_p3[13]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[6]),
        .Q(procBlock_out_V_4_fu_541_p3[14]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_12_i_reg_1127_pp1_iter2_reg[7]),
        .Q(procBlock_out_V_4_fu_541_p3[15]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[0] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[16]),
        .Q(p_Result_12_i_reg_1127[0]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[1] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[17]),
        .Q(p_Result_12_i_reg_1127[1]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[2] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[18]),
        .Q(p_Result_12_i_reg_1127[2]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[3] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[19]),
        .Q(p_Result_12_i_reg_1127[3]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[4] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[20]),
        .Q(p_Result_12_i_reg_1127[4]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[5] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[21]),
        .Q(p_Result_12_i_reg_1127[5]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[6] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[22]),
        .Q(p_Result_12_i_reg_1127[6]),
        .R(1'b0));
  FDRE \p_Result_12_i_reg_1127_reg[7] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[23]),
        .Q(p_Result_12_i_reg_1127[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_8_reg_1199[23]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_1021_pp1_iter3_reg_reg_n_2_[0] ),
        .O(p_Result_8_reg_11990));
  FDRE \p_Result_8_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[8]),
        .Q(img_dst1_4217_din[0]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[10] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[10]),
        .Q(img_dst1_4217_din[10]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[11] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[11]),
        .Q(img_dst1_4217_din[11]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[12] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[12]),
        .Q(img_dst1_4217_din[12]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[13] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[13]),
        .Q(img_dst1_4217_din[13]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[14] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[14]),
        .Q(img_dst1_4217_din[14]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[15] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[15]),
        .Q(img_dst1_4217_din[15]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[16] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[8]),
        .Q(img_dst1_4217_din[16]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[17] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[9]),
        .Q(img_dst1_4217_din[17]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[18] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[10]),
        .Q(img_dst1_4217_din[18]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[19] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[11]),
        .Q(img_dst1_4217_din[19]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[9]),
        .Q(img_dst1_4217_din[1]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[20] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[12]),
        .Q(img_dst1_4217_din[20]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[21] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[13]),
        .Q(img_dst1_4217_din[21]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[22] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[14]),
        .Q(img_dst1_4217_din[22]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[23] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_7_fu_949_p2[15]),
        .Q(img_dst1_4217_din[23]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[10]),
        .Q(img_dst1_4217_din[2]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[11]),
        .Q(img_dst1_4217_din[3]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[12]),
        .Q(img_dst1_4217_din[4]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[13]),
        .Q(img_dst1_4217_din[5]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[14]),
        .Q(img_dst1_4217_din[6]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_fu_881_p2[15]),
        .Q(img_dst1_4217_din[7]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[8] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[8]),
        .Q(img_dst1_4217_din[8]),
        .R(1'b0));
  FDRE \p_Result_8_reg_1199_reg[9] 
       (.C(ap_clk),
        .CE(p_Result_8_reg_11990),
        .D(add_ln216_6_fu_915_p2[9]),
        .Q(img_dst1_4217_din[9]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[0]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[1]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[2]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[3]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[4]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[5]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[6]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122[7]),
        .Q(p_Result_i_reg_1122_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[0]),
        .Q(procBlock_out_V_3_fu_534_p3[8]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[1]),
        .Q(procBlock_out_V_3_fu_534_p3[9]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[2]),
        .Q(procBlock_out_V_3_fu_534_p3[10]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[3]),
        .Q(procBlock_out_V_3_fu_534_p3[11]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[4]),
        .Q(procBlock_out_V_3_fu_534_p3[12]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[5]),
        .Q(procBlock_out_V_3_fu_534_p3[13]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[6]),
        .Q(procBlock_out_V_3_fu_534_p3[14]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_i_reg_1122_pp1_iter2_reg[7]),
        .Q(procBlock_out_V_3_fu_534_p3[15]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[0] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[8]),
        .Q(p_Result_i_reg_1122[0]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[1] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[9]),
        .Q(p_Result_i_reg_1122[1]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[2] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[10]),
        .Q(p_Result_i_reg_1122[2]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[3] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[11]),
        .Q(p_Result_i_reg_1122[3]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[4] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[12]),
        .Q(p_Result_i_reg_1122[4]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[5] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[13]),
        .Q(p_Result_i_reg_1122[5]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[6] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[14]),
        .Q(p_Result_i_reg_1122[6]),
        .R(1'b0));
  FDRE \p_Result_i_reg_1122_reg[7] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[15]),
        .Q(p_Result_i_reg_1122[7]),
        .R(1'b0));
  FDRE \p_Result_s_reg_1035_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .D(p_Result_s_reg_1035),
        .Q(p_Result_s_reg_1035_pp1_iter1_reg),
        .R(1'b0));
  FDRE \p_Result_s_reg_1035_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_s_reg_1035_pp1_iter1_reg),
        .Q(p_Result_s_reg_1035_pp1_iter2_reg),
        .R(1'b0));
  FDRE \p_Result_s_reg_1035_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_s_reg_1035_pp1_iter2_reg),
        .Q(p_Result_s_reg_1035_pp1_iter3_reg),
        .R(1'b0));
  FDRE \p_Result_s_reg_1035_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(p_Val2_10_reg_235_reg),
        .Q(p_Result_s_reg_1035),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_235[0]_i_1 
       (.I0(p_Val2_10_reg_235_reg),
        .O(add_ln695_fu_408_p2[0]));
  FDRE \p_Val2_10_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[0]),
        .Q(p_Val2_10_reg_235_reg),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[10]),
        .Q(p_Val2_10_reg_235_reg__0[10]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[1]),
        .Q(p_Val2_10_reg_235_reg__0[1]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[2]),
        .Q(p_Val2_10_reg_235_reg__0[2]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[3]),
        .Q(p_Val2_10_reg_235_reg__0[3]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[4]),
        .Q(p_Val2_10_reg_235_reg__0[4]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[5]),
        .Q(p_Val2_10_reg_235_reg__0[5]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[6]),
        .Q(p_Val2_10_reg_235_reg__0[6]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[7]),
        .Q(p_Val2_10_reg_235_reg__0[7]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[8]),
        .Q(p_Val2_10_reg_235_reg__0[8]),
        .R(p_Val2_10_reg_235));
  FDRE \p_Val2_10_reg_235_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_2020),
        .D(add_ln695_fu_408_p2[9]),
        .Q(p_Val2_10_reg_235_reg__0[9]),
        .R(p_Val2_10_reg_235));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h2A222222)) 
    \raddr[10]_i_1__0 
       (.I0(empty_n),
        .I1(img_src1_data_empty_n),
        .I2(\col_index_reg_1048[9]_i_2_n_2 ),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(Q[1]),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln675_reg_1030[0]_i_1 
       (.I0(col_index_3_reg_213[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[16]),
        .O(select_ln675_fu_349_p3[0]));
  LUT6 #(
    .INIT(64'h3333333233333333)) 
    \select_ln675_reg_1030[10]_i_1 
       (.I0(select_ln675_fu_349_p3[2]),
        .I1(\select_ln675_reg_1030[10]_i_2_n_2 ),
        .I2(select_ln675_fu_349_p3[6]),
        .I3(\select_ln675_reg_1030[10]_i_3_n_2 ),
        .I4(\select_ln675_reg_1030[10]_i_4_n_2 ),
        .I5(\select_ln675_reg_1030[10]_i_5_n_2 ),
        .O(select_ln675_fu_349_p3[10]));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \select_ln675_reg_1030[10]_i_2 
       (.I0(col_index_3_reg_213[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[26]),
        .O(\select_ln675_reg_1030[10]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \select_ln675_reg_1030[10]_i_3 
       (.I0(col_index_3_reg_213[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[23]),
        .O(\select_ln675_reg_1030[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \select_ln675_reg_1030[10]_i_4 
       (.I0(col_index_3_reg_213[1]),
        .I1(\col_index_reg_1048[9]_i_2_n_2 ),
        .I2(zext_ln216_fu_449_p1[17]),
        .I3(col_index_3_reg_213[0]),
        .I4(zext_ln216_fu_449_p1[16]),
        .I5(\select_ln675_reg_1030[10]_i_6_n_2 ),
        .O(\select_ln675_reg_1030[10]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000305050003)) 
    \select_ln675_reg_1030[10]_i_5 
       (.I0(col_index_3_reg_213[5]),
        .I1(zext_ln216_fu_449_p1[21]),
        .I2(select_ln675_fu_349_p3[4]),
        .I3(zext_ln216_fu_449_p1[19]),
        .I4(\col_index_reg_1048[9]_i_2_n_2 ),
        .I5(col_index_3_reg_213[3]),
        .O(\select_ln675_reg_1030[10]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \select_ln675_reg_1030[10]_i_6 
       (.I0(zext_ln216_fu_449_p1[24]),
        .I1(col_index_3_reg_213[8]),
        .I2(zext_ln216_fu_449_p1[25]),
        .I3(\col_index_reg_1048[9]_i_2_n_2 ),
        .I4(col_index_3_reg_213[9]),
        .O(\select_ln675_reg_1030[10]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln675_reg_1030[1]_i_1 
       (.I0(col_index_3_reg_213[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[17]),
        .O(select_ln675_fu_349_p3[1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln675_reg_1030[2]_i_1 
       (.I0(col_index_3_reg_213[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[18]),
        .O(select_ln675_fu_349_p3[2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln675_reg_1030[3]_i_1 
       (.I0(col_index_3_reg_213[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[19]),
        .O(select_ln675_fu_349_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln675_reg_1030[4]_i_1 
       (.I0(col_index_3_reg_213[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[20]),
        .O(select_ln675_fu_349_p3[4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln675_reg_1030[5]_i_1 
       (.I0(col_index_3_reg_213[5]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[21]),
        .O(select_ln675_fu_349_p3[5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln675_reg_1030[6]_i_1 
       (.I0(col_index_3_reg_213[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(zext_ln216_fu_449_p1[22]),
        .O(select_ln675_fu_349_p3[6]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln675_reg_1030[7]_i_1 
       (.I0(zext_ln216_fu_449_p1[23]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(col_index_3_reg_213[7]),
        .I5(\select_ln675_reg_1030[9]_i_2_n_2 ),
        .O(select_ln675_fu_349_p3[7]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln675_reg_1030[8]_i_1 
       (.I0(zext_ln216_fu_449_p1[24]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(col_index_3_reg_213[8]),
        .I5(\select_ln675_reg_1030[9]_i_2_n_2 ),
        .O(select_ln675_fu_349_p3[8]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln675_reg_1030[9]_i_1 
       (.I0(zext_ln216_fu_449_p1[25]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(col_index_3_reg_213[9]),
        .I5(\select_ln675_reg_1030[9]_i_2_n_2 ),
        .O(select_ln675_fu_349_p3[9]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \select_ln675_reg_1030[9]_i_2 
       (.I0(select_ln675_fu_349_p3[3]),
        .I1(select_ln675_fu_349_p3[6]),
        .I2(\select_ln675_reg_1030[9]_i_3_n_2 ),
        .I3(\select_ln675_reg_1030[9]_i_4_n_2 ),
        .I4(select_ln675_fu_349_p3[2]),
        .I5(\select_ln675_reg_1030[9]_i_5_n_2 ),
        .O(\select_ln675_reg_1030[9]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \select_ln675_reg_1030[9]_i_3 
       (.I0(zext_ln216_fu_449_p1[20]),
        .I1(col_index_3_reg_213[4]),
        .I2(zext_ln216_fu_449_p1[21]),
        .I3(\col_index_reg_1048[9]_i_2_n_2 ),
        .I4(col_index_3_reg_213[5]),
        .O(\select_ln675_reg_1030[9]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hBABFFAFFBFBFFFFF)) 
    \select_ln675_reg_1030[9]_i_4 
       (.I0(\select_ln675_reg_1030[10]_i_6_n_2 ),
        .I1(col_index_3_reg_213[7]),
        .I2(\col_index_reg_1048[9]_i_2_n_2 ),
        .I3(zext_ln216_fu_449_p1[23]),
        .I4(col_index_3_reg_213[10]),
        .I5(zext_ln216_fu_449_p1[26]),
        .O(\select_ln675_reg_1030[9]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \select_ln675_reg_1030[9]_i_5 
       (.I0(zext_ln216_fu_449_p1[16]),
        .I1(col_index_3_reg_213[0]),
        .I2(zext_ln216_fu_449_p1[17]),
        .I3(\col_index_reg_1048[9]_i_2_n_2 ),
        .I4(col_index_3_reg_213[1]),
        .O(\select_ln675_reg_1030[9]_i_5_n_2 ));
  FDRE \select_ln675_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[0]),
        .Q(select_ln675_reg_1030[0]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[10] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[10]),
        .Q(select_ln675_reg_1030[10]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[1]),
        .Q(select_ln675_reg_1030[1]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[2]),
        .Q(select_ln675_reg_1030[2]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[3]),
        .Q(select_ln675_reg_1030[3]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[4]),
        .Q(select_ln675_reg_1030[4]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[5]),
        .Q(select_ln675_reg_1030[5]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[6]),
        .Q(select_ln675_reg_1030[6]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[7]),
        .Q(select_ln675_reg_1030[7]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[8] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[8]),
        .Q(select_ln675_reg_1030[8]),
        .R(1'b0));
  FDRE \select_ln675_reg_1030_reg[9] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(select_ln675_fu_349_p3[9]),
        .Q(select_ln675_reg_1030[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_reg_191[0]_i_1 
       (.I0(t_V_reg_191_reg[0]),
        .O(dim3_V_fu_318_p2[0]));
  LUT4 #(
    .INIT(16'hD000)) 
    \t_V_reg_191[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ouput_buffer_0_0_V_U_n_4),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14_ap_start_reg),
        .O(t_V_reg_191));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_191[10]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(ouput_buffer_0_0_V_U_n_4),
        .O(\t_V_reg_191[10]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \t_V_reg_191[10]_i_3 
       (.I0(t_V_reg_191_reg[10]),
        .I1(t_V_reg_191_reg[8]),
        .I2(t_V_reg_191_reg[7]),
        .I3(\t_V_reg_191[10]_i_4_n_2 ),
        .I4(t_V_reg_191_reg[6]),
        .I5(t_V_reg_191_reg[9]),
        .O(dim3_V_fu_318_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \t_V_reg_191[10]_i_4 
       (.I0(t_V_reg_191_reg[4]),
        .I1(t_V_reg_191_reg[2]),
        .I2(t_V_reg_191_reg[0]),
        .I3(t_V_reg_191_reg[1]),
        .I4(t_V_reg_191_reg[3]),
        .I5(t_V_reg_191_reg[5]),
        .O(\t_V_reg_191[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_191[1]_i_1 
       (.I0(t_V_reg_191_reg[0]),
        .I1(t_V_reg_191_reg[1]),
        .O(dim3_V_fu_318_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_reg_191[2]_i_1 
       (.I0(t_V_reg_191_reg[2]),
        .I1(t_V_reg_191_reg[0]),
        .I2(t_V_reg_191_reg[1]),
        .O(dim3_V_fu_318_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_reg_191[3]_i_1 
       (.I0(t_V_reg_191_reg[3]),
        .I1(t_V_reg_191_reg[1]),
        .I2(t_V_reg_191_reg[0]),
        .I3(t_V_reg_191_reg[2]),
        .O(dim3_V_fu_318_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_reg_191[4]_i_1 
       (.I0(t_V_reg_191_reg[4]),
        .I1(t_V_reg_191_reg[2]),
        .I2(t_V_reg_191_reg[0]),
        .I3(t_V_reg_191_reg[1]),
        .I4(t_V_reg_191_reg[3]),
        .O(dim3_V_fu_318_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_reg_191[5]_i_1 
       (.I0(t_V_reg_191_reg[5]),
        .I1(t_V_reg_191_reg[3]),
        .I2(t_V_reg_191_reg[1]),
        .I3(t_V_reg_191_reg[0]),
        .I4(t_V_reg_191_reg[2]),
        .I5(t_V_reg_191_reg[4]),
        .O(dim3_V_fu_318_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \t_V_reg_191[6]_i_1 
       (.I0(t_V_reg_191_reg[6]),
        .I1(\t_V_reg_191[10]_i_4_n_2 ),
        .O(dim3_V_fu_318_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \t_V_reg_191[7]_i_1 
       (.I0(t_V_reg_191_reg[7]),
        .I1(\t_V_reg_191[10]_i_4_n_2 ),
        .I2(t_V_reg_191_reg[6]),
        .O(dim3_V_fu_318_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \t_V_reg_191[8]_i_1 
       (.I0(t_V_reg_191_reg[6]),
        .I1(\t_V_reg_191[10]_i_4_n_2 ),
        .I2(t_V_reg_191_reg[7]),
        .I3(t_V_reg_191_reg[8]),
        .O(dim3_V_fu_318_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \t_V_reg_191[9]_i_1 
       (.I0(t_V_reg_191_reg[9]),
        .I1(t_V_reg_191_reg[6]),
        .I2(\t_V_reg_191[10]_i_4_n_2 ),
        .I3(t_V_reg_191_reg[7]),
        .I4(t_V_reg_191_reg[8]),
        .O(dim3_V_fu_318_p2[9]));
  FDRE \t_V_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[0]),
        .Q(t_V_reg_191_reg[0]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[10] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[10]),
        .Q(t_V_reg_191_reg[10]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[1] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[1]),
        .Q(t_V_reg_191_reg[1]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[2] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[2]),
        .Q(t_V_reg_191_reg[2]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[3] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[3]),
        .Q(t_V_reg_191_reg[3]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[4] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[4]),
        .Q(t_V_reg_191_reg[4]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[5] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[5]),
        .Q(t_V_reg_191_reg[5]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[6] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[6]),
        .Q(t_V_reg_191_reg[6]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[7] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[7]),
        .Q(t_V_reg_191_reg[7]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[8] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[8]),
        .Q(t_V_reg_191_reg[8]),
        .R(t_V_reg_191));
  FDRE \t_V_reg_191_reg[9] 
       (.C(ap_clk),
        .CE(\t_V_reg_191[10]_i_2_n_2 ),
        .D(dim3_V_fu_318_p2[9]),
        .Q(t_V_reg_191_reg[9]),
        .R(t_V_reg_191));
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln674_3_reg_1117[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\icmp_ln686_reg_1021_reg_n_2_[0] ),
        .O(cmp117_reg_11070));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[0]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[1]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[2]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[3]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[4]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[5]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[6]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117[7]),
        .Q(trunc_ln674_3_reg_1117_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[0]),
        .Q(procBlock_out_V_fu_527_p3[8]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[1]),
        .Q(procBlock_out_V_fu_527_p3[9]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[2]),
        .Q(procBlock_out_V_fu_527_p3[10]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[3]),
        .Q(procBlock_out_V_fu_527_p3[11]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[4]),
        .Q(procBlock_out_V_fu_527_p3[12]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[5]),
        .Q(procBlock_out_V_fu_527_p3[13]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[6]),
        .Q(procBlock_out_V_fu_527_p3[14]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_3_reg_1117_pp1_iter2_reg[7]),
        .Q(procBlock_out_V_fu_527_p3[15]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[0]),
        .Q(trunc_ln674_3_reg_1117[0]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[1]),
        .Q(trunc_ln674_3_reg_1117[1]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[2]),
        .Q(trunc_ln674_3_reg_1117[2]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[3]),
        .Q(trunc_ln674_3_reg_1117[3]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[4]),
        .Q(trunc_ln674_3_reg_1117[4]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[5] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[5]),
        .Q(trunc_ln674_3_reg_1117[5]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[6]),
        .Q(trunc_ln674_3_reg_1117[6]),
        .R(1'b0));
  FDRE \trunc_ln674_3_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(cmp117_reg_11070),
        .D(img_src1_4216_dout[7]),
        .Q(trunc_ln674_3_reg_1117[7]),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1054_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .D(select_ln675_reg_1030[0]),
        .Q(trunc_ln674_4_reg_1054_pp1_iter1_reg),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1054_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_4_reg_1054_pp1_iter1_reg),
        .Q(trunc_ln674_4_reg_1054_pp1_iter2_reg),
        .R(1'b0));
  FDRE \trunc_ln674_4_reg_1054_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_4_reg_1054_pp1_iter2_reg),
        .Q(tmp_6_fu_648_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1066_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_mul_16ns_8ns_24_4_1_U17_n_2),
        .D(trunc_ln674_5_reg_1066),
        .Q(trunc_ln674_5_reg_1066_pp1_iter1_reg),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1066_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_5_reg_1066_pp1_iter1_reg),
        .Q(trunc_ln674_5_reg_1066_pp1_iter2_reg),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1066_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(trunc_ln674_5_reg_1066_pp1_iter2_reg),
        .Q(tmp_6_fu_648_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln674_5_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\col_index_reg_1048[0]_i_1_n_2 ),
        .Q(trunc_ln674_5_reg_1066),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb
   (DOUTADOUT,
    E,
    \t_V_reg_191_reg[0] ,
    indvar_flatten_reg_2020,
    icmp_ln686_fu_331_p2,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    ap_enable_reg_pp1_iter0,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    indvar_flatten_reg_202_reg,
    ap_enable_reg_pp1_iter1,
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ,
    img_src1_data_empty_n,
    img_dst1_data_full_n,
    icmp_ln809_reg_1093_pp1_iter4_reg,
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 );
  output [0:0]DOUTADOUT;
  output [0:0]E;
  output \t_V_reg_191_reg[0] ;
  output indvar_flatten_reg_2020;
  output icmp_ln686_fu_331_p2;
  output ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter0;
  input [10:0]ram_reg_bram_0;
  input [10:0]ram_reg_bram_0_0;
  input [20:0]indvar_flatten_reg_202_reg;
  input ap_enable_reg_pp1_iter1;
  input \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ;
  input img_src1_data_empty_n;
  input img_dst1_data_full_n;
  input icmp_ln809_reg_1093_pp1_iter4_reg;
  input \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 ;

  wire [0:0]DOUTADOUT;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire icmp_ln686_fu_331_p2;
  wire icmp_ln809_reg_1093_pp1_iter4_reg;
  wire \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ;
  wire \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 ;
  wire img_dst1_data_full_n;
  wire img_src1_data_empty_n;
  wire indvar_flatten_reg_2020;
  wire [20:0]indvar_flatten_reg_202_reg;
  wire [10:0]ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire \t_V_reg_191_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U
       (.DOUTADOUT(DOUTADOUT),
        .E(E),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln809_reg_1093_pp1_iter4_reg(icmp_ln809_reg_1093_pp1_iter4_reg),
        .\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 (\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ),
        .\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 (\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 ),
        .img_dst1_data_full_n(img_dst1_data_full_n),
        .img_src1_data_empty_n(img_src1_data_empty_n),
        .indvar_flatten_reg_2020(indvar_flatten_reg_2020),
        .indvar_flatten_reg_202_reg(indvar_flatten_reg_202_reg),
        .indvar_flatten_reg_202_reg_8_sp_1(icmp_ln686_fu_331_p2),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .\t_V_reg_191_reg[0] (\t_V_reg_191_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram
   (DOUTADOUT,
    E,
    \t_V_reg_191_reg[0] ,
    indvar_flatten_reg_2020,
    indvar_flatten_reg_202_reg_8_sp_1,
    ap_block_pp1_stage0_subdone,
    ap_clk,
    Q,
    ap_enable_reg_pp1_iter0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    indvar_flatten_reg_202_reg,
    ap_enable_reg_pp1_iter1,
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ,
    img_src1_data_empty_n,
    img_dst1_data_full_n,
    icmp_ln809_reg_1093_pp1_iter4_reg,
    \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 );
  output [0:0]DOUTADOUT;
  output [0:0]E;
  output \t_V_reg_191_reg[0] ;
  output indvar_flatten_reg_2020;
  output indvar_flatten_reg_202_reg_8_sp_1;
  output ap_block_pp1_stage0_subdone;
  input ap_clk;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter0;
  input [10:0]ram_reg_bram_0_0;
  input [10:0]ram_reg_bram_0_1;
  input [20:0]indvar_flatten_reg_202_reg;
  input ap_enable_reg_pp1_iter1;
  input \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ;
  input img_src1_data_empty_n;
  input img_dst1_data_full_n;
  input icmp_ln809_reg_1093_pp1_iter4_reg;
  input \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 ;

  wire [0:0]DOUTADOUT;
  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm[2]_i_3__1_n_2 ;
  wire \ap_CS_fsm[2]_i_4__1_n_2 ;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire \icmp_ln686_reg_1021[0]_i_3_n_2 ;
  wire \icmp_ln686_reg_1021[0]_i_4_n_2 ;
  wire \icmp_ln686_reg_1021[0]_i_5_n_2 ;
  wire \icmp_ln686_reg_1021[0]_i_6_n_2 ;
  wire icmp_ln809_reg_1093_pp1_iter4_reg;
  wire \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ;
  wire \icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 ;
  wire img_dst1_data_full_n;
  wire img_src1_data_empty_n;
  wire indvar_flatten_reg_2020;
  wire [20:0]indvar_flatten_reg_202_reg;
  wire indvar_flatten_reg_202_reg_8_sn_1;
  wire [10:0]ouput_buffer_0_0_V_address0;
  wire ouput_buffer_0_0_V_ce0;
  wire ouput_buffer_0_0_V_we0;
  wire [10:0]ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire \t_V_reg_191_reg[0] ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:1]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  assign indvar_flatten_reg_202_reg_8_sp_1 = indvar_flatten_reg_202_reg_8_sn_1;
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm[2]_i_3__1_n_2 ),
        .I1(ram_reg_bram_0_0[0]),
        .I2(ram_reg_bram_0_0[3]),
        .I3(ram_reg_bram_0_0[1]),
        .I4(\ap_CS_fsm[2]_i_4__1_n_2 ),
        .O(\t_V_reg_191_reg[0] ));
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ram_reg_bram_0_0[5]),
        .I1(ram_reg_bram_0_0[4]),
        .I2(ram_reg_bram_0_0[9]),
        .I3(ram_reg_bram_0_0[7]),
        .O(\ap_CS_fsm[2]_i_3__1_n_2 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(ram_reg_bram_0_0[10]),
        .I1(ram_reg_bram_0_0[8]),
        .I2(ram_reg_bram_0_0[6]),
        .I3(ram_reg_bram_0_0[2]),
        .O(\ap_CS_fsm[2]_i_4__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB00FBFBFBFBFBFB)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(img_src1_data_empty_n),
        .I3(img_dst1_data_full_n),
        .I4(icmp_ln809_reg_1093_pp1_iter4_reg),
        .I5(\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0_0 ),
        .O(ap_block_pp1_stage0_subdone));
  LUT4 #(
    .INIT(16'h0080)) 
    \col_index_3_reg_213[10]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln809_reg_1093_pp1_iter4_reg_reg[0]__0 ),
        .O(E));
  LUT4 #(
    .INIT(16'h4000)) 
    \col_index_reg_1048[10]_i_1 
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter0),
        .O(indvar_flatten_reg_2020));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln686_reg_1021[0]_i_2 
       (.I0(\icmp_ln686_reg_1021[0]_i_3_n_2 ),
        .I1(indvar_flatten_reg_202_reg[8]),
        .I2(indvar_flatten_reg_202_reg[12]),
        .I3(indvar_flatten_reg_202_reg[5]),
        .I4(\icmp_ln686_reg_1021[0]_i_4_n_2 ),
        .I5(\icmp_ln686_reg_1021[0]_i_5_n_2 ),
        .O(indvar_flatten_reg_202_reg_8_sn_1));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \icmp_ln686_reg_1021[0]_i_3 
       (.I0(indvar_flatten_reg_202_reg[9]),
        .I1(indvar_flatten_reg_202_reg[16]),
        .I2(indvar_flatten_reg_202_reg[7]),
        .I3(indvar_flatten_reg_202_reg[17]),
        .I4(indvar_flatten_reg_202_reg[0]),
        .I5(indvar_flatten_reg_202_reg[13]),
        .O(\icmp_ln686_reg_1021[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln686_reg_1021[0]_i_4 
       (.I0(indvar_flatten_reg_202_reg[19]),
        .I1(indvar_flatten_reg_202_reg[10]),
        .I2(indvar_flatten_reg_202_reg[15]),
        .I3(indvar_flatten_reg_202_reg[4]),
        .O(\icmp_ln686_reg_1021[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln686_reg_1021[0]_i_5 
       (.I0(indvar_flatten_reg_202_reg[14]),
        .I1(indvar_flatten_reg_202_reg[18]),
        .I2(indvar_flatten_reg_202_reg[3]),
        .I3(indvar_flatten_reg_202_reg[20]),
        .I4(\icmp_ln686_reg_1021[0]_i_6_n_2 ),
        .O(\icmp_ln686_reg_1021[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln686_reg_1021[0]_i_6 
       (.I0(indvar_flatten_reg_202_reg[6]),
        .I1(indvar_flatten_reg_202_reg[2]),
        .I2(indvar_flatten_reg_202_reg[11]),
        .I3(indvar_flatten_reg_202_reg[1]),
        .O(\icmp_ln686_reg_1021[0]_i_6_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_fu_14/ouput_buffer_0_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_1080_1920_1920_1920_s_ouput_buffer_0_bkb_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "0" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ouput_buffer_0_0_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:1],DOUTADOUT}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ouput_buffer_0_0_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(E),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ouput_buffer_0_0_V_we0,ouput_buffer_0_0_V_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_1
       (.I0(Q[0]),
        .I1(indvar_flatten_reg_2020),
        .O(ouput_buffer_0_0_V_ce0));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_10__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[2]),
        .I4(ram_reg_bram_0_1[2]),
        .O(ouput_buffer_0_0_V_address0[2]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_11__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[1]),
        .I4(ram_reg_bram_0_1[1]),
        .O(ouput_buffer_0_0_V_address0[1]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_12__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[0]),
        .I4(ram_reg_bram_0_1[0]),
        .O(ouput_buffer_0_0_V_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ram_reg_bram_0_i_13__2
       (.I0(Q[0]),
        .I1(\t_V_reg_191_reg[0] ),
        .I2(indvar_flatten_reg_2020),
        .O(ouput_buffer_0_0_V_we0));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_2__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[10]),
        .I4(ram_reg_bram_0_1[10]),
        .O(ouput_buffer_0_0_V_address0[10]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_3__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[9]),
        .I4(ram_reg_bram_0_1[9]),
        .O(ouput_buffer_0_0_V_address0[9]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_4__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[8]),
        .I4(ram_reg_bram_0_1[8]),
        .O(ouput_buffer_0_0_V_address0[8]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_5__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[7]),
        .I4(ram_reg_bram_0_1[7]),
        .O(ouput_buffer_0_0_V_address0[7]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_6__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[6]),
        .I4(ram_reg_bram_0_1[6]),
        .O(ouput_buffer_0_0_V_address0[6]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_7__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[5]),
        .I4(ram_reg_bram_0_1[5]),
        .O(ouput_buffer_0_0_V_address0[5]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_8__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[4]),
        .I4(ram_reg_bram_0_1[4]),
        .O(ouput_buffer_0_0_V_address0[4]));
  LUT5 #(
    .INIT(32'hFF40BF00)) 
    ram_reg_bram_0_i_9__2
       (.I0(indvar_flatten_reg_202_reg_8_sn_1),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ram_reg_bram_0_0[3]),
        .I4(ram_reg_bram_0_1[3]),
        .O(ouput_buffer_0_0_V_address0[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s
   (ap_block_pp1_stage0_subdone,
    \icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ,
    p_13_in,
    O,
    icmp_ln809_reg_2613,
    \phi_ln695_fu_176_reg[31]_0 ,
    \phi_ln695_fu_176_reg[24]_0 ,
    \phi_ln695_fu_176_reg[31]_1 ,
    \phi_ln695_fu_176_reg[13]_0 ,
    \out_col_index_fu_180_reg[31]_0 ,
    pop,
    dout_valid_reg,
    internal_full_n_reg,
    \DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0]_0 ,
    D,
    resize_2_9_1080_1920_320_320_1_2_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    \trunc_ln211_2_reg_2727_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    \icmp_ln809_reg_2613_reg[0]_0 ,
    ap_rst_n,
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg,
    img_dst2_data_full_n,
    img_src2_data_empty_n,
    CO,
    empty_n,
    dout_valid_reg_0,
    resize_2_9_1080_1920_320_320_1_2_U0_ap_start);
  output ap_block_pp1_stage0_subdone;
  output \icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ;
  output p_13_in;
  output [7:0]O;
  output icmp_ln809_reg_2613;
  output [7:0]\phi_ln695_fu_176_reg[31]_0 ;
  output [7:0]\phi_ln695_fu_176_reg[24]_0 ;
  output [6:0]\phi_ln695_fu_176_reg[31]_1 ;
  output [0:0]\phi_ln695_fu_176_reg[13]_0 ;
  output [0:0]\out_col_index_fu_180_reg[31]_0 ;
  output pop;
  output dout_valid_reg;
  output [0:0]internal_full_n_reg;
  output \DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0]_0 ;
  output [1:0]D;
  output resize_2_9_1080_1920_320_320_1_2_U0_ap_ready;
  output \ap_CS_fsm_reg[0]_0 ;
  output [23:0]\trunc_ln211_2_reg_2727_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [23:0]Q;
  input \icmp_ln809_reg_2613_reg[0]_0 ;
  input ap_rst_n;
  input grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg;
  input img_dst2_data_full_n;
  input img_src2_data_empty_n;
  input [0:0]CO;
  input empty_n;
  input [1:0]dout_valid_reg_0;
  input resize_2_9_1080_1920_320_320_1_2_U0_ap_start;

  wire [16:0]A;
  wire [15:0]B;
  wire [0:0]CO;
  wire [1:0]D;
  wire DDR_wr_en_tmp_reg_2528;
  wire DDR_wr_en_tmp_reg_25280;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_10_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_11_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_12_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_13_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_14_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_15_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_17_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_18_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_19_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_20_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_21_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_22_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_23_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_24_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_25_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_26_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_27_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_28_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_29_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_30_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_31_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_32_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_33_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_34_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_35_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_36_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_37_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_38_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_39_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_3_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_40_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_41_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_42_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_43_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_44_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_45_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_46_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_4_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_5_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_6_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_7_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_8_n_2 ;
  wire \DDR_wr_en_tmp_reg_2528[0]_i_9_n_2 ;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter5_reg;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter7_reg;
  wire \DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0]_0 ;
  wire [7:0]O;
  wire [14:0]PB_out_V_0_1_fu_1478_p4;
  wire [14:0]PB_out_V_1_1_fu_1487_p4;
  wire [14:0]PB_out_V_2_1_fu_1496_p4;
  wire [13:0]PB_out_overlap_V_0_1_fu_1544_p4;
  wire [13:0]PB_out_overlap_V_1_1_fu_1553_p4;
  wire [13:0]PB_out_overlap_V_2_1_fu_1562_p4;
  wire [23:0]Q;
  wire [15:1]Wy_V_1_fu_1184_p3;
  wire \Xindex_output_next_fu_172[17]_i_2_n_2 ;
  wire \Xindex_output_next_fu_172[17]_i_3_n_2 ;
  wire \Xindex_output_next_fu_172[17]_i_4_n_2 ;
  wire \Xindex_output_next_fu_172[17]_i_5_n_2 ;
  wire \Xindex_output_next_fu_172[17]_i_6_n_2 ;
  wire \Xindex_output_next_fu_172[17]_i_7_n_2 ;
  wire \Xindex_output_next_fu_172[17]_i_8_n_2 ;
  wire \Xindex_output_next_fu_172[17]_i_9_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_10_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_3_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_4_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_5_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_6_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_7_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_8_n_2 ;
  wire \Xindex_output_next_fu_172[1]_i_9_n_2 ;
  wire \Xindex_output_next_fu_172[25]_i_2_n_2 ;
  wire \Xindex_output_next_fu_172[25]_i_3_n_2 ;
  wire \Xindex_output_next_fu_172[25]_i_4_n_2 ;
  wire \Xindex_output_next_fu_172[25]_i_5_n_2 ;
  wire \Xindex_output_next_fu_172[25]_i_6_n_2 ;
  wire \Xindex_output_next_fu_172[25]_i_7_n_2 ;
  wire \Xindex_output_next_fu_172[25]_i_8_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_2_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_3_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_4_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_5_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_6_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_7_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_8_n_2 ;
  wire \Xindex_output_next_fu_172[9]_i_9_n_2 ;
  wire [31:1]Xindex_output_next_fu_172_reg;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_10 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_11 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_12 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_13 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_14 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_15 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_16 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_17 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_2 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_3 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_4 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_5 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_6 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_7 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_8 ;
  wire \Xindex_output_next_fu_172_reg[17]_i_1_n_9 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_10 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_11 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_12 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_13 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_14 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_15 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_16 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_17 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_2 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_3 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_4 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_5 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_6 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_7 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_8 ;
  wire \Xindex_output_next_fu_172_reg[1]_i_2_n_9 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_11 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_12 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_13 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_14 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_15 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_16 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_17 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_4 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_5 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_6 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_7 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_8 ;
  wire \Xindex_output_next_fu_172_reg[25]_i_1_n_9 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_10 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_11 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_12 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_13 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_14 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_15 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_16 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_17 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_2 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_3 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_4 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_5 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_6 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_7 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_8 ;
  wire \Xindex_output_next_fu_172_reg[9]_i_1_n_9 ;
  wire Yaxis_overlap_en_2_reg_332;
  wire Yaxis_overlap_en_2_reg_3320;
  wire Yaxis_overlap_en_2_reg_332_pp1_iter5_reg;
  wire Yaxis_overlap_en_2_reg_332_pp1_iter6_reg;
  wire Yaxis_overlap_en_fu_1391_p2;
  wire Yaxis_overlap_en_reg_2627;
  wire \Yaxis_overlap_en_reg_2627[0]_i_11_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_12_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_13_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_14_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_15_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_16_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_17_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_18_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_19_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_20_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_21_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_22_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_23_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_24_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_25_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_26_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_27_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_28_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_29_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_30_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_31_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_32_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_33_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_34_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_4_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_6_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_7_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_8_n_2 ;
  wire \Yaxis_overlap_en_reg_2627[0]_i_9_n_2 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_3 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_4 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_5 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_6 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_7 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_8 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_9 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_2 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_3 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_4 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_5 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_6 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_7 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_8 ;
  wire \Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_9 ;
  wire accum_reg_V_0_0_1_reg_4980;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[0] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[10] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[11] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[12] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[13] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[14] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[15] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[1] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[2] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[3] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[4] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[5] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[6] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[7] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[8] ;
  wire \accum_reg_V_0_0_1_reg_498_reg_n_2_[9] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[0] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[10] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[11] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[12] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[13] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[14] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[15] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[1] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[2] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[3] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[4] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[5] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[6] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[7] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[8] ;
  wire \accum_reg_V_0_1_1_reg_487_reg_n_2_[9] ;
  wire [15:0]accum_reg_V_1_0_1_reg_476;
  wire [15:0]accum_reg_V_1_1_1_reg_465;
  wire [15:0]accum_reg_V_2_0_1_reg_454;
  wire [15:0]accum_reg_V_2_1_1_reg_443;
  wire [15:0]accum_reg_overlap_V_0_0_1_reg_432;
  wire [15:0]accum_reg_overlap_V_0_1_1_reg_421;
  wire [15:0]accum_reg_overlap_V_1_0_1_reg_410;
  wire [15:0]accum_reg_overlap_V_1_1_1_reg_399;
  wire accum_reg_overlap_V_2_0_1_reg_388;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[0] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[10] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[11] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[12] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[13] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[14] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[15] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[1] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[2] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[3] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[4] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[5] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[6] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[7] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[8] ;
  wire \accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[9] ;
  wire accum_reg_overlap_V_2_1_1_reg_377;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[0] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[10] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[11] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[12] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[13] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[14] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[15] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[1] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[2] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[3] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[4] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[5] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[6] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[7] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[8] ;
  wire \accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[9] ;
  wire [31:16]add_ln1351_fu_704_p2;
  wire [15:8]add_ln211_5_fu_2106_p2;
  wire [15:8]add_ln211_8_fu_2157_p2;
  wire [15:8]add_ln211_fu_2055_p2;
  wire [15:8]add_ln216_4_fu_2113_p2;
  wire [15:8]add_ln216_5_fu_2164_p2;
  wire [15:0]add_ln695_1_fu_1156_p2;
  wire [8:0]add_ln695_2_fu_1425_p2;
  wire [10:0]add_ln695_fu_1006_p2;
  wire \ap_CS_fsm[4]_i_1__1_n_2 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:1]ap_NS_fsm;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7_i_1_n_2;
  wire ap_enable_reg_pp1_iter7_reg_n_2;
  wire ap_enable_reg_pp1_iter8_i_1_n_2;
  wire ap_enable_reg_pp1_iter8_reg_n_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce01;
  wire cmp117_fu_571_p2;
  wire cmp117_reg_2422;
  wire cmp117_reg_24220;
  wire \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2 ;
  wire \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire cmp117_reg_2422_pp1_iter6_reg;
  wire \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2 ;
  wire [10:0]col_index_1_reg_299;
  wire col_index_1_reg_2990;
  wire \col_index_1_reg_299[10]_i_3_n_2 ;
  wire \col_index_1_reg_299[3]_i_1_n_2 ;
  wire \col_index_1_reg_299[9]_i_2_n_2 ;
  wire [10:0]col_index_fu_559_p2;
  wire [8:0]dim3_V_fu_515_p2;
  wire dout_valid_reg;
  wire [1:0]dout_valid_reg_0;
  wire empty_32_reg_2438;
  wire \empty_32_reg_2438[0]_i_10_n_2 ;
  wire \empty_32_reg_2438[0]_i_11_n_2 ;
  wire \empty_32_reg_2438[0]_i_12_n_2 ;
  wire \empty_32_reg_2438[0]_i_13_n_2 ;
  wire \empty_32_reg_2438[0]_i_3_n_2 ;
  wire \empty_32_reg_2438[0]_i_4_n_2 ;
  wire \empty_32_reg_2438[0]_i_5_n_2 ;
  wire \empty_32_reg_2438[0]_i_6_n_2 ;
  wire \empty_32_reg_2438[0]_i_7_n_2 ;
  wire \empty_32_reg_2438[0]_i_8_n_2 ;
  wire \empty_32_reg_2438[0]_i_9_n_2 ;
  wire \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2 ;
  wire \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_n_2 ;
  wire empty_32_reg_2438_pp1_iter6_reg;
  wire \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_2 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_3 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_4 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_5 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_6 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_7 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_8 ;
  wire \empty_32_reg_2438_reg[0]_i_1_n_9 ;
  wire empty_n;
  wire [13:1]grp_fu_2212_p1;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_done;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg;
  wire grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read;
  wire icmp_ln204_fu_1109_p2;
  wire icmp_ln204_reg_2516;
  wire \icmp_ln204_reg_2516[0]_i_2_n_2 ;
  wire \icmp_ln204_reg_2516[0]_i_3_n_2 ;
  wire icmp_ln204_reg_2516_pp1_iter5_reg;
  wire icmp_ln686_fu_533_p2;
  wire \icmp_ln686_reg_2396[0]_i_3_n_2 ;
  wire \icmp_ln686_reg_2396[0]_i_4_n_2 ;
  wire \icmp_ln686_reg_2396[0]_i_5_n_2 ;
  wire \icmp_ln686_reg_2396[0]_i_6_n_2 ;
  wire icmp_ln686_reg_2396_pp1_iter1_reg;
  wire icmp_ln686_reg_2396_pp1_iter2_reg;
  wire \icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ;
  wire \icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ;
  wire icmp_ln686_reg_2396_pp1_iter5_reg;
  wire \icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ;
  wire \icmp_ln686_reg_2396_reg_n_2_[0] ;
  wire icmp_ln692_fu_545_p2;
  wire icmp_ln692_reg_2405;
  wire icmp_ln692_reg_24050;
  wire \icmp_ln692_reg_2405[0]_i_2_n_2 ;
  wire \icmp_ln692_reg_2405[0]_i_3_n_2 ;
  wire icmp_ln692_reg_2405_pp1_iter1_reg;
  wire icmp_ln692_reg_2405_pp1_iter2_reg;
  wire icmp_ln692_reg_2405_pp1_iter3_reg;
  wire icmp_ln809_reg_2613;
  wire \icmp_ln809_reg_2613[0]_i_10_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_11_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_12_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_13_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_14_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_15_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_16_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_17_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_18_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_4_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_5_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_6_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_7_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_8_n_2 ;
  wire \icmp_ln809_reg_2613[0]_i_9_n_2 ;
  wire \icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2_n_2 ;
  wire icmp_ln809_reg_2613_pp1_iter7_reg;
  wire \icmp_ln809_reg_2613_reg[0]_0 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_2_n_6 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_2_n_7 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_2_n_8 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_2_n_9 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_2 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_3 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_4 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_5 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_6 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_7 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_8 ;
  wire \icmp_ln809_reg_2613_reg[0]_i_3_n_9 ;
  wire icmp_ln874_2_fu_846_p2;
  wire icmp_ln894_1_fu_1098_p2;
  wire img_dst2_data_full_n;
  wire img_src2_data_empty_n;
  wire \indvar_flatten_reg_288[0]_i_2_n_2 ;
  wire [20:0]indvar_flatten_reg_288_reg;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_15 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_16 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_17 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_reg_288_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_13 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_288_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_288_reg[8]_i_1_n_9 ;
  wire [0:0]internal_full_n_reg;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_22;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_31;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_32;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_33;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_34;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_35;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_36;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_37;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_38;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_39;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_40;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_41;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_42;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_43;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_44;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_22;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_31;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_32;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_33;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_34;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_35;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_36;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_37;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_38;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_39;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_40;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_41;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_42;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_43;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_44;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_16;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_17;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_18;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_19;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_20;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_21;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_22;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_31;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_32;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_33;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_34;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_35;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_36;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_37;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_38;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_39;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_40;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_41;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_42;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_43;
  wire mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_44;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_26;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_48;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_49;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_50;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_51;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_52;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_53;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_54;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_55;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_56;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_57;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_58;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_59;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_60;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_61;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_62;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_63;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_33;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_34;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_35;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_36;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_37;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_38;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_39;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_40;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_41;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_42;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_43;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_44;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_45;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_46;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_47;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_33;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_34;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_35;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_36;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_37;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_38;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_39;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_40;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_41;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_42;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_43;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_44;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_45;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_46;
  wire mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_47;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_22;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_23;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_31;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8;
  wire mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_48;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_49;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_50;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_51;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_52;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_53;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_54;
  wire mul_mul_16ns_16ns_32_4_1_U39_n_55;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_48;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_49;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_50;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_51;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_52;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_53;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_54;
  wire mul_mul_16ns_16ns_32_4_1_U40_n_55;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_62;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_63;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_64;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_65;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_66;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_67;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_68;
  wire mul_mul_16ns_16ns_32_4_1_U41_n_69;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_17;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_18;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_19;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_20;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_21;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_22;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_23;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_24;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_41;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_42;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_43;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_44;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_45;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_46;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_47;
  wire mul_mul_17ns_16ns_32_4_1_U33_n_48;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_17;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_18;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_19;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_20;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_21;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_22;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_23;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_24;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_41;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_42;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_43;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_44;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_45;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_46;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_47;
  wire mul_mul_17ns_16ns_32_4_1_U34_n_48;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_24;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_25;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_26;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_29;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_30;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_31;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_32;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_33;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_34;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_35;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_36;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_37;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_38;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_39;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_40;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_57;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_58;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_59;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_60;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_61;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_62;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_63;
  wire mul_mul_17ns_16ns_32_4_1_U35_n_64;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_18;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_19;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_20;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_21;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_22;
  wire mul_mul_8ns_16ns_24_4_1_U27_n_23;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_10;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_11;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_12;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_13;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_14;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_15;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_16;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_17;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_2;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_3;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_4;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_5;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_6;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_7;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_8;
  wire mul_mul_8ns_16ns_24_4_1_U28_n_9;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_10;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_11;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_12;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_13;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_14;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_15;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_16;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_17;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_2;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_27;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_28;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_29;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_3;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_4;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_5;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_6;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_7;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_8;
  wire mul_mul_8ns_16ns_24_4_1_U29_n_9;
  wire ouput_buffer_0_0_V_U_n_12;
  wire ouput_buffer_0_0_V_U_n_2;
  wire ouput_buffer_0_0_V_U_n_3;
  wire ouput_buffer_0_0_V_addr_1_reg_26440;
  wire ouput_buffer_0_0_V_ce0;
  wire [15:8]ouput_buffer_0_0_V_d0;
  wire ouput_buffer_0_0_V_we0;
  wire [15:8]ouput_buffer_1_0_V_d0;
  wire ouput_buffer_2_0_V_U_n_13;
  wire ouput_buffer_2_0_V_U_n_15;
  wire [8:1]ouput_buffer_2_0_V_addr_1_reg_2656;
  wire [8:0]ouput_buffer_2_0_V_address0;
  wire [15:8]ouput_buffer_2_0_V_d0;
  wire ouput_index_write_counter679_load_08652496_reg_3551;
  wire \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ;
  wire [15:0]ouput_index_write_counter679_load_08652496_reg_355_reg;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_4 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_5 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_6 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_7 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_8 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_9 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_2 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_3 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_4 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_5 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_6 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_7 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_8 ;
  wire \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_9 ;
  wire out_buffer_wr_en_reg_2522;
  wire \out_buffer_wr_en_reg_2522[0]_i_1_n_2 ;
  wire out_buffer_wr_en_reg_2522_pp1_iter5_reg;
  wire out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  wire out_col_index_fu_1800;
  wire \out_col_index_fu_180[0]_i_1_n_2 ;
  wire \out_col_index_fu_180[0]_i_4_n_2 ;
  wire \out_col_index_fu_180[0]_i_5_n_2 ;
  wire \out_col_index_fu_180[0]_i_6_n_2 ;
  wire \out_col_index_fu_180[0]_i_7_n_2 ;
  wire [31:6]out_col_index_fu_180_reg;
  wire \out_col_index_fu_180_reg[0]_i_3_n_10 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_11 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_12 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_13 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_14 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_15 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_16 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_17 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_2 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_3 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_4 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_5 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_6 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_7 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_8 ;
  wire \out_col_index_fu_180_reg[0]_i_3_n_9 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_10 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_11 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_12 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_13 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_14 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_15 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_16 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_17 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_2 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_3 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_4 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_5 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_6 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_7 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_8 ;
  wire \out_col_index_fu_180_reg[16]_i_1_n_9 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_10 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_11 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_12 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_13 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_14 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_15 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_16 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_17 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_3 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_4 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_5 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_6 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_7 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_8 ;
  wire \out_col_index_fu_180_reg[24]_i_1_n_9 ;
  wire [0:0]\out_col_index_fu_180_reg[31]_0 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_10 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_11 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_12 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_13 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_14 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_15 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_16 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_17 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_2 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_3 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_4 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_5 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_6 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_7 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_8 ;
  wire \out_col_index_fu_180_reg[8]_i_1_n_9 ;
  wire \out_col_index_fu_180_reg_n_2_[0] ;
  wire \out_col_index_fu_180_reg_n_2_[1] ;
  wire \out_col_index_fu_180_reg_n_2_[2] ;
  wire \out_col_index_fu_180_reg_n_2_[3] ;
  wire \out_col_index_fu_180_reg_n_2_[4] ;
  wire \out_col_index_fu_180_reg_n_2_[5] ;
  wire [7:0]p_0_in;
  wire p_0_in1_in;
  wire p_13_in;
  wire [13:8]p_2_in;
  wire [13:8]p_4_in;
  wire [0:0]p_Result_5_fu_680_p4;
  wire p_Result_6_reg_2632;
  wire [15:0]p_Result_s_34_fu_1076_p4;
  wire \p_Val2_10_reg_344[1]_i_1_n_2 ;
  wire \p_Val2_10_reg_344[1]_i_3_n_2 ;
  wire \p_Val2_10_reg_344[1]_i_4_n_2 ;
  wire \p_Val2_10_reg_344[1]_i_5_n_2 ;
  wire \p_Val2_10_reg_344[1]_i_6_n_2 ;
  wire \p_Val2_10_reg_344[1]_i_7_n_2 ;
  wire \p_Val2_10_reg_344[1]_i_8_n_2 ;
  wire \p_Val2_10_reg_344[9]_i_2_n_2 ;
  wire \p_Val2_10_reg_344[9]_i_3_n_2 ;
  wire \p_Val2_10_reg_344[9]_i_4_n_2 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_10 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_11 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_12 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_13 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_14 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_15 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_16 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_17 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_2 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_3 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_4 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_5 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_6 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_7 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_8 ;
  wire \p_Val2_10_reg_344_reg[17]_i_1_n_9 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_10 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_11 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_12 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_13 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_14 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_15 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_16 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_17 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_2 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_3 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_4 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_5 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_6 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_7 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_8 ;
  wire \p_Val2_10_reg_344_reg[1]_i_2_n_9 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_11 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_12 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_13 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_14 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_15 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_16 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_17 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_4 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_5 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_6 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_7 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_8 ;
  wire \p_Val2_10_reg_344_reg[25]_i_1_n_9 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_10 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_11 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_12 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_13 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_14 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_15 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_16 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_17 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_2 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_3 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_4 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_5 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_6 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_7 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_8 ;
  wire \p_Val2_10_reg_344_reg[9]_i_1_n_9 ;
  wire \p_Val2_10_reg_344_reg_n_2_[10] ;
  wire \p_Val2_10_reg_344_reg_n_2_[11] ;
  wire \p_Val2_10_reg_344_reg_n_2_[12] ;
  wire \p_Val2_10_reg_344_reg_n_2_[13] ;
  wire \p_Val2_10_reg_344_reg_n_2_[14] ;
  wire \p_Val2_10_reg_344_reg_n_2_[15] ;
  wire \p_Val2_10_reg_344_reg_n_2_[1] ;
  wire \p_Val2_10_reg_344_reg_n_2_[2] ;
  wire \p_Val2_10_reg_344_reg_n_2_[3] ;
  wire \p_Val2_10_reg_344_reg_n_2_[4] ;
  wire \p_Val2_10_reg_344_reg_n_2_[5] ;
  wire \p_Val2_10_reg_344_reg_n_2_[6] ;
  wire \p_Val2_10_reg_344_reg_n_2_[7] ;
  wire \p_Val2_10_reg_344_reg_n_2_[8] ;
  wire \p_Val2_10_reg_344_reg_n_2_[9] ;
  wire p_Val2_5_reg_366;
  wire \p_Val2_5_reg_366[8]_i_1_n_2 ;
  wire [8:0]p_Val2_5_reg_366_reg;
  wire \p_Val2_5_reg_366_reg[8]_i_3_n_3 ;
  wire \p_Val2_5_reg_366_reg[8]_i_3_n_4 ;
  wire \p_Val2_5_reg_366_reg[8]_i_3_n_5 ;
  wire \p_Val2_5_reg_366_reg[8]_i_3_n_6 ;
  wire \p_Val2_5_reg_366_reg[8]_i_3_n_7 ;
  wire \p_Val2_5_reg_366_reg[8]_i_3_n_8 ;
  wire \p_Val2_5_reg_366_reg[8]_i_3_n_9 ;
  wire [15:0]p_Val2_8_fu_1349_p3;
  wire \p_Val2_8_reg_2617[0]_i_2_n_2 ;
  wire \p_Val2_8_reg_2617[0]_i_3_n_2 ;
  wire \p_Val2_8_reg_2617[0]_i_4_n_2 ;
  wire \p_Val2_8_reg_2617[0]_i_5_n_2 ;
  wire \p_Val2_8_reg_2617[0]_i_6_n_2 ;
  wire \p_Val2_8_reg_2617[0]_i_7_n_2 ;
  wire \p_Val2_8_reg_2617[0]_i_8_n_2 ;
  wire \p_Val2_8_reg_2617[0]_i_9_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_2_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_3_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_4_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_5_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_6_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_7_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_8_n_2 ;
  wire \p_Val2_8_reg_2617[16]_i_9_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_2_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_3_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_4_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_5_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_6_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_7_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_8_n_2 ;
  wire \p_Val2_8_reg_2617[24]_i_9_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_2_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_3_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_4_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_5_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_6_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_7_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_8_n_2 ;
  wire \p_Val2_8_reg_2617[8]_i_9_n_2 ;
  wire [31:0]p_Val2_8_reg_2617_reg;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_10 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_11 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_12 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_13 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_14 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_15 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_16 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_17 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_2 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_3 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_4 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_5 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_6 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_7 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_8 ;
  wire \p_Val2_8_reg_2617_reg[0]_i_1_n_9 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_10 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_11 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_12 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_13 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_14 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_15 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_16 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_17 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_2 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_3 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_4 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_5 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_6 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_7 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_8 ;
  wire \p_Val2_8_reg_2617_reg[16]_i_1_n_9 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_10 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_11 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_12 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_13 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_14 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_15 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_16 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_17 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_3 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_4 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_5 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_6 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_7 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_8 ;
  wire \p_Val2_8_reg_2617_reg[24]_i_1_n_9 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_10 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_11 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_12 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_13 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_14 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_15 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_16 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_17 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_2 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_3 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_4 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_5 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_6 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_7 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_8 ;
  wire \p_Val2_8_reg_2617_reg[8]_i_1_n_9 ;
  wire [31:0]p_Val2_9_reg_321;
  wire p_reg_reg_i_100_n_2;
  wire p_reg_reg_i_101_n_2;
  wire p_reg_reg_i_102_n_2;
  wire p_reg_reg_i_103_n_2;
  wire p_reg_reg_i_105_n_2;
  wire p_reg_reg_i_106_n_2;
  wire p_reg_reg_i_107_n_2;
  wire p_reg_reg_i_108_n_2;
  wire p_reg_reg_i_109_n_2;
  wire p_reg_reg_i_110_n_2;
  wire p_reg_reg_i_111_n_2;
  wire p_reg_reg_i_114_n_2;
  wire p_reg_reg_i_115_n_2;
  wire p_reg_reg_i_116_n_2;
  wire p_reg_reg_i_117_n_2;
  wire p_reg_reg_i_118_n_2;
  wire p_reg_reg_i_119_n_2;
  wire p_reg_reg_i_120_n_2;
  wire p_reg_reg_i_121_n_2;
  wire p_reg_reg_i_128_n_2;
  wire p_reg_reg_i_128_n_3;
  wire p_reg_reg_i_128_n_4;
  wire p_reg_reg_i_128_n_5;
  wire p_reg_reg_i_128_n_6;
  wire p_reg_reg_i_128_n_7;
  wire p_reg_reg_i_128_n_8;
  wire p_reg_reg_i_128_n_9;
  wire p_reg_reg_i_129_n_2;
  wire p_reg_reg_i_130_n_2;
  wire p_reg_reg_i_131_n_2;
  wire p_reg_reg_i_132_n_2;
  wire p_reg_reg_i_133_n_2;
  wire p_reg_reg_i_134_n_2;
  wire p_reg_reg_i_135_n_2;
  wire p_reg_reg_i_136_n_2;
  wire p_reg_reg_i_137_n_2;
  wire p_reg_reg_i_138_n_2;
  wire p_reg_reg_i_139_n_2;
  wire p_reg_reg_i_140_n_2;
  wire p_reg_reg_i_141_n_2;
  wire p_reg_reg_i_142_n_2;
  wire p_reg_reg_i_142_n_3;
  wire p_reg_reg_i_142_n_4;
  wire p_reg_reg_i_142_n_5;
  wire p_reg_reg_i_142_n_6;
  wire p_reg_reg_i_142_n_7;
  wire p_reg_reg_i_142_n_8;
  wire p_reg_reg_i_142_n_9;
  wire p_reg_reg_i_143_n_2;
  wire p_reg_reg_i_143_n_3;
  wire p_reg_reg_i_143_n_4;
  wire p_reg_reg_i_143_n_5;
  wire p_reg_reg_i_143_n_6;
  wire p_reg_reg_i_143_n_7;
  wire p_reg_reg_i_143_n_8;
  wire p_reg_reg_i_143_n_9;
  wire p_reg_reg_i_144_n_4;
  wire p_reg_reg_i_144_n_5;
  wire p_reg_reg_i_144_n_6;
  wire p_reg_reg_i_144_n_7;
  wire p_reg_reg_i_144_n_8;
  wire p_reg_reg_i_144_n_9;
  wire p_reg_reg_i_154_n_2;
  wire p_reg_reg_i_155_n_2;
  wire p_reg_reg_i_156_n_2;
  wire p_reg_reg_i_157_n_2;
  wire p_reg_reg_i_158_n_2;
  wire p_reg_reg_i_159_n_2;
  wire p_reg_reg_i_160_n_2;
  wire p_reg_reg_i_161_n_2;
  wire p_reg_reg_i_162_n_2;
  wire p_reg_reg_i_163_n_2;
  wire p_reg_reg_i_164_n_2;
  wire p_reg_reg_i_165_n_2;
  wire p_reg_reg_i_166_n_2;
  wire p_reg_reg_i_167_n_2;
  wire p_reg_reg_i_168_n_2;
  wire p_reg_reg_i_169_n_2;
  wire p_reg_reg_i_170_n_2;
  wire p_reg_reg_i_171_n_2;
  wire p_reg_reg_i_172_n_2;
  wire p_reg_reg_i_173_n_2;
  wire p_reg_reg_i_174_n_2;
  wire p_reg_reg_i_175_n_2;
  wire p_reg_reg_i_176_n_2;
  wire p_reg_reg_i_177_n_2;
  wire p_reg_reg_i_177_n_3;
  wire p_reg_reg_i_177_n_4;
  wire p_reg_reg_i_177_n_5;
  wire p_reg_reg_i_177_n_6;
  wire p_reg_reg_i_177_n_7;
  wire p_reg_reg_i_177_n_8;
  wire p_reg_reg_i_177_n_9;
  wire p_reg_reg_i_178_n_2;
  wire p_reg_reg_i_179_n_2;
  wire p_reg_reg_i_180_n_2;
  wire p_reg_reg_i_181_n_2;
  wire p_reg_reg_i_182_n_2;
  wire p_reg_reg_i_183_n_2;
  wire p_reg_reg_i_184_n_2;
  wire p_reg_reg_i_185_n_2;
  wire p_reg_reg_i_186_n_2;
  wire p_reg_reg_i_187_n_2;
  wire p_reg_reg_i_188_n_2;
  wire p_reg_reg_i_189_n_2;
  wire p_reg_reg_i_190_n_2;
  wire p_reg_reg_i_191_n_2;
  wire p_reg_reg_i_192_n_2;
  wire p_reg_reg_i_193_n_2;
  wire p_reg_reg_i_194_n_2;
  wire p_reg_reg_i_196_n_2;
  wire p_reg_reg_i_197_n_2;
  wire p_reg_reg_i_198_n_2;
  wire p_reg_reg_i_199_n_2;
  wire p_reg_reg_i_200_n_2;
  wire p_reg_reg_i_201_n_2;
  wire p_reg_reg_i_202_n_2;
  wire p_reg_reg_i_203_n_2;
  wire p_reg_reg_i_26__0_n_2;
  wire p_reg_reg_i_26__0_n_3;
  wire p_reg_reg_i_26__0_n_4;
  wire p_reg_reg_i_26__0_n_5;
  wire p_reg_reg_i_26__0_n_6;
  wire p_reg_reg_i_26__0_n_7;
  wire p_reg_reg_i_26__0_n_8;
  wire p_reg_reg_i_26__0_n_9;
  wire p_reg_reg_i_28_n_4;
  wire p_reg_reg_i_28_n_5;
  wire p_reg_reg_i_28_n_6;
  wire p_reg_reg_i_28_n_7;
  wire p_reg_reg_i_28_n_8;
  wire p_reg_reg_i_28_n_9;
  wire p_reg_reg_i_31_n_2;
  wire p_reg_reg_i_31_n_3;
  wire p_reg_reg_i_31_n_4;
  wire p_reg_reg_i_31_n_5;
  wire p_reg_reg_i_31_n_6;
  wire p_reg_reg_i_31_n_7;
  wire p_reg_reg_i_31_n_8;
  wire p_reg_reg_i_31_n_9;
  wire p_reg_reg_i_39__0_n_3;
  wire p_reg_reg_i_39__0_n_4;
  wire p_reg_reg_i_39__0_n_5;
  wire p_reg_reg_i_39__0_n_6;
  wire p_reg_reg_i_39__0_n_7;
  wire p_reg_reg_i_39__0_n_8;
  wire p_reg_reg_i_39__0_n_9;
  wire p_reg_reg_i_42__0_n_2;
  wire p_reg_reg_i_43_n_2;
  wire p_reg_reg_i_44__0_n_2;
  wire p_reg_reg_i_45__0_n_2;
  wire p_reg_reg_i_46__0_n_2;
  wire p_reg_reg_i_47__0_n_2;
  wire p_reg_reg_i_48__0_n_2;
  wire p_reg_reg_i_49__0_n_2;
  wire p_reg_reg_i_50__0_n_2;
  wire p_reg_reg_i_50_n_9;
  wire p_reg_reg_i_51__0_n_2;
  wire p_reg_reg_i_51_n_2;
  wire p_reg_reg_i_51_n_3;
  wire p_reg_reg_i_51_n_4;
  wire p_reg_reg_i_51_n_5;
  wire p_reg_reg_i_51_n_6;
  wire p_reg_reg_i_51_n_7;
  wire p_reg_reg_i_51_n_8;
  wire p_reg_reg_i_51_n_9;
  wire p_reg_reg_i_52__0_n_2;
  wire p_reg_reg_i_53__0_n_2;
  wire p_reg_reg_i_54__0_n_2;
  wire p_reg_reg_i_55__0_n_2;
  wire p_reg_reg_i_56__0_n_2;
  wire p_reg_reg_i_56_n_2;
  wire p_reg_reg_i_56_n_3;
  wire p_reg_reg_i_56_n_4;
  wire p_reg_reg_i_56_n_5;
  wire p_reg_reg_i_56_n_6;
  wire p_reg_reg_i_56_n_7;
  wire p_reg_reg_i_56_n_8;
  wire p_reg_reg_i_56_n_9;
  wire p_reg_reg_i_57__0_n_2;
  wire p_reg_reg_i_57__0_n_3;
  wire p_reg_reg_i_57__0_n_4;
  wire p_reg_reg_i_57__0_n_5;
  wire p_reg_reg_i_57__0_n_6;
  wire p_reg_reg_i_57__0_n_7;
  wire p_reg_reg_i_57__0_n_8;
  wire p_reg_reg_i_57__0_n_9;
  wire p_reg_reg_i_58__0_n_2;
  wire p_reg_reg_i_59__0_n_2;
  wire p_reg_reg_i_59_n_4;
  wire p_reg_reg_i_59_n_5;
  wire p_reg_reg_i_59_n_6;
  wire p_reg_reg_i_59_n_7;
  wire p_reg_reg_i_59_n_8;
  wire p_reg_reg_i_59_n_9;
  wire p_reg_reg_i_60__0_n_2;
  wire p_reg_reg_i_61__0_n_2;
  wire p_reg_reg_i_62__0_n_2;
  wire p_reg_reg_i_63__0_n_2;
  wire p_reg_reg_i_64__0_n_2;
  wire p_reg_reg_i_65__0_n_2;
  wire p_reg_reg_i_67__0_n_2;
  wire p_reg_reg_i_68__0_n_2;
  wire p_reg_reg_i_68_n_2;
  wire p_reg_reg_i_69__0_n_2;
  wire p_reg_reg_i_69_n_2;
  wire p_reg_reg_i_70__0_n_2;
  wire p_reg_reg_i_70_n_2;
  wire p_reg_reg_i_71__0_n_2;
  wire p_reg_reg_i_71_n_2;
  wire p_reg_reg_i_72__0_n_2;
  wire p_reg_reg_i_72_n_2;
  wire p_reg_reg_i_73__0_n_2;
  wire p_reg_reg_i_73_n_2;
  wire p_reg_reg_i_74__0_n_2;
  wire p_reg_reg_i_74_n_2;
  wire p_reg_reg_i_75_n_2;
  wire p_reg_reg_i_83_n_2;
  wire p_reg_reg_i_83_n_3;
  wire p_reg_reg_i_83_n_4;
  wire p_reg_reg_i_83_n_5;
  wire p_reg_reg_i_83_n_6;
  wire p_reg_reg_i_83_n_7;
  wire p_reg_reg_i_83_n_8;
  wire p_reg_reg_i_83_n_9;
  wire p_reg_reg_i_86_n_2;
  wire p_reg_reg_i_86_n_3;
  wire p_reg_reg_i_86_n_4;
  wire p_reg_reg_i_86_n_5;
  wire p_reg_reg_i_86_n_6;
  wire p_reg_reg_i_86_n_7;
  wire p_reg_reg_i_86_n_8;
  wire p_reg_reg_i_86_n_9;
  wire p_reg_reg_i_87_n_2;
  wire p_reg_reg_i_88_n_2;
  wire p_reg_reg_i_89_n_2;
  wire p_reg_reg_i_90_n_2;
  wire p_reg_reg_i_91_n_2;
  wire p_reg_reg_i_92_n_2;
  wire p_reg_reg_i_93_n_2;
  wire p_reg_reg_i_94_n_2;
  wire p_reg_reg_i_96_n_2;
  wire p_reg_reg_i_97_n_2;
  wire p_reg_reg_i_98_n_2;
  wire p_reg_reg_i_99_n_2;
  wire \phi_ln695_fu_176[17]_i_2_n_2 ;
  wire \phi_ln695_fu_176[17]_i_3_n_2 ;
  wire \phi_ln695_fu_176[17]_i_4_n_2 ;
  wire \phi_ln695_fu_176[17]_i_5_n_2 ;
  wire \phi_ln695_fu_176[17]_i_6_n_2 ;
  wire \phi_ln695_fu_176[17]_i_7_n_2 ;
  wire \phi_ln695_fu_176[17]_i_8_n_2 ;
  wire \phi_ln695_fu_176[17]_i_9_n_2 ;
  wire \phi_ln695_fu_176[1]_i_2_n_2 ;
  wire \phi_ln695_fu_176[1]_i_3_n_2 ;
  wire \phi_ln695_fu_176[1]_i_4_n_2 ;
  wire \phi_ln695_fu_176[1]_i_5_n_2 ;
  wire \phi_ln695_fu_176[1]_i_6_n_2 ;
  wire \phi_ln695_fu_176[1]_i_7_n_2 ;
  wire \phi_ln695_fu_176[1]_i_8_n_2 ;
  wire \phi_ln695_fu_176[1]_i_9_n_2 ;
  wire \phi_ln695_fu_176[25]_i_2_n_2 ;
  wire \phi_ln695_fu_176[25]_i_3_n_2 ;
  wire \phi_ln695_fu_176[25]_i_4_n_2 ;
  wire \phi_ln695_fu_176[25]_i_5_n_2 ;
  wire \phi_ln695_fu_176[25]_i_6_n_2 ;
  wire \phi_ln695_fu_176[25]_i_7_n_2 ;
  wire \phi_ln695_fu_176[25]_i_8_n_2 ;
  wire \phi_ln695_fu_176[9]_i_2_n_2 ;
  wire \phi_ln695_fu_176[9]_i_3_n_2 ;
  wire \phi_ln695_fu_176[9]_i_4_n_2 ;
  wire \phi_ln695_fu_176[9]_i_5_n_2 ;
  wire \phi_ln695_fu_176[9]_i_6_n_2 ;
  wire \phi_ln695_fu_176[9]_i_7_n_2 ;
  wire \phi_ln695_fu_176[9]_i_8_n_2 ;
  wire \phi_ln695_fu_176[9]_i_9_n_2 ;
  wire [31:1]phi_ln695_fu_176_reg;
  wire [0:0]\phi_ln695_fu_176_reg[13]_0 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_10 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_11 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_12 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_13 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_14 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_15 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_16 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_17 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_2 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_3 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_4 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_5 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_6 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_7 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_8 ;
  wire \phi_ln695_fu_176_reg[17]_i_1_n_9 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_10 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_11 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_12 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_13 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_14 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_15 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_16 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_17 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_2 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_3 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_4 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_5 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_6 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_7 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_8 ;
  wire \phi_ln695_fu_176_reg[1]_i_1_n_9 ;
  wire [7:0]\phi_ln695_fu_176_reg[24]_0 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_11 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_12 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_13 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_14 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_15 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_16 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_17 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_4 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_5 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_6 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_7 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_8 ;
  wire \phi_ln695_fu_176_reg[25]_i_1_n_9 ;
  wire [7:0]\phi_ln695_fu_176_reg[31]_0 ;
  wire [6:0]\phi_ln695_fu_176_reg[31]_1 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_10 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_11 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_12 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_13 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_14 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_15 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_16 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_17 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_2 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_3 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_4 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_5 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_6 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_7 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_8 ;
  wire \phi_ln695_fu_176_reg[9]_i_1_n_9 ;
  wire pop;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_ready;
  wire resize_2_9_1080_1920_320_320_1_2_U0_ap_start;
  wire row_index666_load_016323374_reg_310;
  wire \row_index666_load_016323374_reg_310[10]_i_3_n_2 ;
  wire \row_index666_load_016323374_reg_310[7]_i_2_n_2 ;
  wire [10:0]row_index666_load_016323374_reg_310_reg;
  wire [15:0]sel0;
  wire [15:1]select_ln166_fu_864_p3;
  wire [10:7]select_ln675_fu_551_p3;
  wire [10:0]select_ln675_reg_2411;
  wire [10:0]select_ln675_reg_2411_pp1_iter1_reg;
  wire [10:0]select_ln675_reg_2411_pp1_iter2_reg;
  wire [10:0]select_ln675_reg_2411_pp1_iter3_reg;
  wire [15:0]select_ln878_10_fu_2016_p3;
  wire [15:0]select_ln878_11_fu_2024_p3;
  wire [15:0]select_ln878_1_fu_1642_p3;
  wire [15:0]select_ln878_2_fu_1724_p3;
  wire [15:0]select_ln878_3_fu_1732_p3;
  wire [15:0]select_ln878_4_fu_1800_p3;
  wire [15:0]select_ln878_5_fu_1808_p3;
  wire [15:0]select_ln878_6_fu_1872_p3;
  wire [15:0]select_ln878_7_fu_1880_p3;
  wire [15:0]select_ln878_8_fu_1944_p3;
  wire [15:0]select_ln878_9_fu_1952_p3;
  wire [15:0]select_ln878_fu_1634_p3;
  wire [15:0]select_ln89_reg_2457;
  wire \select_ln89_reg_2457[15]_i_10_n_2 ;
  wire \select_ln89_reg_2457[15]_i_11_n_2 ;
  wire \select_ln89_reg_2457[15]_i_3_n_2 ;
  wire \select_ln89_reg_2457[15]_i_4_n_2 ;
  wire \select_ln89_reg_2457[15]_i_5_n_2 ;
  wire \select_ln89_reg_2457[15]_i_6_n_2 ;
  wire \select_ln89_reg_2457[15]_i_7_n_2 ;
  wire \select_ln89_reg_2457[15]_i_8_n_2 ;
  wire \select_ln89_reg_2457[15]_i_9_n_2 ;
  wire \select_ln89_reg_2457[7]_i_10_n_2 ;
  wire \select_ln89_reg_2457[7]_i_11_n_2 ;
  wire \select_ln89_reg_2457[7]_i_12_n_2 ;
  wire \select_ln89_reg_2457[7]_i_13_n_2 ;
  wire \select_ln89_reg_2457[7]_i_14_n_2 ;
  wire \select_ln89_reg_2457[7]_i_15_n_2 ;
  wire \select_ln89_reg_2457[7]_i_16_n_2 ;
  wire \select_ln89_reg_2457[7]_i_17_n_2 ;
  wire \select_ln89_reg_2457[7]_i_18_n_2 ;
  wire \select_ln89_reg_2457[7]_i_19_n_2 ;
  wire \select_ln89_reg_2457[7]_i_3_n_2 ;
  wire \select_ln89_reg_2457[7]_i_4_n_2 ;
  wire \select_ln89_reg_2457[7]_i_5_n_2 ;
  wire \select_ln89_reg_2457[7]_i_6_n_2 ;
  wire \select_ln89_reg_2457[7]_i_7_n_2 ;
  wire \select_ln89_reg_2457[7]_i_8_n_2 ;
  wire \select_ln89_reg_2457[7]_i_9_n_2 ;
  wire [15:0]select_ln89_reg_2457_pp1_iter2_reg;
  wire [15:0]select_ln89_reg_2457_pp1_iter3_reg;
  wire \select_ln89_reg_2457_reg[15]_i_2_n_3 ;
  wire \select_ln89_reg_2457_reg[15]_i_2_n_4 ;
  wire \select_ln89_reg_2457_reg[15]_i_2_n_5 ;
  wire \select_ln89_reg_2457_reg[15]_i_2_n_6 ;
  wire \select_ln89_reg_2457_reg[15]_i_2_n_7 ;
  wire \select_ln89_reg_2457_reg[15]_i_2_n_8 ;
  wire \select_ln89_reg_2457_reg[15]_i_2_n_9 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_2 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_3 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_4 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_5 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_6 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_7 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_8 ;
  wire \select_ln89_reg_2457_reg[7]_i_1_n_9 ;
  wire [31:16]shl_ln_fu_822_p3;
  wire [31:1]sub_ln216_2_fu_830_p2;
  wire t_V_reg_277;
  wire \t_V_reg_277[8]_i_4_n_2 ;
  wire [8:0]t_V_reg_277_reg;
  wire trunc_ln211_2_reg_27270;
  wire [23:0]\trunc_ln211_2_reg_2727_reg[7]_0 ;
  wire xor_ln894_reg_2511;
  wire \xor_ln894_reg_2511[0]_i_10_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_11_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_12_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_13_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_14_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_15_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_16_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_17_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_18_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_3_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_4_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_5_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_6_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_7_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_8_n_2 ;
  wire \xor_ln894_reg_2511[0]_i_9_n_2 ;
  wire xor_ln894_reg_2511_pp1_iter5_reg;
  wire \xor_ln894_reg_2511_reg[0]_i_2_n_3 ;
  wire \xor_ln894_reg_2511_reg[0]_i_2_n_4 ;
  wire \xor_ln894_reg_2511_reg[0]_i_2_n_5 ;
  wire \xor_ln894_reg_2511_reg[0]_i_2_n_6 ;
  wire \xor_ln894_reg_2511_reg[0]_i_2_n_7 ;
  wire \xor_ln894_reg_2511_reg[0]_i_2_n_8 ;
  wire \xor_ln894_reg_2511_reg[0]_i_2_n_9 ;
  wire [14:0]zext_ln211_15_fu_1461_p1;
  wire [14:0]zext_ln211_16_fu_1474_p1;
  wire [13:0]zext_ln211_17_fu_1514_p1;
  wire [13:0]zext_ln211_18_fu_1527_p1;
  wire [13:0]zext_ln211_19_fu_1540_p1;
  wire [14:0]zext_ln211_4_fu_1448_p1;
  wire [7:6]\NLW_Xindex_output_next_fu_172_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_Xindex_output_next_fu_172_reg[25]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_Yaxis_overlap_en_reg_2627_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln809_reg_2613_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln809_reg_2613_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln809_reg_2613_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:4]\NLW_indvar_flatten_reg_288_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_288_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_out_col_index_fu_180_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_p_Val2_10_reg_344_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_10_reg_344_reg[25]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_5_reg_366_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_p_Val2_8_reg_2617_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_p_reg_reg_i_128_O_UNCONNECTED;
  wire [6:0]NLW_p_reg_reg_i_143_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_144_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_144_O_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_177_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_28_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_28_O_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_39__0_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_50_CO_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_50_O_UNCONNECTED;
  wire [7:6]NLW_p_reg_reg_i_59_CO_UNCONNECTED;
  wire [7:7]NLW_p_reg_reg_i_59_O_UNCONNECTED;
  wire [6:0]NLW_p_reg_reg_i_86_O_UNCONNECTED;
  wire [7:6]\NLW_phi_ln695_fu_176_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_phi_ln695_fu_176_reg[25]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_select_ln89_reg_2457_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_xor_ln894_reg_2511_reg[0]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .O(DDR_wr_en_tmp_reg_25280));
  LUT6 #(
    .INIT(64'hFFFFFFFF04F7FB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_10 
       (.I0(p_Val2_8_reg_2617_reg[22]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[22]),
        .I4(p_Result_s_34_fu_1076_p4[6]),
        .I5(\DDR_wr_en_tmp_reg_2528[0]_i_25_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_11 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_26_n_2 ),
        .I1(p_Result_s_34_fu_1076_p4[11]),
        .I2(p_Result_s_34_fu_1076_p4[2]),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_27_n_2 ),
        .I4(mul_mul_17ns_16ns_32_4_1_U35_n_25),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h4F444FFFF4FFF444)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_12 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_28_n_2 ),
        .I1(\row_index666_load_016323374_reg_310[7]_i_2_n_2 ),
        .I2(p_Val2_8_reg_2617_reg[28]),
        .I3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I4(p_Val2_9_reg_321[28]),
        .I5(p_Result_s_34_fu_1076_p4[12]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_12_n_2 ));
  LUT5 #(
    .INIT(32'hF6FFFFF6)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_13 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_29_n_2 ),
        .I1(p_Result_s_34_fu_1076_p4[4]),
        .I2(\DDR_wr_en_tmp_reg_2528[0]_i_30_n_2 ),
        .I3(p_Result_s_34_fu_1076_p4[1]),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_31_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04F7FB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_14 
       (.I0(p_Val2_8_reg_2617_reg[29]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[29]),
        .I4(p_Result_s_34_fu_1076_p4[13]),
        .I5(\DDR_wr_en_tmp_reg_2528[0]_i_32_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h5555555555515555)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_15 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_33_n_2 ),
        .I1(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29),
        .I2(\DDR_wr_en_tmp_reg_2528[0]_i_34_n_2 ),
        .I3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_35_n_2 ),
        .I5(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_17 
       (.I0(p_Val2_8_reg_2617_reg[8]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[8]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_18 
       (.I0(\Yaxis_overlap_en_reg_2627[0]_i_12_n_2 ),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_19_n_2 ),
        .I2(\DDR_wr_en_tmp_reg_2528[0]_i_34_n_2 ),
        .I3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_36_n_2 ),
        .I5(\DDR_wr_en_tmp_reg_2528[0]_i_37_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_19 
       (.I0(p_Val2_8_reg_2617_reg[11]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[11]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'h2222222220202022)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_2 
       (.I0(\out_buffer_wr_en_reg_2522[0]_i_1_n_2 ),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_3_n_2 ),
        .I2(\DDR_wr_en_tmp_reg_2528[0]_i_4_n_2 ),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_5_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_6_n_2 ),
        .I5(\DDR_wr_en_tmp_reg_2528[0]_i_7_n_2 ),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_20 
       (.I0(row_index666_load_016323374_reg_310_reg[6]),
        .I1(\row_index666_load_016323374_reg_310[7]_i_2_n_2 ),
        .I2(row_index666_load_016323374_reg_310_reg[3]),
        .I3(row_index666_load_016323374_reg_310_reg[4]),
        .I4(row_index666_load_016323374_reg_310_reg[5]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_20_n_2 ));
  LUT5 #(
    .INIT(32'hF77F7F7F)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_21 
       (.I0(row_index666_load_016323374_reg_310_reg[5]),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_38_n_2 ),
        .I2(row_index666_load_016323374_reg_310_reg[4]),
        .I3(\row_index666_load_016323374_reg_310[7]_i_2_n_2 ),
        .I4(row_index666_load_016323374_reg_310_reg[3]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_21_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_22 
       (.I0(p_Val2_8_reg_2617_reg[25]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[25]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_23 
       (.I0(p_Val2_8_reg_2617_reg[26]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[26]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_23_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_24 
       (.I0(p_Val2_8_reg_2617_reg[21]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[21]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_25 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_26_n_2 ),
        .I1(p_Result_s_34_fu_1076_p4[11]),
        .I2(p_Result_s_34_fu_1076_p4[7]),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_39_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_40_n_2 ),
        .I5(p_Result_s_34_fu_1076_p4[8]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_25_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_26 
       (.I0(p_Val2_8_reg_2617_reg[27]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[27]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_26_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_27 
       (.I0(p_Val2_8_reg_2617_reg[18]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[18]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_27_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_28 
       (.I0(row_index666_load_016323374_reg_310_reg[7]),
        .I1(row_index666_load_016323374_reg_310_reg[6]),
        .I2(row_index666_load_016323374_reg_310_reg[5]),
        .I3(icmp_ln692_reg_2405_pp1_iter3_reg),
        .I4(row_index666_load_016323374_reg_310_reg[4]),
        .I5(\DDR_wr_en_tmp_reg_2528[0]_i_41_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_28_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_29 
       (.I0(p_Val2_8_reg_2617_reg[20]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[20]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_29_n_2 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_3 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[6] ),
        .I1(\p_Val2_10_reg_344_reg_n_2_[11] ),
        .I2(\p_Val2_10_reg_344_reg_n_2_[8] ),
        .I3(\p_Val2_10_reg_344_reg_n_2_[12] ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_8_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_30 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_27_n_2 ),
        .I1(p_Result_s_34_fu_1076_p4[2]),
        .I2(\DDR_wr_en_tmp_reg_2528[0]_i_42_n_2 ),
        .I3(p_Result_s_34_fu_1076_p4[3]),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_39_n_2 ),
        .I5(p_Result_s_34_fu_1076_p4[7]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_30_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_31 
       (.I0(p_Val2_8_reg_2617_reg[17]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[17]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_31_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_32 
       (.I0(p_Result_s_34_fu_1076_p4[15]),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_43_n_2 ),
        .I2(p_Result_s_34_fu_1076_p4[0]),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_44_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_45_n_2 ),
        .I5(p_Result_s_34_fu_1076_p4[14]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_32_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_33 
       (.I0(p_Val2_8_reg_2617_reg[6]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[6]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_33_n_2 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_34 
       (.I0(p_Val2_8_reg_2617_reg[5]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[5]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_34_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_35 
       (.I0(p_Val2_8_reg_2617_reg[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[2]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_35_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_36 
       (.I0(p_Val2_8_reg_2617_reg[1]),
        .I1(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I2(p_Val2_9_reg_321[1]),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_46_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_33_n_2 ),
        .I5(mul_mul_17ns_16ns_32_4_1_U35_n_32),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_36_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEEE)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_37 
       (.I0(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_17_n_2 ),
        .I2(p_Val2_8_reg_2617_reg[2]),
        .I3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I4(p_Val2_9_reg_321[2]),
        .I5(mul_mul_17ns_16ns_32_4_1_U35_n_31),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_37_n_2 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_38 
       (.I0(row_index666_load_016323374_reg_310_reg[3]),
        .I1(icmp_ln692_reg_2405_pp1_iter3_reg),
        .I2(row_index666_load_016323374_reg_310_reg[6]),
        .I3(row_index666_load_016323374_reg_310_reg[2]),
        .I4(row_index666_load_016323374_reg_310_reg[0]),
        .I5(row_index666_load_016323374_reg_310_reg[1]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_38_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_39 
       (.I0(p_Val2_8_reg_2617_reg[23]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[23]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_39_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_4 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_9_n_2 ),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_10_n_2 ),
        .I2(\DDR_wr_en_tmp_reg_2528[0]_i_11_n_2 ),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_12_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_13_n_2 ),
        .I5(\DDR_wr_en_tmp_reg_2528[0]_i_14_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_40 
       (.I0(p_Val2_8_reg_2617_reg[24]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[24]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_40_n_2 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_41 
       (.I0(row_index666_load_016323374_reg_310_reg[10]),
        .I1(row_index666_load_016323374_reg_310_reg[9]),
        .I2(row_index666_load_016323374_reg_310_reg[8]),
        .I3(row_index666_load_016323374_reg_310_reg[3]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_41_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_42 
       (.I0(p_Val2_8_reg_2617_reg[19]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[19]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_42_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_43 
       (.I0(p_Val2_8_reg_2617_reg[31]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[31]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_43_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_44 
       (.I0(p_Val2_8_reg_2617_reg[16]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[16]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_44_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_45 
       (.I0(p_Val2_8_reg_2617_reg[30]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[30]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_45_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_46 
       (.I0(p_Val2_8_reg_2617_reg[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[0]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_46_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BFFFFFFF)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_5 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_15_n_2 ),
        .I1(\Yaxis_overlap_en_reg_2627[0]_i_12_n_2 ),
        .I2(mul_mul_17ns_16ns_32_4_1_U35_n_32),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_17_n_2 ),
        .I4(mul_mul_17ns_16ns_32_4_1_U35_n_31),
        .I5(\DDR_wr_en_tmp_reg_2528[0]_i_18_n_2 ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_6 
       (.I0(mul_mul_17ns_16ns_32_4_1_U35_n_26),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_19_n_2 ),
        .I2(mul_mul_17ns_16ns_32_4_1_U35_n_30),
        .I3(mul_mul_17ns_16ns_32_4_1_U35_n_29),
        .I4(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000400000000002)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_7 
       (.I0(row_index666_load_016323374_reg_310_reg[10]),
        .I1(row_index666_load_016323374_reg_310_reg[8]),
        .I2(row_index666_load_016323374_reg_310_reg[7]),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_20_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_21_n_2 ),
        .I5(row_index666_load_016323374_reg_310_reg[9]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_8 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[14] ),
        .I1(\p_Val2_10_reg_344_reg_n_2_[7] ),
        .I2(\p_Val2_10_reg_344_reg_n_2_[9] ),
        .I3(\p_Val2_10_reg_344_reg_n_2_[15] ),
        .I4(\p_Val2_10_reg_344_reg_n_2_[10] ),
        .I5(\p_Val2_10_reg_344_reg_n_2_[13] ),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \DDR_wr_en_tmp_reg_2528[0]_i_9 
       (.I0(p_Result_s_34_fu_1076_p4[9]),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_22_n_2 ),
        .I2(p_Result_s_34_fu_1076_p4[10]),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_23_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_24_n_2 ),
        .I5(p_Result_s_34_fu_1076_p4[5]),
        .O(\DDR_wr_en_tmp_reg_2528[0]_i_9_n_2 ));
  FDRE \DDR_wr_en_tmp_reg_2528_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(DDR_wr_en_tmp_reg_2528),
        .Q(DDR_wr_en_tmp_reg_2528_pp1_iter5_reg),
        .R(1'b0));
  FDRE \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(DDR_wr_en_tmp_reg_2528_pp1_iter5_reg),
        .Q(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .R(1'b0));
  FDRE \DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .Q(DDR_wr_en_tmp_reg_2528_pp1_iter7_reg),
        .R(1'b0));
  FDRE \DDR_wr_en_tmp_reg_2528_reg[0] 
       (.C(ap_clk),
        .CE(DDR_wr_en_tmp_reg_25280),
        .D(p_13_in),
        .Q(DDR_wr_en_tmp_reg_2528),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \DDR_write_data_V_0_0_1_fu_188[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .O(ce01));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[0]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[1]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[2]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[3]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[4]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[5]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[6]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \DDR_write_data_V_0_0_1_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(p_0_in[7]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[8]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[9]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[10]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[11]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [11]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[12]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[13]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[14]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \DDR_write_data_V_1_0_1_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(ce01),
        .D(add_ln216_4_fu_2113_p2[15]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [15]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(img_dst2_data_full_n),
        .I1(dout_valid_reg_0[1]),
        .I2(icmp_ln809_reg_2613_pp1_iter7_reg),
        .I3(ap_enable_reg_pp1_iter8_reg_n_2),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter7_reg),
        .I5(ap_block_pp1_stage0_subdone),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_2 
       (.I0(Xindex_output_next_fu_172_reg[24]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_3 
       (.I0(Xindex_output_next_fu_172_reg[23]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_4 
       (.I0(Xindex_output_next_fu_172_reg[22]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_5 
       (.I0(Xindex_output_next_fu_172_reg[21]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_6 
       (.I0(Xindex_output_next_fu_172_reg[20]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_7 
       (.I0(Xindex_output_next_fu_172_reg[19]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_8 
       (.I0(Xindex_output_next_fu_172_reg[18]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[17]_i_9 
       (.I0(Xindex_output_next_fu_172_reg[17]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[17]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h20)) 
    \Xindex_output_next_fu_172[1]_i_1 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\icmp_ln686_reg_2396_reg_n_2_[0] ),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read));
  LUT2 #(
    .INIT(4'hB)) 
    \Xindex_output_next_fu_172[1]_i_10 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[1]),
        .O(\Xindex_output_next_fu_172[1]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Xindex_output_next_fu_172[1]_i_3 
       (.I0(Xindex_output_next_fu_172_reg[8]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[1]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Xindex_output_next_fu_172[1]_i_4 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[7]),
        .O(\Xindex_output_next_fu_172[1]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Xindex_output_next_fu_172[1]_i_5 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[6]),
        .O(\Xindex_output_next_fu_172[1]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Xindex_output_next_fu_172[1]_i_6 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[5]),
        .O(\Xindex_output_next_fu_172[1]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Xindex_output_next_fu_172[1]_i_7 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[4]),
        .O(\Xindex_output_next_fu_172[1]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Xindex_output_next_fu_172[1]_i_8 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[3]),
        .O(\Xindex_output_next_fu_172[1]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Xindex_output_next_fu_172[1]_i_9 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[2]),
        .O(\Xindex_output_next_fu_172[1]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[25]_i_2 
       (.I0(Xindex_output_next_fu_172_reg[31]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[25]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[25]_i_3 
       (.I0(Xindex_output_next_fu_172_reg[30]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[25]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[25]_i_4 
       (.I0(Xindex_output_next_fu_172_reg[29]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[25]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[25]_i_5 
       (.I0(Xindex_output_next_fu_172_reg[28]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[25]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[25]_i_6 
       (.I0(Xindex_output_next_fu_172_reg[27]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[25]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[25]_i_7 
       (.I0(Xindex_output_next_fu_172_reg[26]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[25]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[25]_i_8 
       (.I0(Xindex_output_next_fu_172_reg[25]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[25]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[9]_i_2 
       (.I0(Xindex_output_next_fu_172_reg[16]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[9]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Xindex_output_next_fu_172[9]_i_3 
       (.I0(Xindex_output_next_fu_172_reg[15]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Xindex_output_next_fu_172[9]_i_4 
       (.I0(Xindex_output_next_fu_172_reg[14]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Xindex_output_next_fu_172[9]_i_5 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[13]),
        .O(\Xindex_output_next_fu_172[9]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Xindex_output_next_fu_172[9]_i_6 
       (.I0(Xindex_output_next_fu_172_reg[12]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[9]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Xindex_output_next_fu_172[9]_i_7 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[11]),
        .O(\Xindex_output_next_fu_172[9]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \Xindex_output_next_fu_172[9]_i_8 
       (.I0(Xindex_output_next_fu_172_reg[10]),
        .I1(cmp117_fu_571_p2),
        .O(\Xindex_output_next_fu_172[9]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Xindex_output_next_fu_172[9]_i_9 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[9]),
        .O(\Xindex_output_next_fu_172[9]_i_9_n_2 ));
  FDRE \Xindex_output_next_fu_172_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_16 ),
        .Q(Xindex_output_next_fu_172_reg[10]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[11] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_15 ),
        .Q(Xindex_output_next_fu_172_reg[11]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[12] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_14 ),
        .Q(Xindex_output_next_fu_172_reg[12]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[13] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_13 ),
        .Q(Xindex_output_next_fu_172_reg[13]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[14] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_12 ),
        .Q(Xindex_output_next_fu_172_reg[14]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[15] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_11 ),
        .Q(Xindex_output_next_fu_172_reg[15]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[16] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_10 ),
        .Q(Xindex_output_next_fu_172_reg[16]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[17] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_17 ),
        .Q(Xindex_output_next_fu_172_reg[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \Xindex_output_next_fu_172_reg[17]_i_1 
       (.CI(\Xindex_output_next_fu_172_reg[9]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\Xindex_output_next_fu_172_reg[17]_i_1_n_2 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_3 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_4 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_5 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_6 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_7 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_8 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Xindex_output_next_fu_172_reg[17]_i_1_n_10 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_11 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_12 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_13 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_14 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_15 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_16 ,\Xindex_output_next_fu_172_reg[17]_i_1_n_17 }),
        .S({\Xindex_output_next_fu_172[17]_i_2_n_2 ,\Xindex_output_next_fu_172[17]_i_3_n_2 ,\Xindex_output_next_fu_172[17]_i_4_n_2 ,\Xindex_output_next_fu_172[17]_i_5_n_2 ,\Xindex_output_next_fu_172[17]_i_6_n_2 ,\Xindex_output_next_fu_172[17]_i_7_n_2 ,\Xindex_output_next_fu_172[17]_i_8_n_2 ,\Xindex_output_next_fu_172[17]_i_9_n_2 }));
  FDRE \Xindex_output_next_fu_172_reg[18] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_16 ),
        .Q(Xindex_output_next_fu_172_reg[18]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[19] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_15 ),
        .Q(Xindex_output_next_fu_172_reg[19]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_17 ),
        .Q(Xindex_output_next_fu_172_reg[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \Xindex_output_next_fu_172_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Xindex_output_next_fu_172_reg[1]_i_2_n_2 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_3 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_4 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_5 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_6 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_7 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_8 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_9 }),
        .DI({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .O({\Xindex_output_next_fu_172_reg[1]_i_2_n_10 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_11 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_12 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_13 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_14 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_15 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_16 ,\Xindex_output_next_fu_172_reg[1]_i_2_n_17 }),
        .S({\Xindex_output_next_fu_172[1]_i_3_n_2 ,\Xindex_output_next_fu_172[1]_i_4_n_2 ,\Xindex_output_next_fu_172[1]_i_5_n_2 ,\Xindex_output_next_fu_172[1]_i_6_n_2 ,\Xindex_output_next_fu_172[1]_i_7_n_2 ,\Xindex_output_next_fu_172[1]_i_8_n_2 ,\Xindex_output_next_fu_172[1]_i_9_n_2 ,\Xindex_output_next_fu_172[1]_i_10_n_2 }));
  FDRE \Xindex_output_next_fu_172_reg[20] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_14 ),
        .Q(Xindex_output_next_fu_172_reg[20]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[21] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_13 ),
        .Q(Xindex_output_next_fu_172_reg[21]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[22] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_12 ),
        .Q(Xindex_output_next_fu_172_reg[22]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[23] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_11 ),
        .Q(Xindex_output_next_fu_172_reg[23]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[24] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[17]_i_1_n_10 ),
        .Q(Xindex_output_next_fu_172_reg[24]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[25] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[25]_i_1_n_17 ),
        .Q(Xindex_output_next_fu_172_reg[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \Xindex_output_next_fu_172_reg[25]_i_1 
       (.CI(\Xindex_output_next_fu_172_reg[17]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Xindex_output_next_fu_172_reg[25]_i_1_CO_UNCONNECTED [7:6],\Xindex_output_next_fu_172_reg[25]_i_1_n_4 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_5 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_6 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_7 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_8 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Xindex_output_next_fu_172_reg[25]_i_1_O_UNCONNECTED [7],\Xindex_output_next_fu_172_reg[25]_i_1_n_11 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_12 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_13 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_14 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_15 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_16 ,\Xindex_output_next_fu_172_reg[25]_i_1_n_17 }),
        .S({1'b0,\Xindex_output_next_fu_172[25]_i_2_n_2 ,\Xindex_output_next_fu_172[25]_i_3_n_2 ,\Xindex_output_next_fu_172[25]_i_4_n_2 ,\Xindex_output_next_fu_172[25]_i_5_n_2 ,\Xindex_output_next_fu_172[25]_i_6_n_2 ,\Xindex_output_next_fu_172[25]_i_7_n_2 ,\Xindex_output_next_fu_172[25]_i_8_n_2 }));
  FDRE \Xindex_output_next_fu_172_reg[26] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[25]_i_1_n_16 ),
        .Q(Xindex_output_next_fu_172_reg[26]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[27] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[25]_i_1_n_15 ),
        .Q(Xindex_output_next_fu_172_reg[27]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[28] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[25]_i_1_n_14 ),
        .Q(Xindex_output_next_fu_172_reg[28]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[29] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[25]_i_1_n_13 ),
        .Q(Xindex_output_next_fu_172_reg[29]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_16 ),
        .Q(Xindex_output_next_fu_172_reg[2]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[30] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[25]_i_1_n_12 ),
        .Q(Xindex_output_next_fu_172_reg[30]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[31] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[25]_i_1_n_11 ),
        .Q(Xindex_output_next_fu_172_reg[31]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_15 ),
        .Q(Xindex_output_next_fu_172_reg[3]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_14 ),
        .Q(Xindex_output_next_fu_172_reg[4]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_13 ),
        .Q(Xindex_output_next_fu_172_reg[5]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_12 ),
        .Q(Xindex_output_next_fu_172_reg[6]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_11 ),
        .Q(Xindex_output_next_fu_172_reg[7]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[1]_i_2_n_10 ),
        .Q(Xindex_output_next_fu_172_reg[8]),
        .R(1'b0));
  FDRE \Xindex_output_next_fu_172_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\Xindex_output_next_fu_172_reg[9]_i_1_n_17 ),
        .Q(Xindex_output_next_fu_172_reg[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \Xindex_output_next_fu_172_reg[9]_i_1 
       (.CI(\Xindex_output_next_fu_172_reg[1]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\Xindex_output_next_fu_172_reg[9]_i_1_n_2 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_3 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_4 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_5 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_6 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_7 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_8 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .O({\Xindex_output_next_fu_172_reg[9]_i_1_n_10 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_11 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_12 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_13 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_14 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_15 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_16 ,\Xindex_output_next_fu_172_reg[9]_i_1_n_17 }),
        .S({\Xindex_output_next_fu_172[9]_i_2_n_2 ,\Xindex_output_next_fu_172[9]_i_3_n_2 ,\Xindex_output_next_fu_172[9]_i_4_n_2 ,\Xindex_output_next_fu_172[9]_i_5_n_2 ,\Xindex_output_next_fu_172[9]_i_6_n_2 ,\Xindex_output_next_fu_172[9]_i_7_n_2 ,\Xindex_output_next_fu_172[9]_i_8_n_2 ,\Xindex_output_next_fu_172[9]_i_9_n_2 }));
  FDRE \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Yaxis_overlap_en_2_reg_332),
        .Q(Yaxis_overlap_en_2_reg_332_pp1_iter5_reg),
        .R(1'b0));
  FDRE \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(Yaxis_overlap_en_2_reg_332_pp1_iter5_reg),
        .Q(Yaxis_overlap_en_2_reg_332_pp1_iter6_reg),
        .R(1'b0));
  FDRE \Yaxis_overlap_en_2_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(Yaxis_overlap_en_reg_2627),
        .Q(Yaxis_overlap_en_2_reg_332),
        .R(ap_CS_fsm_state3));
  LUT3 #(
    .INIT(8'h20)) 
    \Yaxis_overlap_en_reg_2627[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .I2(ap_block_pp1_stage0_subdone),
        .O(ouput_index_write_counter679_load_08652496_reg_3551));
  LUT4 #(
    .INIT(16'h4575)) 
    \Yaxis_overlap_en_reg_2627[0]_i_11 
       (.I0(p_Val2_9_reg_321[9]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[9]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Yaxis_overlap_en_reg_2627[0]_i_12 
       (.I0(p_Val2_8_reg_2617_reg[7]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[7]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hCCAACCAAC3AAC355)) 
    \Yaxis_overlap_en_reg_2627[0]_i_13 
       (.I0(p_Val2_9_reg_321[15]),
        .I1(p_Val2_8_reg_2617_reg[15]),
        .I2(p_Val2_8_reg_2617_reg[14]),
        .I3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I4(p_Val2_9_reg_321[14]),
        .I5(icmp_ln204_fu_1109_p2),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h5A5A3CC3A5A53CC3)) 
    \Yaxis_overlap_en_reg_2627[0]_i_14 
       (.I0(p_Val2_8_reg_2617_reg[14]),
        .I1(p_Val2_9_reg_321[14]),
        .I2(icmp_ln204_fu_1109_p2),
        .I3(p_Val2_9_reg_321[13]),
        .I4(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I5(p_Val2_8_reg_2617_reg[13]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \Yaxis_overlap_en_reg_2627[0]_i_15 
       (.I0(p_Val2_8_reg_2617_reg[12]),
        .I1(p_Val2_9_reg_321[12]),
        .I2(icmp_ln204_fu_1109_p2),
        .I3(p_Val2_9_reg_321[13]),
        .I4(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I5(p_Val2_8_reg_2617_reg[13]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h5A5A3CC3A5A53CC3)) 
    \Yaxis_overlap_en_reg_2627[0]_i_16 
       (.I0(p_Val2_8_reg_2617_reg[12]),
        .I1(p_Val2_9_reg_321[12]),
        .I2(icmp_ln204_fu_1109_p2),
        .I3(p_Val2_9_reg_321[11]),
        .I4(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I5(p_Val2_8_reg_2617_reg[11]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h444450AFBBBB50AF)) 
    \Yaxis_overlap_en_reg_2627[0]_i_17 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_8_reg_2617_reg[10]),
        .I2(p_Val2_9_reg_321[10]),
        .I3(p_Val2_9_reg_321[11]),
        .I4(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I5(p_Val2_8_reg_2617_reg[11]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    \Yaxis_overlap_en_reg_2627[0]_i_18 
       (.I0(p_Val2_9_reg_321[9]),
        .I1(p_Val2_8_reg_2617_reg[9]),
        .I2(p_Val2_8_reg_2617_reg[10]),
        .I3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I4(p_Val2_9_reg_321[10]),
        .I5(icmp_ln204_fu_1109_p2),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \Yaxis_overlap_en_reg_2627[0]_i_19 
       (.I0(p_Val2_9_reg_321[8]),
        .I1(p_Val2_8_reg_2617_reg[8]),
        .I2(p_Val2_9_reg_321[9]),
        .I3(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_8_reg_2617_reg[9]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_19_n_2 ));
  LUT5 #(
    .INIT(32'h00005557)) 
    \Yaxis_overlap_en_reg_2627[0]_i_2 
       (.I0(p_Val2_8_fu_1349_p3[14]),
        .I1(p_Val2_8_fu_1349_p3[12]),
        .I2(p_Val2_8_fu_1349_p3[13]),
        .I3(\Yaxis_overlap_en_reg_2627[0]_i_4_n_2 ),
        .I4(p_Val2_8_fu_1349_p3[15]),
        .O(Yaxis_overlap_en_fu_1391_p2));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \Yaxis_overlap_en_reg_2627[0]_i_20 
       (.I0(p_Val2_9_reg_321[7]),
        .I1(p_Val2_8_reg_2617_reg[7]),
        .I2(p_Val2_9_reg_321[8]),
        .I3(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_8_reg_2617_reg[8]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_20_n_2 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \Yaxis_overlap_en_reg_2627[0]_i_21 
       (.I0(p_Val2_8_fu_1349_p3[9]),
        .I1(p_Val2_8_fu_1349_p3[7]),
        .I2(p_Val2_8_fu_1349_p3[8]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_21_n_2 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \Yaxis_overlap_en_reg_2627[0]_i_22 
       (.I0(p_Val2_8_fu_1349_p3[3]),
        .I1(p_Val2_8_fu_1349_p3[4]),
        .I2(p_Val2_8_fu_1349_p3[1]),
        .I3(p_Val2_8_fu_1349_p3[2]),
        .I4(p_Val2_8_fu_1349_p3[0]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_22_n_2 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \Yaxis_overlap_en_reg_2627[0]_i_23 
       (.I0(p_Val2_9_reg_321[7]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[7]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_23_n_2 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \Yaxis_overlap_en_reg_2627[0]_i_24 
       (.I0(p_Val2_9_reg_321[6]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[6]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_24_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \Yaxis_overlap_en_reg_2627[0]_i_25 
       (.I0(p_Val2_9_reg_321[4]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[4]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_25_n_2 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \Yaxis_overlap_en_reg_2627[0]_i_26 
       (.I0(p_Val2_9_reg_321[3]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[3]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_26_n_2 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \Yaxis_overlap_en_reg_2627[0]_i_27 
       (.I0(p_Val2_9_reg_321[6]),
        .I1(p_Val2_8_reg_2617_reg[6]),
        .I2(p_Val2_9_reg_321[7]),
        .I3(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_8_reg_2617_reg[7]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_27_n_2 ));
  LUT6 #(
    .INIT(64'h0A0A0CF3F5F50CF3)) 
    \Yaxis_overlap_en_reg_2627[0]_i_28 
       (.I0(p_Val2_8_reg_2617_reg[5]),
        .I1(p_Val2_9_reg_321[5]),
        .I2(icmp_ln204_fu_1109_p2),
        .I3(p_Val2_9_reg_321[6]),
        .I4(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I5(p_Val2_8_reg_2617_reg[6]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_28_n_2 ));
  LUT6 #(
    .INIT(64'h3C553CAAC3AAC355)) 
    \Yaxis_overlap_en_reg_2627[0]_i_29 
       (.I0(p_Val2_9_reg_321[4]),
        .I1(p_Val2_8_reg_2617_reg[4]),
        .I2(p_Val2_8_reg_2617_reg[5]),
        .I3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I4(p_Val2_9_reg_321[5]),
        .I5(icmp_ln204_fu_1109_p2),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'hA5CCA5A5A533A5A5)) 
    \Yaxis_overlap_en_reg_2627[0]_i_30 
       (.I0(p_Val2_9_reg_321[3]),
        .I1(p_Val2_8_reg_2617_reg[3]),
        .I2(p_Val2_9_reg_321[4]),
        .I3(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(p_Val2_8_reg_2617_reg[4]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_30_n_2 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \Yaxis_overlap_en_reg_2627[0]_i_31 
       (.I0(p_Val2_9_reg_321[3]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[3]),
        .I4(icmp_ln204_fu_1109_p2),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_31_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Yaxis_overlap_en_reg_2627[0]_i_32 
       (.I0(p_Val2_8_reg_2617_reg[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[2]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_32_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \Yaxis_overlap_en_reg_2627[0]_i_33 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[1]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[1]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_33_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \Yaxis_overlap_en_reg_2627[0]_i_34 
       (.I0(p_Val2_8_reg_2617_reg[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[0]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_34_n_2 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8A88)) 
    \Yaxis_overlap_en_reg_2627[0]_i_4 
       (.I0(p_Val2_8_fu_1349_p3[11]),
        .I1(p_Val2_8_fu_1349_p3[10]),
        .I2(\Yaxis_overlap_en_reg_2627[0]_i_21_n_2 ),
        .I3(p_Val2_8_fu_1349_p3[6]),
        .I4(p_Val2_8_fu_1349_p3[5]),
        .I5(\Yaxis_overlap_en_reg_2627[0]_i_22_n_2 ),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \Yaxis_overlap_en_reg_2627[0]_i_6 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[14]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[14]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \Yaxis_overlap_en_reg_2627[0]_i_7 
       (.I0(p_Val2_9_reg_321[13]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[13]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \Yaxis_overlap_en_reg_2627[0]_i_8 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[12]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[12]),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \Yaxis_overlap_en_reg_2627[0]_i_9 
       (.I0(p_Val2_9_reg_321[10]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[10]),
        .I4(icmp_ln204_fu_1109_p2),
        .O(\Yaxis_overlap_en_reg_2627[0]_i_9_n_2 ));
  FDRE \Yaxis_overlap_en_reg_2627_reg[0] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(Yaxis_overlap_en_fu_1391_p2),
        .Q(Yaxis_overlap_en_reg_2627),
        .R(1'b0));
  CARRY8 \Yaxis_overlap_en_reg_2627_reg[0]_i_3 
       (.CI(\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Yaxis_overlap_en_reg_2627_reg[0]_i_3_CO_UNCONNECTED [7],\Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_3 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_4 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_5 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_6 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_7 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_8 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_3_n_9 }),
        .DI({1'b0,\Yaxis_overlap_en_reg_2627[0]_i_6_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_7_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_8_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_9_n_2 ,mul_mul_17ns_16ns_32_4_1_U35_n_31,\Yaxis_overlap_en_reg_2627[0]_i_11_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_12_n_2 }),
        .O(p_Val2_8_fu_1349_p3[15:8]),
        .S({\Yaxis_overlap_en_reg_2627[0]_i_13_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_14_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_15_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_16_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_17_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_18_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_19_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_20_n_2 }));
  CARRY8 \Yaxis_overlap_en_reg_2627_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_2 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_3 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_4 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_5 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_6 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_7 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_8 ,\Yaxis_overlap_en_reg_2627_reg[0]_i_5_n_9 }),
        .DI({\Yaxis_overlap_en_reg_2627[0]_i_23_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_24_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_25_n_2 ,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28,\Yaxis_overlap_en_reg_2627[0]_i_26_n_2 ,1'b0,icmp_ln204_fu_1109_p2,1'b0}),
        .O(p_Val2_8_fu_1349_p3[7:0]),
        .S({\Yaxis_overlap_en_reg_2627[0]_i_27_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_28_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_29_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_30_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_31_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_32_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_33_n_2 ,\Yaxis_overlap_en_reg_2627[0]_i_34_n_2 }));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(p_Result_6_reg_2632),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I4(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .I5(ap_enable_reg_pp1_iter7_reg_n_2),
        .O(accum_reg_overlap_V_2_0_1_reg_388));
  LUT3 #(
    .INIT(8'h08)) 
    \accum_reg_V_0_0_1_reg_498[15]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .O(accum_reg_V_0_0_1_reg_4980));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[0]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[10]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[11]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[12]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[13]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[14]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[15]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[1]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[2]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[3]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[4]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[5]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[6]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[7]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[8]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_0_0_1_reg_498_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_1_fu_1642_p3[9]),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \accum_reg_V_0_1_1_reg_487[15]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I3(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .I4(ap_enable_reg_pp1_iter7_reg_n_2),
        .I5(p_Result_6_reg_2632),
        .O(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[0]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[10]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[11]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[12]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[13]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[14]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[15]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[1]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[2]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[3]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[4]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[5]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[6]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[7]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[8]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_0_1_1_reg_487_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_3_fu_1732_p3[9]),
        .Q(\accum_reg_V_0_1_1_reg_487_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[0]),
        .Q(accum_reg_V_1_0_1_reg_476[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[10]),
        .Q(accum_reg_V_1_0_1_reg_476[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[11]),
        .Q(accum_reg_V_1_0_1_reg_476[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[12]),
        .Q(accum_reg_V_1_0_1_reg_476[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[13]),
        .Q(accum_reg_V_1_0_1_reg_476[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[14]),
        .Q(accum_reg_V_1_0_1_reg_476[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[15]),
        .Q(accum_reg_V_1_0_1_reg_476[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[1]),
        .Q(accum_reg_V_1_0_1_reg_476[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[2]),
        .Q(accum_reg_V_1_0_1_reg_476[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[3]),
        .Q(accum_reg_V_1_0_1_reg_476[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[4]),
        .Q(accum_reg_V_1_0_1_reg_476[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[5]),
        .Q(accum_reg_V_1_0_1_reg_476[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[6]),
        .Q(accum_reg_V_1_0_1_reg_476[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[7]),
        .Q(accum_reg_V_1_0_1_reg_476[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[8]),
        .Q(accum_reg_V_1_0_1_reg_476[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_0_1_reg_476_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_5_fu_1808_p3[9]),
        .Q(accum_reg_V_1_0_1_reg_476[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[0]),
        .Q(accum_reg_V_1_1_1_reg_465[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[10]),
        .Q(accum_reg_V_1_1_1_reg_465[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[11]),
        .Q(accum_reg_V_1_1_1_reg_465[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[12]),
        .Q(accum_reg_V_1_1_1_reg_465[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[13]),
        .Q(accum_reg_V_1_1_1_reg_465[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[14]),
        .Q(accum_reg_V_1_1_1_reg_465[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[15]),
        .Q(accum_reg_V_1_1_1_reg_465[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[1]),
        .Q(accum_reg_V_1_1_1_reg_465[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[2]),
        .Q(accum_reg_V_1_1_1_reg_465[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[3]),
        .Q(accum_reg_V_1_1_1_reg_465[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[4]),
        .Q(accum_reg_V_1_1_1_reg_465[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[5]),
        .Q(accum_reg_V_1_1_1_reg_465[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[6]),
        .Q(accum_reg_V_1_1_1_reg_465[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[7]),
        .Q(accum_reg_V_1_1_1_reg_465[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[8]),
        .Q(accum_reg_V_1_1_1_reg_465[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_1_1_1_reg_465_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_7_fu_1880_p3[9]),
        .Q(accum_reg_V_1_1_1_reg_465[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[0]),
        .Q(accum_reg_V_2_0_1_reg_454[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[10]),
        .Q(accum_reg_V_2_0_1_reg_454[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[11]),
        .Q(accum_reg_V_2_0_1_reg_454[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[12]),
        .Q(accum_reg_V_2_0_1_reg_454[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[13]),
        .Q(accum_reg_V_2_0_1_reg_454[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[14]),
        .Q(accum_reg_V_2_0_1_reg_454[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[15]),
        .Q(accum_reg_V_2_0_1_reg_454[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[1]),
        .Q(accum_reg_V_2_0_1_reg_454[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[2]),
        .Q(accum_reg_V_2_0_1_reg_454[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[3]),
        .Q(accum_reg_V_2_0_1_reg_454[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[4]),
        .Q(accum_reg_V_2_0_1_reg_454[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[5]),
        .Q(accum_reg_V_2_0_1_reg_454[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[6]),
        .Q(accum_reg_V_2_0_1_reg_454[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[7]),
        .Q(accum_reg_V_2_0_1_reg_454[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[8]),
        .Q(accum_reg_V_2_0_1_reg_454[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_0_1_reg_454_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_9_fu_1952_p3[9]),
        .Q(accum_reg_V_2_0_1_reg_454[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[0]),
        .Q(accum_reg_V_2_1_1_reg_443[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[10]),
        .Q(accum_reg_V_2_1_1_reg_443[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[11]),
        .Q(accum_reg_V_2_1_1_reg_443[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[12]),
        .Q(accum_reg_V_2_1_1_reg_443[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[13]),
        .Q(accum_reg_V_2_1_1_reg_443[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[14]),
        .Q(accum_reg_V_2_1_1_reg_443[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[15]),
        .Q(accum_reg_V_2_1_1_reg_443[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[1]),
        .Q(accum_reg_V_2_1_1_reg_443[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[2]),
        .Q(accum_reg_V_2_1_1_reg_443[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[3]),
        .Q(accum_reg_V_2_1_1_reg_443[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[4]),
        .Q(accum_reg_V_2_1_1_reg_443[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[5]),
        .Q(accum_reg_V_2_1_1_reg_443[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[6]),
        .Q(accum_reg_V_2_1_1_reg_443[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[7]),
        .Q(accum_reg_V_2_1_1_reg_443[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[8]),
        .Q(accum_reg_V_2_1_1_reg_443[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_V_2_1_1_reg_443_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_11_fu_2024_p3[9]),
        .Q(accum_reg_V_2_1_1_reg_443[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[0]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[10]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[11]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[12]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[13]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[14]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[15]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[1]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[2]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[3]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[4]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[5]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[6]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[7]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[8]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_0_1_reg_432_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_fu_1634_p3[9]),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[0]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[10]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[11]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[12]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[13]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[14]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[15]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[1]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[2]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[3]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[4]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[5]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[6]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[7]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[8]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_0_1_1_reg_421_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_2_fu_1724_p3[9]),
        .Q(accum_reg_overlap_V_0_1_1_reg_421[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[0]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[0]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[10]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[10]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[11]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[11]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[12]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[12]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[13]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[13]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[14]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[14]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[15]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[15]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[1]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[1]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[2]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[2]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[3]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[3]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[4]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[4]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[5]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[5]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[6]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[6]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[7]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[7]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[8]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[8]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_0_1_reg_410_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_4_fu_1800_p3[9]),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[9]),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[0]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[0]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[10]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[10]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[11]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[11]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[12]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[12]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[13]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[13]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[14]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[14]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[15]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[15]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[1]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[1]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[2]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[2]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[3]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[3]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[4]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[4]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[5]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[5]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[6]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[6]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[7]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[7]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[8]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[8]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_1_1_1_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_6_fu_1872_p3[9]),
        .Q(accum_reg_overlap_V_1_1_1_reg_399[9]),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[0]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[10]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[11]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[12]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[13]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[14]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[15]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[1]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[2]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[3]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[4]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[5]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[6]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[7]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[8]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_0_1_reg_388_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_8_fu_1944_p3[9]),
        .Q(\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_0_1_reg_388));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[0]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[0] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[10]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[10] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[11]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[11] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[12] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[12]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[12] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[13] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[13]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[13] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[14] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[14]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[14] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[15] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[15]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[15] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[1]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[1] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[2]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[2] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[3]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[3] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[4]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[4] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[5]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[5] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[6]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[6] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[7]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[7] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[8]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[8] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  FDRE \accum_reg_overlap_V_2_1_1_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(accum_reg_V_0_0_1_reg_4980),
        .D(select_ln878_10_fu_2016_p3[9]),
        .Q(\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[9] ),
        .R(accum_reg_overlap_V_2_1_1_reg_377));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_done));
  LUT6 #(
    .INIT(64'h0000FFFFF200F200)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready),
        .I3(dout_valid_reg_0[1]),
        .I4(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .I5(dout_valid_reg_0[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ouput_buffer_2_0_V_U_n_13),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF0DFF00000DFF)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready),
        .I3(dout_valid_reg_0[1]),
        .I4(dout_valid_reg_0[0]),
        .I5(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(ouput_buffer_2_0_V_U_n_15),
        .I2(t_V_reg_277_reg[3]),
        .I3(t_V_reg_277_reg[4]),
        .I4(t_V_reg_277_reg[2]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(ap_enable_reg_pp1_iter7_reg_n_2),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[4]_i_1__1_n_2 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_done),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__1_n_2 ),
        .Q(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(icmp_ln686_fu_533_p2),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .I2(ap_CS_fsm_state3),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter5),
        .Q(ap_enable_reg_pp1_iter6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp1_iter7_i_1
       (.I0(ap_enable_reg_pp1_iter7_reg_n_2),
        .I1(ap_enable_reg_pp1_iter6),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state3),
        .I4(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter7_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter7_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter7_reg_n_2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp1_iter8_i_1
       (.I0(ap_enable_reg_pp1_iter8_reg_n_2),
        .I1(ap_enable_reg_pp1_iter7_reg_n_2),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state3),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter8_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter8_reg_n_2),
        .R(1'b0));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/cmp117_reg_2422_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(cmp117_reg_2422),
        .Q(\cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(\cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp117_reg_2422_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(cmp117_reg_2422_pp1_iter6_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp117_reg_2422_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp117_reg_2422_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .R(1'b0));
  FDRE \cmp117_reg_2422_reg[0] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(cmp117_fu_571_p2),
        .Q(cmp117_reg_2422),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_index_1_reg_299[0]_i_1 
       (.I0(col_index_1_reg_299[0]),
        .O(col_index_fu_559_p2[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \col_index_1_reg_299[10]_i_1 
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .I1(icmp_ln686_fu_533_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .O(col_index_1_reg_2990));
  LUT5 #(
    .INIT(32'h12222222)) 
    \col_index_1_reg_299[10]_i_2 
       (.I0(col_index_1_reg_299[10]),
        .I1(icmp_ln692_fu_545_p2),
        .I2(col_index_1_reg_299[8]),
        .I3(\col_index_1_reg_299[10]_i_3_n_2 ),
        .I4(col_index_1_reg_299[9]),
        .O(col_index_fu_559_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_index_1_reg_299[10]_i_3 
       (.I0(col_index_1_reg_299[7]),
        .I1(\col_index_1_reg_299[9]_i_2_n_2 ),
        .I2(col_index_1_reg_299[6]),
        .O(\col_index_1_reg_299[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_index_1_reg_299[1]_i_1 
       (.I0(col_index_1_reg_299[1]),
        .I1(col_index_1_reg_299[0]),
        .O(col_index_fu_559_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_index_1_reg_299[2]_i_1 
       (.I0(col_index_1_reg_299[2]),
        .I1(col_index_1_reg_299[1]),
        .I2(col_index_1_reg_299[0]),
        .O(col_index_fu_559_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_index_1_reg_299[3]_i_1 
       (.I0(col_index_1_reg_299[3]),
        .I1(col_index_1_reg_299[2]),
        .I2(col_index_1_reg_299[1]),
        .I3(col_index_1_reg_299[0]),
        .O(\col_index_1_reg_299[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_index_1_reg_299[4]_i_1 
       (.I0(col_index_1_reg_299[4]),
        .I1(col_index_1_reg_299[2]),
        .I2(col_index_1_reg_299[1]),
        .I3(col_index_1_reg_299[0]),
        .I4(col_index_1_reg_299[3]),
        .O(col_index_fu_559_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \col_index_1_reg_299[5]_i_1 
       (.I0(col_index_1_reg_299[3]),
        .I1(col_index_1_reg_299[0]),
        .I2(col_index_1_reg_299[1]),
        .I3(col_index_1_reg_299[2]),
        .I4(col_index_1_reg_299[4]),
        .I5(col_index_1_reg_299[5]),
        .O(col_index_fu_559_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_index_1_reg_299[6]_i_1 
       (.I0(col_index_1_reg_299[6]),
        .I1(\col_index_1_reg_299[9]_i_2_n_2 ),
        .O(col_index_fu_559_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \col_index_1_reg_299[7]_i_1 
       (.I0(icmp_ln692_fu_545_p2),
        .I1(col_index_1_reg_299[7]),
        .I2(\col_index_1_reg_299[9]_i_2_n_2 ),
        .I3(col_index_1_reg_299[6]),
        .O(col_index_fu_559_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hD2222222)) 
    \col_index_1_reg_299[8]_i_1 
       (.I0(col_index_1_reg_299[8]),
        .I1(icmp_ln692_fu_545_p2),
        .I2(col_index_1_reg_299[6]),
        .I3(\col_index_1_reg_299[9]_i_2_n_2 ),
        .I4(col_index_1_reg_299[7]),
        .O(col_index_fu_559_p2[8]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \col_index_1_reg_299[9]_i_1 
       (.I0(col_index_1_reg_299[9]),
        .I1(col_index_1_reg_299[7]),
        .I2(\col_index_1_reg_299[9]_i_2_n_2 ),
        .I3(col_index_1_reg_299[6]),
        .I4(col_index_1_reg_299[8]),
        .I5(icmp_ln692_fu_545_p2),
        .O(col_index_fu_559_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_index_1_reg_299[9]_i_2 
       (.I0(col_index_1_reg_299[5]),
        .I1(col_index_1_reg_299[4]),
        .I2(col_index_1_reg_299[2]),
        .I3(col_index_1_reg_299[1]),
        .I4(col_index_1_reg_299[0]),
        .I5(col_index_1_reg_299[3]),
        .O(\col_index_1_reg_299[9]_i_2_n_2 ));
  FDRE \col_index_1_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[0]),
        .Q(col_index_1_reg_299[0]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[10]),
        .Q(col_index_1_reg_299[10]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[1]),
        .Q(col_index_1_reg_299[1]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[2]),
        .Q(col_index_1_reg_299[2]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\col_index_1_reg_299[3]_i_1_n_2 ),
        .Q(col_index_1_reg_299[3]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[4]),
        .Q(col_index_1_reg_299[4]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[5]),
        .Q(col_index_1_reg_299[5]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[6]),
        .Q(col_index_1_reg_299[6]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[7]),
        .Q(col_index_1_reg_299[7]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[8]),
        .Q(col_index_1_reg_299[8]),
        .R(ap_CS_fsm_state3));
  FDRE \col_index_1_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(col_index_fu_559_p2[9]),
        .Q(col_index_1_reg_299[9]),
        .R(ap_CS_fsm_state3));
  LUT6 #(
    .INIT(64'hEECEEEEEEEEEEEEE)) 
    dout_valid_i_1__1
       (.I0(img_src2_data_empty_n),
        .I1(empty_n),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\icmp_ln686_reg_2396_reg_n_2_[0] ),
        .I4(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .I5(dout_valid_reg_0[1]),
        .O(dout_valid_reg));
  LUT6 #(
    .INIT(64'h55555555AAAAAA69)) 
    \empty_32_reg_2438[0]_i_10 
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32),
        .I1(\empty_32_reg_2438[0]_i_11_n_2 ),
        .I2(\empty_32_reg_2438[0]_i_12_n_2 ),
        .I3(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17),
        .I4(\empty_32_reg_2438[0]_i_13_n_2 ),
        .I5(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19),
        .O(\empty_32_reg_2438[0]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \empty_32_reg_2438[0]_i_11 
       (.I0(phi_ln695_fu_176_reg[15]),
        .I1(cmp117_fu_571_p2),
        .O(\empty_32_reg_2438[0]_i_11_n_2 ));
  LUT5 #(
    .INIT(32'h22EE00EC)) 
    \empty_32_reg_2438[0]_i_12 
       (.I0(phi_ln695_fu_176_reg[13]),
        .I1(cmp117_fu_571_p2),
        .I2(phi_ln695_fu_176_reg[11]),
        .I3(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_31),
        .I4(phi_ln695_fu_176_reg[12]),
        .O(\empty_32_reg_2438[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_32_reg_2438[0]_i_13 
       (.I0(phi_ln695_fu_176_reg[14]),
        .I1(cmp117_fu_571_p2),
        .O(\empty_32_reg_2438[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_32_reg_2438[0]_i_3 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[23]),
        .O(\empty_32_reg_2438[0]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_32_reg_2438[0]_i_4 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[22]),
        .O(\empty_32_reg_2438[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_32_reg_2438[0]_i_5 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[21]),
        .O(\empty_32_reg_2438[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_32_reg_2438[0]_i_6 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[20]),
        .O(\empty_32_reg_2438[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_32_reg_2438[0]_i_7 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[19]),
        .O(\empty_32_reg_2438[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_32_reg_2438[0]_i_8 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[18]),
        .O(\empty_32_reg_2438[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \empty_32_reg_2438[0]_i_9 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[17]),
        .O(\empty_32_reg_2438[0]_i_9_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/empty_32_reg_2438_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(empty_32_reg_2438),
        .Q(\empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_n_2 ));
  FDRE \empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_n_2 ),
        .Q(\empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "empty_32_reg_2438_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(empty_32_reg_2438_pp1_iter6_reg),
        .R(1'b0));
  (* ORIG_CELL_NAME = "empty_32_reg_2438_pp1_iter6_reg_reg[0]__0" *) 
  FDRE \empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\empty_32_reg_2438_pp1_iter5_reg_reg[0]_srl4_last_n_2 ),
        .Q(\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .R(1'b0));
  FDRE \empty_32_reg_2438_reg[0] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(O[0]),
        .Q(empty_32_reg_2438),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \empty_32_reg_2438_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_32_reg_2438_reg[0]_i_1_n_2 ,\empty_32_reg_2438_reg[0]_i_1_n_3 ,\empty_32_reg_2438_reg[0]_i_1_n_4 ,\empty_32_reg_2438_reg[0]_i_1_n_5 ,\empty_32_reg_2438_reg[0]_i_1_n_6 ,\empty_32_reg_2438_reg[0]_i_1_n_7 ,\empty_32_reg_2438_reg[0]_i_1_n_8 ,\empty_32_reg_2438_reg[0]_i_1_n_9 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32}),
        .O(O),
        .S({\empty_32_reg_2438[0]_i_3_n_2 ,\empty_32_reg_2438[0]_i_4_n_2 ,\empty_32_reg_2438[0]_i_5_n_2 ,\empty_32_reg_2438[0]_i_6_n_2 ,\empty_32_reg_2438[0]_i_7_n_2 ,\empty_32_reg_2438[0]_i_8_n_2 ,\empty_32_reg_2438[0]_i_9_n_2 ,\empty_32_reg_2438[0]_i_10_n_2 }));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg_i_1
       (.I0(dout_valid_reg_0[0]),
        .I1(resize_2_9_1080_1920_320_320_1_2_U0_ap_start),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready),
        .I3(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \icmp_ln204_reg_2516[0]_i_1 
       (.I0(select_ln675_reg_2411_pp1_iter3_reg[1]),
        .I1(select_ln675_reg_2411_pp1_iter3_reg[8]),
        .I2(select_ln675_reg_2411_pp1_iter3_reg[7]),
        .I3(\icmp_ln204_reg_2516[0]_i_2_n_2 ),
        .I4(\icmp_ln204_reg_2516[0]_i_3_n_2 ),
        .O(icmp_ln204_fu_1109_p2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \icmp_ln204_reg_2516[0]_i_2 
       (.I0(select_ln675_reg_2411_pp1_iter3_reg[5]),
        .I1(select_ln675_reg_2411_pp1_iter3_reg[2]),
        .I2(select_ln675_reg_2411_pp1_iter3_reg[4]),
        .I3(select_ln675_reg_2411_pp1_iter3_reg[0]),
        .O(\icmp_ln204_reg_2516[0]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \icmp_ln204_reg_2516[0]_i_3 
       (.I0(select_ln675_reg_2411_pp1_iter3_reg[10]),
        .I1(select_ln675_reg_2411_pp1_iter3_reg[3]),
        .I2(select_ln675_reg_2411_pp1_iter3_reg[9]),
        .I3(select_ln675_reg_2411_pp1_iter3_reg[6]),
        .O(\icmp_ln204_reg_2516[0]_i_3_n_2 ));
  FDRE \icmp_ln204_reg_2516_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln204_reg_2516),
        .Q(icmp_ln204_reg_2516_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln204_reg_2516_reg[0] 
       (.C(ap_clk),
        .CE(DDR_wr_en_tmp_reg_25280),
        .D(icmp_ln204_fu_1109_p2),
        .Q(icmp_ln204_reg_2516),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln686_reg_2396[0]_i_2 
       (.I0(\icmp_ln686_reg_2396[0]_i_3_n_2 ),
        .I1(indvar_flatten_reg_288_reg[8]),
        .I2(indvar_flatten_reg_288_reg[12]),
        .I3(indvar_flatten_reg_288_reg[5]),
        .I4(\icmp_ln686_reg_2396[0]_i_4_n_2 ),
        .I5(\icmp_ln686_reg_2396[0]_i_5_n_2 ),
        .O(icmp_ln686_fu_533_p2));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \icmp_ln686_reg_2396[0]_i_3 
       (.I0(indvar_flatten_reg_288_reg[9]),
        .I1(indvar_flatten_reg_288_reg[16]),
        .I2(indvar_flatten_reg_288_reg[7]),
        .I3(indvar_flatten_reg_288_reg[17]),
        .I4(indvar_flatten_reg_288_reg[0]),
        .I5(indvar_flatten_reg_288_reg[13]),
        .O(\icmp_ln686_reg_2396[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln686_reg_2396[0]_i_4 
       (.I0(indvar_flatten_reg_288_reg[19]),
        .I1(indvar_flatten_reg_288_reg[10]),
        .I2(indvar_flatten_reg_288_reg[15]),
        .I3(indvar_flatten_reg_288_reg[4]),
        .O(\icmp_ln686_reg_2396[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln686_reg_2396[0]_i_5 
       (.I0(indvar_flatten_reg_288_reg[14]),
        .I1(indvar_flatten_reg_288_reg[18]),
        .I2(indvar_flatten_reg_288_reg[3]),
        .I3(indvar_flatten_reg_288_reg[20]),
        .I4(\icmp_ln686_reg_2396[0]_i_6_n_2 ),
        .O(\icmp_ln686_reg_2396[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln686_reg_2396[0]_i_6 
       (.I0(indvar_flatten_reg_288_reg[6]),
        .I1(indvar_flatten_reg_288_reg[2]),
        .I2(indvar_flatten_reg_288_reg[11]),
        .I3(indvar_flatten_reg_288_reg[1]),
        .O(\icmp_ln686_reg_2396[0]_i_6_n_2 ));
  FDRE \icmp_ln686_reg_2396_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(\icmp_ln686_reg_2396_reg_n_2_[0] ),
        .Q(icmp_ln686_reg_2396_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2396_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2396_pp1_iter1_reg),
        .Q(icmp_ln686_reg_2396_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2396_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2396_pp1_iter2_reg),
        .Q(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2396_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .Q(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2396_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .Q(icmp_ln686_reg_2396_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2396_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln686_reg_2396_pp1_iter5_reg),
        .Q(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \icmp_ln686_reg_2396_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(icmp_ln686_fu_533_p2),
        .Q(\icmp_ln686_reg_2396_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    \icmp_ln692_reg_2405[0]_i_1 
       (.I0(col_index_1_reg_299[6]),
        .I1(col_index_1_reg_299[9]),
        .I2(col_index_1_reg_299[3]),
        .I3(\icmp_ln692_reg_2405[0]_i_2_n_2 ),
        .I4(\icmp_ln692_reg_2405[0]_i_3_n_2 ),
        .O(icmp_ln692_fu_545_p2));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \icmp_ln692_reg_2405[0]_i_2 
       (.I0(col_index_1_reg_299[7]),
        .I1(col_index_1_reg_299[8]),
        .I2(col_index_1_reg_299[0]),
        .I3(col_index_1_reg_299[1]),
        .O(\icmp_ln692_reg_2405[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln692_reg_2405[0]_i_3 
       (.I0(col_index_1_reg_299[4]),
        .I1(col_index_1_reg_299[5]),
        .I2(col_index_1_reg_299[10]),
        .I3(col_index_1_reg_299[2]),
        .O(\icmp_ln692_reg_2405[0]_i_3_n_2 ));
  FDRE \icmp_ln692_reg_2405_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(icmp_ln692_reg_2405),
        .Q(icmp_ln692_reg_2405_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln692_reg_2405_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln692_reg_2405_pp1_iter1_reg),
        .Q(icmp_ln692_reg_2405_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln692_reg_2405_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln692_reg_2405_pp1_iter2_reg),
        .Q(icmp_ln692_reg_2405_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln692_reg_2405_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(icmp_ln692_fu_545_p2),
        .Q(icmp_ln692_reg_2405),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_10 
       (.I0(out_col_index_fu_180_reg[6]),
        .I1(out_col_index_fu_180_reg[7]),
        .O(\icmp_ln809_reg_2613[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_11 
       (.I0(out_col_index_fu_180_reg[21]),
        .I1(out_col_index_fu_180_reg[20]),
        .O(\icmp_ln809_reg_2613[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_12 
       (.I0(out_col_index_fu_180_reg[19]),
        .I1(out_col_index_fu_180_reg[18]),
        .O(\icmp_ln809_reg_2613[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_13 
       (.I0(out_col_index_fu_180_reg[17]),
        .I1(out_col_index_fu_180_reg[16]),
        .O(\icmp_ln809_reg_2613[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_14 
       (.I0(out_col_index_fu_180_reg[15]),
        .I1(out_col_index_fu_180_reg[14]),
        .O(\icmp_ln809_reg_2613[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_15 
       (.I0(out_col_index_fu_180_reg[13]),
        .I1(out_col_index_fu_180_reg[12]),
        .O(\icmp_ln809_reg_2613[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_16 
       (.I0(out_col_index_fu_180_reg[11]),
        .I1(out_col_index_fu_180_reg[10]),
        .O(\icmp_ln809_reg_2613[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln809_reg_2613[0]_i_17 
       (.I0(out_col_index_fu_180_reg[8]),
        .I1(out_col_index_fu_180_reg[9]),
        .O(\icmp_ln809_reg_2613[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln809_reg_2613[0]_i_18 
       (.I0(out_col_index_fu_180_reg[6]),
        .I1(out_col_index_fu_180_reg[7]),
        .O(\icmp_ln809_reg_2613[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_4 
       (.I0(out_col_index_fu_180_reg[31]),
        .I1(out_col_index_fu_180_reg[30]),
        .O(\icmp_ln809_reg_2613[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_5 
       (.I0(out_col_index_fu_180_reg[29]),
        .I1(out_col_index_fu_180_reg[28]),
        .O(\icmp_ln809_reg_2613[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_6 
       (.I0(out_col_index_fu_180_reg[27]),
        .I1(out_col_index_fu_180_reg[26]),
        .O(\icmp_ln809_reg_2613[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_7 
       (.I0(out_col_index_fu_180_reg[25]),
        .I1(out_col_index_fu_180_reg[24]),
        .O(\icmp_ln809_reg_2613[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_8 
       (.I0(out_col_index_fu_180_reg[23]),
        .I1(out_col_index_fu_180_reg[22]),
        .O(\icmp_ln809_reg_2613[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln809_reg_2613[0]_i_9 
       (.I0(out_col_index_fu_180_reg[8]),
        .I1(out_col_index_fu_180_reg[9]),
        .O(\icmp_ln809_reg_2613[0]_i_9_n_2 ));
  (* srl_bus_name = "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln809_reg_2613_pp1_iter6_reg_reg " *) 
  (* srl_name = "inst/\resize_2_9_1080_1920_320_320_1_2_U0/grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14/icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln809_reg_2613),
        .Q(\icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2_n_2 ));
  FDRE \icmp_ln809_reg_2613_pp1_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln809_reg_2613_pp1_iter6_reg_reg[0]_srl2_n_2 ),
        .Q(icmp_ln809_reg_2613_pp1_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln809_reg_2613_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln809_reg_2613_reg[0]_0 ),
        .Q(icmp_ln809_reg_2613),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln809_reg_2613_reg[0]_i_2 
       (.CI(\icmp_ln809_reg_2613_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln809_reg_2613_reg[0]_i_2_CO_UNCONNECTED [7:5],\out_col_index_fu_180_reg[31]_0 ,\icmp_ln809_reg_2613_reg[0]_i_2_n_6 ,\icmp_ln809_reg_2613_reg[0]_i_2_n_7 ,\icmp_ln809_reg_2613_reg[0]_i_2_n_8 ,\icmp_ln809_reg_2613_reg[0]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,out_col_index_fu_180_reg[31],1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln809_reg_2613_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln809_reg_2613[0]_i_4_n_2 ,\icmp_ln809_reg_2613[0]_i_5_n_2 ,\icmp_ln809_reg_2613[0]_i_6_n_2 ,\icmp_ln809_reg_2613[0]_i_7_n_2 ,\icmp_ln809_reg_2613[0]_i_8_n_2 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln809_reg_2613_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln809_reg_2613_reg[0]_i_3_n_2 ,\icmp_ln809_reg_2613_reg[0]_i_3_n_3 ,\icmp_ln809_reg_2613_reg[0]_i_3_n_4 ,\icmp_ln809_reg_2613_reg[0]_i_3_n_5 ,\icmp_ln809_reg_2613_reg[0]_i_3_n_6 ,\icmp_ln809_reg_2613_reg[0]_i_3_n_7 ,\icmp_ln809_reg_2613_reg[0]_i_3_n_8 ,\icmp_ln809_reg_2613_reg[0]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln809_reg_2613[0]_i_9_n_2 ,\icmp_ln809_reg_2613[0]_i_10_n_2 }),
        .O(\NLW_icmp_ln809_reg_2613_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln809_reg_2613[0]_i_11_n_2 ,\icmp_ln809_reg_2613[0]_i_12_n_2 ,\icmp_ln809_reg_2613[0]_i_13_n_2 ,\icmp_ln809_reg_2613[0]_i_14_n_2 ,\icmp_ln809_reg_2613[0]_i_15_n_2 ,\icmp_ln809_reg_2613[0]_i_16_n_2 ,\icmp_ln809_reg_2613[0]_i_17_n_2 ,\icmp_ln809_reg_2613[0]_i_18_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_288[0]_i_2 
       (.I0(indvar_flatten_reg_288_reg[0]),
        .O(\indvar_flatten_reg_288[0]_i_2_n_2 ));
  FDRE \indvar_flatten_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_17 ),
        .Q(indvar_flatten_reg_288_reg[0]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_288_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_288_reg[0]_i_1_n_2 ,\indvar_flatten_reg_288_reg[0]_i_1_n_3 ,\indvar_flatten_reg_288_reg[0]_i_1_n_4 ,\indvar_flatten_reg_288_reg[0]_i_1_n_5 ,\indvar_flatten_reg_288_reg[0]_i_1_n_6 ,\indvar_flatten_reg_288_reg[0]_i_1_n_7 ,\indvar_flatten_reg_288_reg[0]_i_1_n_8 ,\indvar_flatten_reg_288_reg[0]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_288_reg[0]_i_1_n_10 ,\indvar_flatten_reg_288_reg[0]_i_1_n_11 ,\indvar_flatten_reg_288_reg[0]_i_1_n_12 ,\indvar_flatten_reg_288_reg[0]_i_1_n_13 ,\indvar_flatten_reg_288_reg[0]_i_1_n_14 ,\indvar_flatten_reg_288_reg[0]_i_1_n_15 ,\indvar_flatten_reg_288_reg[0]_i_1_n_16 ,\indvar_flatten_reg_288_reg[0]_i_1_n_17 }),
        .S({indvar_flatten_reg_288_reg[7:1],\indvar_flatten_reg_288[0]_i_2_n_2 }));
  FDRE \indvar_flatten_reg_288_reg[10] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_288_reg[10]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[11] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_288_reg[11]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[12] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_288_reg[12]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[13] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_288_reg[13]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[14] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_288_reg[14]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[15] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_reg_288_reg[15]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[16] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_288_reg[16]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_288_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_288_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_288_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_288_reg[16]_i_1_n_6 ,\indvar_flatten_reg_288_reg[16]_i_1_n_7 ,\indvar_flatten_reg_288_reg[16]_i_1_n_8 ,\indvar_flatten_reg_288_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_288_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_288_reg[16]_i_1_n_13 ,\indvar_flatten_reg_288_reg[16]_i_1_n_14 ,\indvar_flatten_reg_288_reg[16]_i_1_n_15 ,\indvar_flatten_reg_288_reg[16]_i_1_n_16 ,\indvar_flatten_reg_288_reg[16]_i_1_n_17 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_288_reg[20:16]}));
  FDRE \indvar_flatten_reg_288_reg[17] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_288_reg[17]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[18] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_288_reg[18]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[19] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_288_reg[19]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_16 ),
        .Q(indvar_flatten_reg_288_reg[1]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[20] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[16]_i_1_n_13 ),
        .Q(indvar_flatten_reg_288_reg[20]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_15 ),
        .Q(indvar_flatten_reg_288_reg[2]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_reg_288_reg[3]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_reg_288_reg[4]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_reg_288_reg[5]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_reg_288_reg[6]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_reg_288_reg[7]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_288_reg[8]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_288_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_288_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_288_reg[8]_i_1_n_2 ,\indvar_flatten_reg_288_reg[8]_i_1_n_3 ,\indvar_flatten_reg_288_reg[8]_i_1_n_4 ,\indvar_flatten_reg_288_reg[8]_i_1_n_5 ,\indvar_flatten_reg_288_reg[8]_i_1_n_6 ,\indvar_flatten_reg_288_reg[8]_i_1_n_7 ,\indvar_flatten_reg_288_reg[8]_i_1_n_8 ,\indvar_flatten_reg_288_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_288_reg[8]_i_1_n_10 ,\indvar_flatten_reg_288_reg[8]_i_1_n_11 ,\indvar_flatten_reg_288_reg[8]_i_1_n_12 ,\indvar_flatten_reg_288_reg[8]_i_1_n_13 ,\indvar_flatten_reg_288_reg[8]_i_1_n_14 ,\indvar_flatten_reg_288_reg[8]_i_1_n_15 ,\indvar_flatten_reg_288_reg[8]_i_1_n_16 ,\indvar_flatten_reg_288_reg[8]_i_1_n_17 }),
        .S(indvar_flatten_reg_288_reg[15:8]));
  FDRE \indvar_flatten_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(col_index_1_reg_2990),
        .D(\indvar_flatten_reg_288_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_288_reg[9]),
        .R(ap_CS_fsm_state3));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(DDR_wr_en_tmp_reg_2528_pp1_iter7_reg),
        .I2(ap_enable_reg_pp1_iter8_reg_n_2),
        .I3(icmp_ln809_reg_2613_pp1_iter7_reg),
        .I4(dout_valid_reg_0[1]),
        .I5(img_dst2_data_full_n),
        .O(\DDR_wr_en_tmp_reg_2528_pp1_iter7_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \mOutPtr[1]_i_3__3 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .I2(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_ready),
        .I3(dout_valid_reg_0[1]),
        .O(resize_2_9_1080_1920_320_320_1_2_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1 mac_muladd_16ns_14ns_17ns_30_4_1_U36
       (.A({Wy_V_1_fu_1184_p3,A[0]}),
        .CO(mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_22),
        .D(select_ln878_2_fu_1724_p3[7:0]),
        .DI(p_4_in),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15}),
        .P(zext_ln211_17_fu_1514_p1),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[13:0]),
        .S({mul_mul_16ns_16ns_32_4_1_U39_n_48,mul_mul_16ns_16ns_32_4_1_U39_n_49,mul_mul_16ns_16ns_32_4_1_U39_n_50,mul_mul_16ns_16ns_32_4_1_U39_n_51,mul_mul_16ns_16ns_32_4_1_U39_n_52,mul_mul_16ns_16ns_32_4_1_U39_n_53,mul_mul_16ns_16ns_32_4_1_U39_n_54,mul_mul_16ns_16ns_32_4_1_U39_n_55}),
        .\accum_reg_overlap_V_0_1_1_reg_421_reg[15] (PB_out_overlap_V_0_1_fu_1544_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_31,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_32,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_33,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_34,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_35,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_36,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_37,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_38}),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_39,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_40,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_41,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_42,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_43,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_44}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_4 mac_muladd_16ns_14ns_17ns_30_4_1_U37
       (.A({Wy_V_1_fu_1184_p3,A[0]}),
        .CO(mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_22),
        .D(select_ln878_6_fu_1872_p3[7:0]),
        .DI(p_2_in),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15}),
        .P(zext_ln211_18_fu_1527_p1),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[13:0]),
        .S({mul_mul_16ns_16ns_32_4_1_U40_n_48,mul_mul_16ns_16ns_32_4_1_U40_n_49,mul_mul_16ns_16ns_32_4_1_U40_n_50,mul_mul_16ns_16ns_32_4_1_U40_n_51,mul_mul_16ns_16ns_32_4_1_U40_n_52,mul_mul_16ns_16ns_32_4_1_U40_n_53,mul_mul_16ns_16ns_32_4_1_U40_n_54,mul_mul_16ns_16ns_32_4_1_U40_n_55}),
        .\accum_reg_overlap_V_1_1_1_reg_399_reg[15] (PB_out_overlap_V_1_1_fu_1553_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_31,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_32,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_33,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_34,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_35,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_36,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_37,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_38}),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_39,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_40,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_41,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_42,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_43,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_44}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_16ns_14ns_17ns_30_4_1_5 mac_muladd_16ns_14ns_17ns_30_4_1_U38
       (.A({Wy_V_1_fu_1184_p3,A[0]}),
        .CO(mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_22),
        .D(select_ln878_10_fu_2016_p3[7:0]),
        .DI({mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_16,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_17,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_18,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_19,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_20,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_21}),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15}),
        .P(zext_ln211_19_fu_1540_p1),
        .Q({\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[13] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[12] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[11] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[10] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[9] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[8] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[7] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[6] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[5] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[4] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[3] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[2] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[1] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[0] }),
        .S({mul_mul_16ns_16ns_32_4_1_U41_n_62,mul_mul_16ns_16ns_32_4_1_U41_n_63,mul_mul_16ns_16ns_32_4_1_U41_n_64,mul_mul_16ns_16ns_32_4_1_U41_n_65,mul_mul_16ns_16ns_32_4_1_U41_n_66,mul_mul_16ns_16ns_32_4_1_U41_n_67,mul_mul_16ns_16ns_32_4_1_U41_n_68,mul_mul_16ns_16ns_32_4_1_U41_n_69}),
        .\accum_reg_overlap_V_2_1_1_reg_377_reg[15] (PB_out_overlap_V_2_1_fu_1562_p4),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_31,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_32,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_33,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_34,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_35,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_36,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_37,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_38}),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_39,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_40,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_41,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_42,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_43,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_44}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1 mac_muladd_17ns_14ns_17ns_31_4_1_U30
       (.A({A[16:15],A[13:12],A[5],A[2:0]}),
        .D(select_ln878_3_fu_1732_p3),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15}),
        .DSP_A_B_DATA_INST(mul_mul_17ns_16ns_32_4_1_U35_n_26),
        .DSP_A_B_DATA_INST_0(mul_mul_17ns_16ns_32_4_1_U35_n_24),
        .DSP_A_B_DATA_INST_1(mul_mul_17ns_16ns_32_4_1_U35_n_29),
        .DSP_A_B_DATA_INST_2(mul_mul_17ns_16ns_32_4_1_U35_n_25),
        .P(zext_ln211_4_fu_1448_p1),
        .Q({p_Val2_9_reg_321[14],p_Val2_9_reg_321[11:0]}),
        .S({mul_mul_17ns_16ns_32_4_1_U33_n_41,mul_mul_17ns_16ns_32_4_1_U33_n_42,mul_mul_17ns_16ns_32_4_1_U33_n_43,mul_mul_17ns_16ns_32_4_1_U33_n_44,mul_mul_17ns_16ns_32_4_1_U33_n_45,mul_mul_17ns_16ns_32_4_1_U33_n_46,mul_mul_17ns_16ns_32_4_1_U33_n_47,mul_mul_17ns_16ns_32_4_1_U33_n_48}),
        .Yaxis_overlap_en_2_reg_332(Yaxis_overlap_en_2_reg_332),
        .Yaxis_overlap_en_reg_2627(Yaxis_overlap_en_reg_2627),
        .\accum_reg_V_0_0_1_reg_498_reg[15] (\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_0_1_reg_498_reg[15]_0 ({\accum_reg_V_0_0_1_reg_498_reg_n_2_[14] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[13] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[12] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[11] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[10] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[9] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[8] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[7] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[6] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[5] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[4] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[3] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[2] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[1] ,\accum_reg_V_0_0_1_reg_498_reg_n_2_[0] }),
        .\accum_reg_V_0_1_1_reg_487_reg[15] (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_0 (PB_out_V_0_1_fu_1478_p4),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_1 ({mul_mul_17ns_16ns_32_4_1_U33_n_17,mul_mul_17ns_16ns_32_4_1_U33_n_18,mul_mul_17ns_16ns_32_4_1_U33_n_19,mul_mul_17ns_16ns_32_4_1_U33_n_20,mul_mul_17ns_16ns_32_4_1_U33_n_21,mul_mul_17ns_16ns_32_4_1_U33_n_22,mul_mul_17ns_16ns_32_4_1_U33_n_23,mul_mul_17ns_16ns_32_4_1_U33_n_24}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .ap_enable_reg_pp1_iter5_reg(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ({mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_48,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_49,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_50,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_51,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_52,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_53,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_54,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_55}),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ({mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_56,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_57,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_58,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_59,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_60,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_61,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_62}),
        .p_Val2_8_reg_2617_reg({p_Val2_8_reg_2617_reg[14],p_Val2_8_reg_2617_reg[11:0]}),
        .\p_Val2_8_reg_2617_reg[13] ({mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25}),
        .\p_Val2_8_reg_2617_reg[14] (mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31),
        .p_Val2_8_reg_2617_reg_3_sp_1(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_29),
        .p_Val2_8_reg_2617_reg_4_sp_1(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_28),
        .\p_Val2_9_reg_321_reg[0] (mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30),
        .\p_Val2_9_reg_321_reg[2] (mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_63),
        .\p_Val2_9_reg_321_reg[8] (mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_26),
        .p_reg_reg_i_7__3(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_6 mac_muladd_17ns_14ns_17ns_31_4_1_U31
       (.A({A[16:15],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,A[13:12],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,A[5],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,A[2:0]}),
        .D(select_ln878_7_fu_1880_p3),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15}),
        .P(zext_ln211_15_fu_1461_p1),
        .Q(accum_reg_V_1_0_1_reg_476[14:0]),
        .S({mul_mul_17ns_16ns_32_4_1_U34_n_41,mul_mul_17ns_16ns_32_4_1_U34_n_42,mul_mul_17ns_16ns_32_4_1_U34_n_43,mul_mul_17ns_16ns_32_4_1_U34_n_44,mul_mul_17ns_16ns_32_4_1_U34_n_45,mul_mul_17ns_16ns_32_4_1_U34_n_46,mul_mul_17ns_16ns_32_4_1_U34_n_47,mul_mul_17ns_16ns_32_4_1_U34_n_48}),
        .\accum_reg_V_1_0_1_reg_476_reg[15] (\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_465_reg[15] (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_0 (PB_out_V_1_1_fu_1487_p4),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_1 ({mul_mul_17ns_16ns_32_4_1_U34_n_17,mul_mul_17ns_16ns_32_4_1_U34_n_18,mul_mul_17ns_16ns_32_4_1_U34_n_19,mul_mul_17ns_16ns_32_4_1_U34_n_20,mul_mul_17ns_16ns_32_4_1_U34_n_21,mul_mul_17ns_16ns_32_4_1_U34_n_22,mul_mul_17ns_16ns_32_4_1_U34_n_23,mul_mul_17ns_16ns_32_4_1_U34_n_24}),
        .ap_clk(ap_clk),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ({mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_33,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_34,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_35,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_36,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_37,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_38,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_39,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_40}),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ({mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_41,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_42,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_43,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_44,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_45,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_46,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_47}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_17ns_14ns_17ns_31_4_1_7 mac_muladd_17ns_14ns_17ns_31_4_1_U32
       (.A({A[16:15],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,A[13:12],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,A[5],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,A[2:0]}),
        .D(select_ln878_11_fu_2024_p3),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15}),
        .P(zext_ln211_16_fu_1474_p1),
        .Q(accum_reg_V_2_0_1_reg_454[14:0]),
        .S({mul_mul_17ns_16ns_32_4_1_U35_n_57,mul_mul_17ns_16ns_32_4_1_U35_n_58,mul_mul_17ns_16ns_32_4_1_U35_n_59,mul_mul_17ns_16ns_32_4_1_U35_n_60,mul_mul_17ns_16ns_32_4_1_U35_n_61,mul_mul_17ns_16ns_32_4_1_U35_n_62,mul_mul_17ns_16ns_32_4_1_U35_n_63,mul_mul_17ns_16ns_32_4_1_U35_n_64}),
        .\accum_reg_V_2_1_1_reg_443_reg[15] (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_2_1_1_reg_443_reg[15]_0 (PB_out_V_2_1_fu_1496_p4),
        .\accum_reg_V_2_1_1_reg_443_reg[15]_1 ({mul_mul_17ns_16ns_32_4_1_U35_n_33,mul_mul_17ns_16ns_32_4_1_U35_n_34,mul_mul_17ns_16ns_32_4_1_U35_n_35,mul_mul_17ns_16ns_32_4_1_U35_n_36,mul_mul_17ns_16ns_32_4_1_U35_n_37,mul_mul_17ns_16ns_32_4_1_U35_n_38,mul_mul_17ns_16ns_32_4_1_U35_n_39,mul_mul_17ns_16ns_32_4_1_U35_n_40}),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep ({mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_33,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_34,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_35,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_36,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_37,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_38,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_39,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_40}),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_0 ({mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_41,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_42,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_43,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_44,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_45,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_46,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_47}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1 mac_muladd_8ns_14ns_9ns_22_4_1_U24
       (.B(grp_fu_2212_p1),
        .CO(p_reg_reg_i_50_n_9),
        .O(\phi_ln695_fu_176_reg[24]_0 ),
        .P({mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_15}),
        .Q(Q[7:0]),
        .\ap_CS_fsm_reg[3] (mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .ap_clk(ap_clk),
        .\icmp_ln686_reg_2396_reg[0] (ap_block_pp1_stage0_subdone),
        .\icmp_ln686_reg_2396_reg[0]_0 (ap_CS_fsm_pp1_stage0),
        .p_reg_reg_i_32({select_ln675_reg_2411[8:7],select_ln675_reg_2411[1]}),
        .p_reg_reg_i_33__0(CO),
        .p_reg_reg_i_35__0(\phi_ln695_fu_176_reg[13]_0 ),
        .p_reg_reg_i_36(O),
        .p_reg_reg_i_41__0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .p_reg_reg_i_41__0_0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .p_reg_reg_i_45(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .p_reg_reg_i_51(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18),
        .p_reg_reg_i_57(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20),
        .p_reg_reg_i_60(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21),
        .p_reg_reg_i_8__1(\phi_ln695_fu_176_reg[31]_0 ),
        .p_reg_reg_i_8__1_0(\phi_ln695_fu_176_reg[31]_1 ),
        .phi_ln695_fu_176_reg(phi_ln695_fu_176_reg[15:1]),
        .\phi_ln695_fu_176_reg[15] (mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_23),
        .phi_ln695_fu_176_reg_10_sp_1(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17),
        .phi_ln695_fu_176_reg_12_sp_1(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19),
        .phi_ln695_fu_176_reg_8_sp_1(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_22),
        .sel0(sel0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_8 mac_muladd_8ns_14ns_9ns_22_4_1_U25
       (.B(grp_fu_2212_p1),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_A_B_DATA_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17),
        .DSP_A_B_DATA_INST_0(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18),
        .DSP_A_B_DATA_INST_1(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19),
        .DSP_A_B_DATA_INST_2(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20),
        .DSP_A_B_DATA_INST_3(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21),
        .P({mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U25_n_15}),
        .Q(Q[15:8]),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mac_muladd_8ns_14ns_9ns_22_4_1_9 mac_muladd_8ns_14ns_9ns_22_4_1_U26
       (.B(grp_fu_2212_p1),
        .DI(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_32),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_A_B_DATA_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_17),
        .DSP_A_B_DATA_INST_0(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_18),
        .DSP_A_B_DATA_INST_1(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_19),
        .DSP_A_B_DATA_INST_2(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_20),
        .DSP_A_B_DATA_INST_3(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_21),
        .P({mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_2,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_3,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_4,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_5,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_6,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_7,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_8,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_9,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_10,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_11,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_12,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_13,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_14,mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_15}),
        .Q(Q[23:16]),
        .ap_clk(ap_clk),
        .cmp117_fu_571_p2(cmp117_fu_571_p2),
        .\cmp117_reg_2422_reg[0] (select_ln675_reg_2411),
        .p_reg_reg_i_12__1(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_23),
        .p_reg_reg_i_1__3(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_22),
        .p_reg_reg_i_37(O),
        .p_reg_reg_i_8__2(\phi_ln695_fu_176_reg[31]_0 ),
        .phi_ln695_fu_176_reg(phi_ln695_fu_176_reg),
        .phi_ln695_fu_176_reg_10_sp_1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_31),
        .\select_ln675_reg_2411_reg[10] (mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .\select_ln675_reg_2411_reg[5] (mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .\select_ln675_reg_2411_reg[8] (mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1 mul_mul_16ns_16ns_32_4_1_U39
       (.A({Wy_V_1_fu_1184_p3,A[0]}),
        .CO(mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_22),
        .D(select_ln878_2_fu_1724_p3[15:8]),
        .DI(p_4_in),
        .DINADIN(ouput_buffer_0_0_V_d0),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0(B),
        .O(add_ln211_fu_2055_p2),
        .P(PB_out_overlap_V_0_1_fu_1544_p4),
        .Q(accum_reg_overlap_V_0_0_1_reg_432[15:14]),
        .S({mul_mul_16ns_16ns_32_4_1_U39_n_48,mul_mul_16ns_16ns_32_4_1_U39_n_49,mul_mul_16ns_16ns_32_4_1_U39_n_50,mul_mul_16ns_16ns_32_4_1_U39_n_51,mul_mul_16ns_16ns_32_4_1_U39_n_52,mul_mul_16ns_16ns_32_4_1_U39_n_53,mul_mul_16ns_16ns_32_4_1_U39_n_54,mul_mul_16ns_16ns_32_4_1_U39_n_55}),
        .\accum_reg_overlap_V_0_0_1_reg_432_reg[15] (zext_ln211_17_fu_1514_p1),
        .\accum_reg_overlap_V_0_0_1_reg_432_reg[15]_0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_39,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_40,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_41,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_42,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_43,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_44}),
        .\accum_reg_overlap_V_0_0_1_reg_432_reg[7] ({mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_31,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_32,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_33,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_34,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_35,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_36,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_37,mac_muladd_16ns_14ns_17ns_30_4_1_U36_n_38}),
        .\accum_reg_overlap_V_0_1_1_reg_421_reg[15] (accum_reg_overlap_V_0_1_1_reg_421),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (select_ln878_fu_1634_p3),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0(ouput_buffer_0_0_V_U_n_3),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_10 mul_mul_16ns_16ns_32_4_1_U40
       (.A({Wy_V_1_fu_1184_p3,A[0]}),
        .CO(mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_22),
        .D(select_ln878_6_fu_1872_p3[15:8]),
        .DI(p_2_in),
        .DINADIN(ouput_buffer_1_0_V_d0),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mul_mul_8ns_16ns_24_4_1_U28_n_2,mul_mul_8ns_16ns_24_4_1_U28_n_3,mul_mul_8ns_16ns_24_4_1_U28_n_4,mul_mul_8ns_16ns_24_4_1_U28_n_5,mul_mul_8ns_16ns_24_4_1_U28_n_6,mul_mul_8ns_16ns_24_4_1_U28_n_7,mul_mul_8ns_16ns_24_4_1_U28_n_8,mul_mul_8ns_16ns_24_4_1_U28_n_9,mul_mul_8ns_16ns_24_4_1_U28_n_10,mul_mul_8ns_16ns_24_4_1_U28_n_11,mul_mul_8ns_16ns_24_4_1_U28_n_12,mul_mul_8ns_16ns_24_4_1_U28_n_13,mul_mul_8ns_16ns_24_4_1_U28_n_14,mul_mul_8ns_16ns_24_4_1_U28_n_15,mul_mul_8ns_16ns_24_4_1_U28_n_16,mul_mul_8ns_16ns_24_4_1_U28_n_17}),
        .O(add_ln211_5_fu_2106_p2),
        .P(PB_out_overlap_V_1_1_fu_1553_p4),
        .Q(accum_reg_overlap_V_1_0_1_reg_410[15:14]),
        .S({mul_mul_16ns_16ns_32_4_1_U40_n_48,mul_mul_16ns_16ns_32_4_1_U40_n_49,mul_mul_16ns_16ns_32_4_1_U40_n_50,mul_mul_16ns_16ns_32_4_1_U40_n_51,mul_mul_16ns_16ns_32_4_1_U40_n_52,mul_mul_16ns_16ns_32_4_1_U40_n_53,mul_mul_16ns_16ns_32_4_1_U40_n_54,mul_mul_16ns_16ns_32_4_1_U40_n_55}),
        .\accum_reg_overlap_V_1_0_1_reg_410_reg[15] (zext_ln211_18_fu_1527_p1),
        .\accum_reg_overlap_V_1_0_1_reg_410_reg[15]_0 ({mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_39,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_40,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_41,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_42,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_43,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_44}),
        .\accum_reg_overlap_V_1_0_1_reg_410_reg[7] ({mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_31,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_32,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_33,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_34,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_35,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_36,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_37,mac_muladd_16ns_14ns_17ns_30_4_1_U37_n_38}),
        .\accum_reg_overlap_V_1_1_1_reg_399_reg[15] (accum_reg_overlap_V_1_1_1_reg_399),
        .ap_clk(ap_clk),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (select_ln878_4_fu_1800_p3),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0(ouput_buffer_0_0_V_U_n_3),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_16ns_16ns_32_4_1_11 mul_mul_16ns_16ns_32_4_1_U41
       (.A(Wy_V_1_fu_1184_p3[15:14]),
        .CO(mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_22),
        .D(select_ln878_10_fu_2016_p3[15:8]),
        .DI({mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_16,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_17,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_18,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_19,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_20,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_21}),
        .DINADIN(ouput_buffer_2_0_V_d0),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mul_mul_8ns_16ns_24_4_1_U29_n_2,mul_mul_8ns_16ns_24_4_1_U29_n_3,mul_mul_8ns_16ns_24_4_1_U29_n_4,mul_mul_8ns_16ns_24_4_1_U29_n_5,mul_mul_8ns_16ns_24_4_1_U29_n_6,mul_mul_8ns_16ns_24_4_1_U29_n_7,mul_mul_8ns_16ns_24_4_1_U29_n_8,mul_mul_8ns_16ns_24_4_1_U29_n_9,mul_mul_8ns_16ns_24_4_1_U29_n_10,mul_mul_8ns_16ns_24_4_1_U29_n_11,mul_mul_8ns_16ns_24_4_1_U29_n_12,mul_mul_8ns_16ns_24_4_1_U29_n_13,mul_mul_8ns_16ns_24_4_1_U29_n_14,mul_mul_8ns_16ns_24_4_1_U29_n_15,mul_mul_8ns_16ns_24_4_1_U29_n_16,mul_mul_8ns_16ns_24_4_1_U29_n_17}),
        .DSP_A_B_DATA_INST(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .O(add_ln211_8_fu_2157_p2),
        .P(PB_out_overlap_V_2_1_fu_1562_p4),
        .Q(p_Val2_9_reg_321[13:0]),
        .S({mul_mul_16ns_16ns_32_4_1_U41_n_62,mul_mul_16ns_16ns_32_4_1_U41_n_63,mul_mul_16ns_16ns_32_4_1_U41_n_64,mul_mul_16ns_16ns_32_4_1_U41_n_65,mul_mul_16ns_16ns_32_4_1_U41_n_66,mul_mul_16ns_16ns_32_4_1_U41_n_67,mul_mul_16ns_16ns_32_4_1_U41_n_68,mul_mul_16ns_16ns_32_4_1_U41_n_69}),
        .Yaxis_overlap_en_2_reg_332(Yaxis_overlap_en_2_reg_332),
        .Yaxis_overlap_en_reg_2627(Yaxis_overlap_en_reg_2627),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[15] (zext_ln211_19_fu_1540_p1),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_0 ({\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[15] ,\accum_reg_overlap_V_2_0_1_reg_388_reg_n_2_[14] }),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[15]_1 ({mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_39,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_40,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_41,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_42,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_43,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_44}),
        .\accum_reg_overlap_V_2_0_1_reg_388_reg[7] ({mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_31,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_32,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_33,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_34,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_35,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_36,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_37,mac_muladd_16ns_14ns_17ns_30_4_1_U38_n_38}),
        .\accum_reg_overlap_V_2_1_1_reg_377_reg[15] ({\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[15] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[14] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[13] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[12] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[11] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[10] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[9] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[8] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[7] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[6] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[5] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[4] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[3] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[2] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[1] ,\accum_reg_overlap_V_2_1_1_reg_377_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .empty_32_reg_2438_pp1_iter6_reg(empty_32_reg_2438_pp1_iter6_reg),
        .\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0 (select_ln878_8_fu_1944_p3),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .p_Val2_8_reg_2617_reg(p_Val2_8_reg_2617_reg[13:0]),
        .\p_Val2_9_reg_321_reg[13] ({Wy_V_1_fu_1184_p3[13:1],A[0]}),
        .ram_reg_bram_0(ouput_buffer_0_0_V_U_n_3),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1 mul_mul_17ns_16ns_32_4_1_U33
       (.A({A[16:15],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,A[13:12],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,A[5],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,A[2:0]}),
        .D(select_ln878_1_fu_1642_p3),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0(B),
        .P(PB_out_V_0_1_fu_1478_p4),
        .Q(\accum_reg_V_0_0_1_reg_498_reg_n_2_[15] ),
        .S({mul_mul_17ns_16ns_32_4_1_U33_n_41,mul_mul_17ns_16ns_32_4_1_U33_n_42,mul_mul_17ns_16ns_32_4_1_U33_n_43,mul_mul_17ns_16ns_32_4_1_U33_n_44,mul_mul_17ns_16ns_32_4_1_U33_n_45,mul_mul_17ns_16ns_32_4_1_U33_n_46,mul_mul_17ns_16ns_32_4_1_U33_n_47,mul_mul_17ns_16ns_32_4_1_U33_n_48}),
        .\accum_reg_V_0_0_1_reg_498_reg[15] (zext_ln211_4_fu_1448_p1),
        .\accum_reg_V_0_0_1_reg_498_reg[15]_0 ({mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_56,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_57,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_58,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_59,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_60,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_61,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_62}),
        .\accum_reg_V_0_0_1_reg_498_reg[7] ({mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_48,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_49,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_50,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_51,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_52,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_53,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_54,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_55}),
        .\accum_reg_V_0_1_1_reg_487_reg[15] (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_0 (\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_0_1_1_reg_487_reg[15]_1 ({\accum_reg_V_0_1_1_reg_487_reg_n_2_[15] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[14] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[13] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[12] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[11] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[10] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[9] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[8] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[7] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[6] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[5] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[4] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[3] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[2] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[1] ,\accum_reg_V_0_1_1_reg_487_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ({mul_mul_17ns_16ns_32_4_1_U33_n_17,mul_mul_17ns_16ns_32_4_1_U33_n_18,mul_mul_17ns_16ns_32_4_1_U33_n_19,mul_mul_17ns_16ns_32_4_1_U33_n_20,mul_mul_17ns_16ns_32_4_1_U33_n_21,mul_mul_17ns_16ns_32_4_1_U33_n_22,mul_mul_17ns_16ns_32_4_1_U33_n_23,mul_mul_17ns_16ns_32_4_1_U33_n_24}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_12 mul_mul_17ns_16ns_32_4_1_U34
       (.A({A[16:15],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,A[13:12],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,A[5],mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,A[2:0]}),
        .D(select_ln878_5_fu_1808_p3),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mul_mul_8ns_16ns_24_4_1_U28_n_2,mul_mul_8ns_16ns_24_4_1_U28_n_3,mul_mul_8ns_16ns_24_4_1_U28_n_4,mul_mul_8ns_16ns_24_4_1_U28_n_5,mul_mul_8ns_16ns_24_4_1_U28_n_6,mul_mul_8ns_16ns_24_4_1_U28_n_7,mul_mul_8ns_16ns_24_4_1_U28_n_8,mul_mul_8ns_16ns_24_4_1_U28_n_9,mul_mul_8ns_16ns_24_4_1_U28_n_10,mul_mul_8ns_16ns_24_4_1_U28_n_11,mul_mul_8ns_16ns_24_4_1_U28_n_12,mul_mul_8ns_16ns_24_4_1_U28_n_13,mul_mul_8ns_16ns_24_4_1_U28_n_14,mul_mul_8ns_16ns_24_4_1_U28_n_15,mul_mul_8ns_16ns_24_4_1_U28_n_16,mul_mul_8ns_16ns_24_4_1_U28_n_17}),
        .P(PB_out_V_1_1_fu_1487_p4),
        .Q(accum_reg_V_1_0_1_reg_476[15]),
        .S({mul_mul_17ns_16ns_32_4_1_U34_n_41,mul_mul_17ns_16ns_32_4_1_U34_n_42,mul_mul_17ns_16ns_32_4_1_U34_n_43,mul_mul_17ns_16ns_32_4_1_U34_n_44,mul_mul_17ns_16ns_32_4_1_U34_n_45,mul_mul_17ns_16ns_32_4_1_U34_n_46,mul_mul_17ns_16ns_32_4_1_U34_n_47,mul_mul_17ns_16ns_32_4_1_U34_n_48}),
        .\accum_reg_V_1_0_1_reg_476_reg[15] (zext_ln211_15_fu_1461_p1),
        .\accum_reg_V_1_0_1_reg_476_reg[15]_0 ({mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_41,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_42,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_43,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_44,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_45,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_46,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_47}),
        .\accum_reg_V_1_0_1_reg_476_reg[7] ({mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_33,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_34,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_35,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_36,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_37,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_38,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_39,mac_muladd_17ns_14ns_17ns_31_4_1_U31_n_40}),
        .\accum_reg_V_1_1_1_reg_465_reg[15] (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_0 (\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_1_1_1_reg_465_reg[15]_1 (accum_reg_V_1_1_1_reg_465),
        .ap_clk(ap_clk),
        .\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0_rep ({mul_mul_17ns_16ns_32_4_1_U34_n_17,mul_mul_17ns_16ns_32_4_1_U34_n_18,mul_mul_17ns_16ns_32_4_1_U34_n_19,mul_mul_17ns_16ns_32_4_1_U34_n_20,mul_mul_17ns_16ns_32_4_1_U34_n_21,mul_mul_17ns_16ns_32_4_1_U34_n_22,mul_mul_17ns_16ns_32_4_1_U34_n_23,mul_mul_17ns_16ns_32_4_1_U34_n_24}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_17ns_16ns_32_4_1_13 mul_mul_17ns_16ns_32_4_1_U35
       (.A({A[16:15],A[13:12],A[5],A[2:1]}),
        .D(select_ln878_9_fu_1952_p3),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mul_mul_8ns_16ns_24_4_1_U29_n_2,mul_mul_8ns_16ns_24_4_1_U29_n_3,mul_mul_8ns_16ns_24_4_1_U29_n_4,mul_mul_8ns_16ns_24_4_1_U29_n_5,mul_mul_8ns_16ns_24_4_1_U29_n_6,mul_mul_8ns_16ns_24_4_1_U29_n_7,mul_mul_8ns_16ns_24_4_1_U29_n_8,mul_mul_8ns_16ns_24_4_1_U29_n_9,mul_mul_8ns_16ns_24_4_1_U29_n_10,mul_mul_8ns_16ns_24_4_1_U29_n_11,mul_mul_8ns_16ns_24_4_1_U29_n_12,mul_mul_8ns_16ns_24_4_1_U29_n_13,mul_mul_8ns_16ns_24_4_1_U29_n_14,mul_mul_8ns_16ns_24_4_1_U29_n_15,mul_mul_8ns_16ns_24_4_1_U29_n_16,mul_mul_8ns_16ns_24_4_1_U29_n_17}),
        .DSP_ALU_INST_1({mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_17,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_18,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_19,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_20,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_21,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_22,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_23,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_24,mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_25,A[0]}),
        .DSP_A_B_DATA_INST(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_63),
        .DSP_A_B_DATA_INST_0(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .DSP_A_B_DATA_INST_1(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_31),
        .DSP_A_B_DATA_INST_2(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_30),
        .P(PB_out_V_2_1_fu_1496_p4),
        .Q({p_Val2_9_reg_321[15:9],p_Val2_9_reg_321[5],p_Val2_9_reg_321[2:0]}),
        .S({mul_mul_17ns_16ns_32_4_1_U35_n_57,mul_mul_17ns_16ns_32_4_1_U35_n_58,mul_mul_17ns_16ns_32_4_1_U35_n_59,mul_mul_17ns_16ns_32_4_1_U35_n_60,mul_mul_17ns_16ns_32_4_1_U35_n_61,mul_mul_17ns_16ns_32_4_1_U35_n_62,mul_mul_17ns_16ns_32_4_1_U35_n_63,mul_mul_17ns_16ns_32_4_1_U35_n_64}),
        .Yaxis_overlap_en_2_reg_332(Yaxis_overlap_en_2_reg_332),
        .Yaxis_overlap_en_reg_2627(Yaxis_overlap_en_reg_2627),
        .\Yaxis_overlap_en_reg_2627_reg[0] (mul_mul_17ns_16ns_32_4_1_U35_n_25),
        .\Yaxis_overlap_en_reg_2627_reg[0]_i_3 (\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .\accum_reg_V_2_0_1_reg_454_reg[15] (zext_ln211_16_fu_1474_p1),
        .\accum_reg_V_2_0_1_reg_454_reg[15]_0 (accum_reg_V_2_0_1_reg_454[15]),
        .\accum_reg_V_2_0_1_reg_454_reg[15]_1 ({mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_41,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_42,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_43,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_44,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_45,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_46,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_47}),
        .\accum_reg_V_2_0_1_reg_454_reg[7] ({mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_33,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_34,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_35,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_36,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_37,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_38,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_39,mac_muladd_17ns_14ns_17ns_31_4_1_U32_n_40}),
        .\accum_reg_V_2_1_1_reg_443_reg[15] (\empty_32_reg_2438_pp1_iter6_reg_reg[0]__0_rep_n_2 ),
        .\accum_reg_V_2_1_1_reg_443_reg[15]_0 (accum_reg_V_2_1_1_reg_443),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .cmp117_reg_2422_pp1_iter6_reg(cmp117_reg_2422_pp1_iter6_reg),
        .\cmp117_reg_2422_pp1_iter6_reg_reg[0]__0 ({mul_mul_17ns_16ns_32_4_1_U35_n_33,mul_mul_17ns_16ns_32_4_1_U35_n_34,mul_mul_17ns_16ns_32_4_1_U35_n_35,mul_mul_17ns_16ns_32_4_1_U35_n_36,mul_mul_17ns_16ns_32_4_1_U35_n_37,mul_mul_17ns_16ns_32_4_1_U35_n_38,mul_mul_17ns_16ns_32_4_1_U35_n_39,mul_mul_17ns_16ns_32_4_1_U35_n_40}),
        .p_Val2_8_reg_2617_reg({p_Val2_8_reg_2617_reg[15:9],p_Val2_8_reg_2617_reg[5],p_Val2_8_reg_2617_reg[2:0]}),
        .\p_Val2_8_reg_2617_reg[12] (mul_mul_17ns_16ns_32_4_1_U35_n_29),
        .\p_Val2_8_reg_2617_reg[13] (mul_mul_17ns_16ns_32_4_1_U35_n_26),
        .\p_Val2_8_reg_2617_reg[15] (mul_mul_17ns_16ns_32_4_1_U35_n_30),
        .p_Val2_8_reg_2617_reg_10_sp_1(mul_mul_17ns_16ns_32_4_1_U35_n_32),
        .p_Val2_8_reg_2617_reg_9_sp_1(mul_mul_17ns_16ns_32_4_1_U35_n_31),
        .\p_Val2_9_reg_321_reg[11] (mul_mul_17ns_16ns_32_4_1_U35_n_24),
        .\p_Val2_9_reg_321_reg[15] (Wy_V_1_fu_1184_p3[15:14]),
        .p_reg_reg_i_3__3(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1 mul_mul_8ns_16ns_24_4_1_U27
       (.A({select_ln166_fu_864_p3[15:14],select_ln166_fu_864_p3[12],select_ln166_fu_864_p3[10],select_ln166_fu_864_p3[8],select_ln166_fu_864_p3[5:3],select_ln166_fu_864_p3[1]}),
        .CO(icmp_ln874_2_fu_846_p2),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_A_B_DATA_INST(mul_mul_8ns_16ns_24_4_1_U29_n_27),
        .DSP_A_B_DATA_INST_0(mul_mul_8ns_16ns_24_4_1_U29_n_29),
        .DSP_A_B_DATA_INST_1(mul_mul_8ns_16ns_24_4_1_U29_n_28),
        .DSP_A_B_DATA_INST_2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .P(B),
        .Q(Q[7:0]),
        .ap_clk(ap_clk),
        .phi_ln695_fu_176_reg({phi_ln695_fu_176_reg[13],phi_ln695_fu_176_reg[11],phi_ln695_fu_176_reg[9],phi_ln695_fu_176_reg[7:6],phi_ln695_fu_176_reg[2]}),
        .\phi_ln695_fu_176_reg[13] ({mul_mul_8ns_16ns_24_4_1_U27_n_18,mul_mul_8ns_16ns_24_4_1_U27_n_19,mul_mul_8ns_16ns_24_4_1_U27_n_20,mul_mul_8ns_16ns_24_4_1_U27_n_21,mul_mul_8ns_16ns_24_4_1_U27_n_22,mul_mul_8ns_16ns_24_4_1_U27_n_23}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_14 mul_mul_8ns_16ns_24_4_1_U28
       (.A({select_ln166_fu_864_p3[15:14],mul_mul_8ns_16ns_24_4_1_U27_n_18,select_ln166_fu_864_p3[12],mul_mul_8ns_16ns_24_4_1_U27_n_19,select_ln166_fu_864_p3[10],mul_mul_8ns_16ns_24_4_1_U27_n_20,select_ln166_fu_864_p3[8],mul_mul_8ns_16ns_24_4_1_U27_n_21,mul_mul_8ns_16ns_24_4_1_U27_n_22,select_ln166_fu_864_p3[5:3],mul_mul_8ns_16ns_24_4_1_U27_n_23,select_ln166_fu_864_p3[1]}),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .P({mul_mul_8ns_16ns_24_4_1_U28_n_2,mul_mul_8ns_16ns_24_4_1_U28_n_3,mul_mul_8ns_16ns_24_4_1_U28_n_4,mul_mul_8ns_16ns_24_4_1_U28_n_5,mul_mul_8ns_16ns_24_4_1_U28_n_6,mul_mul_8ns_16ns_24_4_1_U28_n_7,mul_mul_8ns_16ns_24_4_1_U28_n_8,mul_mul_8ns_16ns_24_4_1_U28_n_9,mul_mul_8ns_16ns_24_4_1_U28_n_10,mul_mul_8ns_16ns_24_4_1_U28_n_11,mul_mul_8ns_16ns_24_4_1_U28_n_12,mul_mul_8ns_16ns_24_4_1_U28_n_13,mul_mul_8ns_16ns_24_4_1_U28_n_14,mul_mul_8ns_16ns_24_4_1_U28_n_15,mul_mul_8ns_16ns_24_4_1_U28_n_16,mul_mul_8ns_16ns_24_4_1_U28_n_17}),
        .Q(Q[15:8]),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_mul_mul_8ns_16ns_24_4_1_15 mul_mul_8ns_16ns_24_4_1_U29
       (.A({select_ln166_fu_864_p3[15:14],select_ln166_fu_864_p3[12],select_ln166_fu_864_p3[10],select_ln166_fu_864_p3[8],select_ln166_fu_864_p3[5:3],select_ln166_fu_864_p3[1]}),
        .CO(icmp_ln874_2_fu_846_p2),
        .DSP_ALU_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .DSP_ALU_INST_0({mul_mul_8ns_16ns_24_4_1_U27_n_18,mul_mul_8ns_16ns_24_4_1_U27_n_19,mul_mul_8ns_16ns_24_4_1_U27_n_20,mul_mul_8ns_16ns_24_4_1_U27_n_21,mul_mul_8ns_16ns_24_4_1_U27_n_22,mul_mul_8ns_16ns_24_4_1_U27_n_23}),
        .DSP_A_B_DATA_INST(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .P({mul_mul_8ns_16ns_24_4_1_U29_n_2,mul_mul_8ns_16ns_24_4_1_U29_n_3,mul_mul_8ns_16ns_24_4_1_U29_n_4,mul_mul_8ns_16ns_24_4_1_U29_n_5,mul_mul_8ns_16ns_24_4_1_U29_n_6,mul_mul_8ns_16ns_24_4_1_U29_n_7,mul_mul_8ns_16ns_24_4_1_U29_n_8,mul_mul_8ns_16ns_24_4_1_U29_n_9,mul_mul_8ns_16ns_24_4_1_U29_n_10,mul_mul_8ns_16ns_24_4_1_U29_n_11,mul_mul_8ns_16ns_24_4_1_U29_n_12,mul_mul_8ns_16ns_24_4_1_U29_n_13,mul_mul_8ns_16ns_24_4_1_U29_n_14,mul_mul_8ns_16ns_24_4_1_U29_n_15,mul_mul_8ns_16ns_24_4_1_U29_n_16,mul_mul_8ns_16ns_24_4_1_U29_n_17}),
        .Q(Q[23:16]),
        .ap_clk(ap_clk),
        .p_reg_reg_i_16__1(O),
        .p_reg_reg_i_16__1_0(\phi_ln695_fu_176_reg[31]_0 ),
        .p_reg_reg_i_26__0(mul_mul_8ns_16ns_24_4_1_U29_n_27),
        .p_reg_reg_i_30__0(mul_mul_8ns_16ns_24_4_1_U29_n_29),
        .p_reg_reg_i_32__0(mul_mul_8ns_16ns_24_4_1_U29_n_28),
        .phi_ln695_fu_176_reg({phi_ln695_fu_176_reg[15:14],phi_ln695_fu_176_reg[12],phi_ln695_fu_176_reg[10],phi_ln695_fu_176_reg[8],phi_ln695_fu_176_reg[5:3],phi_ln695_fu_176_reg[1]}),
        .shl_ln_fu_822_p3(shl_ln_fu_822_p3),
        .sub_ln216_2_fu_830_p2(sub_ln216_2_fu_830_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V ouput_buffer_0_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_2_fu_1724_p3[7:0]),
        .DDR_wr_en_tmp_reg_2528_pp1_iter6_reg(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] (ouput_buffer_0_0_V_U_n_3),
        .DINADIN(ouput_buffer_0_0_V_d0),
        .O(add_ln211_fu_2055_p2),
        .Q(p_Val2_5_reg_366_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .Yaxis_overlap_en_2_reg_332_pp1_iter6_reg(Yaxis_overlap_en_2_reg_332_pp1_iter6_reg),
        .\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] (ouput_buffer_0_0_V_U_n_12),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter6_reg(ouput_buffer_0_0_V_U_n_2),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out_buffer_wr_en_reg_2522_pp1_iter6_reg(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0(p_0_in),
        .ram_reg_bram_0_0(select_ln878_fu_1634_p3[7:0]),
        .ram_reg_bram_0_1(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .ram_reg_bram_0_2(ap_enable_reg_pp1_iter7_reg_n_2),
        .ram_reg_bram_0_3(ap_block_pp1_stage0_subdone),
        .ram_reg_bram_0_i_30(select_ln878_1_fu_1642_p3),
        .ram_reg_bram_0_i_30_0(select_ln878_3_fu_1732_p3));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[1] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[1]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[1]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[2] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[2]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[2]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[3] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[3]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[3]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[4] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[4]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[4]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[5] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[5]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[5]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[6] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[6]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[6]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[7] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[7]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[7]),
        .R(1'b0));
  FDRE \ouput_buffer_0_0_V_addr_1_reg_2644_reg[8] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[8]),
        .Q(ouput_buffer_2_0_V_addr_1_reg_2656[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_16 ouput_buffer_1_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_6_fu_1872_p3[7:0]),
        .DINADIN(ouput_buffer_1_0_V_d0),
        .O(add_ln211_5_fu_2106_p2),
        .Q(p_Val2_5_reg_366_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .ap_clk(ap_clk),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0(add_ln216_4_fu_2113_p2),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_2),
        .ram_reg_bram_0_1(ouput_buffer_0_0_V_U_n_3),
        .ram_reg_bram_0_2(ouput_buffer_0_0_V_U_n_12),
        .ram_reg_bram_0_3(select_ln878_4_fu_1800_p3[7:0]),
        .ram_reg_bram_0_i_17__0(select_ln878_5_fu_1808_p3),
        .ram_reg_bram_0_i_17__0_0(select_ln878_7_fu_1880_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_17 ouput_buffer_2_0_V_U
       (.ADDRARDADDR(ouput_buffer_2_0_V_address0),
        .D(select_ln878_10_fu_2016_p3[7:0]),
        .DDR_wr_en_tmp_reg_2528_pp1_iter6_reg(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .DDR_wr_en_tmp_reg_2528_pp1_iter7_reg(DDR_wr_en_tmp_reg_2528_pp1_iter7_reg),
        .DINADIN(ouput_buffer_2_0_V_d0),
        .O(add_ln211_8_fu_2157_p2),
        .Q(p_Val2_5_reg_366_reg),
        .WEA(ouput_buffer_0_0_V_ce0),
        .\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] (\icmp_ln686_reg_2396_reg_n_2_[0] ),
        .\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 (ap_enable_reg_pp1_iter8_reg_n_2),
        .\ap_CS_fsm_reg[1] (ouput_buffer_2_0_V_U_n_13),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln809_reg_2613_pp1_iter7_reg(icmp_ln809_reg_2613_pp1_iter7_reg),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .internal_full_n_reg(ap_block_pp1_stage0_subdone),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out_buffer_wr_en_reg_2522_pp1_iter6_reg(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0(add_ln216_5_fu_2164_p2),
        .ram_reg_bram_0_0(ouput_buffer_0_0_V_U_n_2),
        .ram_reg_bram_0_1(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .ram_reg_bram_0_2(ap_enable_reg_pp1_iter7_reg_n_2),
        .ram_reg_bram_0_3(ap_CS_fsm_state2),
        .ram_reg_bram_0_4(t_V_reg_277_reg),
        .ram_reg_bram_0_5(ouput_buffer_0_0_V_U_n_3),
        .ram_reg_bram_0_6(ouput_buffer_0_0_V_U_n_12),
        .ram_reg_bram_0_7(select_ln878_8_fu_1944_p3[7:0]),
        .ram_reg_bram_0_8(ouput_buffer_2_0_V_addr_1_reg_2656),
        .ram_reg_bram_0_i_17__1(select_ln878_9_fu_1952_p3),
        .ram_reg_bram_0_i_17__1_0(select_ln878_11_fu_2024_p3),
        .\t_V_reg_277_reg[1] (ouput_buffer_2_0_V_U_n_15));
  LUT1 #(
    .INIT(2'h1)) 
    \ouput_index_write_counter679_load_08652496_reg_355[0]_i_1 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[0]),
        .O(add_ln695_1_fu_1156_p2[0]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \ouput_index_write_counter679_load_08652496_reg_355[15]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(icmp_ln204_fu_1109_p2),
        .I4(ap_CS_fsm_state3),
        .O(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \ouput_index_write_counter679_load_08652496_reg_355[15]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(icmp_ln894_1_fu_1098_p2),
        .O(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ));
  FDSE \ouput_index_write_counter679_load_08652496_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[0]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[0]),
        .S(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[10] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[10]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[10]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[11] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[11]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[11]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[12] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[12]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[12]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[13] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[13]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[13]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[14] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[14]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[14]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[15] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[15]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[15]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3 
       (.CI(\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_CO_UNCONNECTED [7:6],\ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_4 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_5 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_6 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_7 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_8 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ouput_index_write_counter679_load_08652496_reg_355_reg[15]_i_3_O_UNCONNECTED [7],add_ln695_1_fu_1156_p2[15:9]}),
        .S({1'b0,ouput_index_write_counter679_load_08652496_reg_355_reg[15:9]}));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[1]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[1]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[2]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[2]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[3]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[3]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[4]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[4]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[5]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[5]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[6]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[6]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[7]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[7]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[8] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[8]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[8]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1 
       (.CI(ouput_index_write_counter679_load_08652496_reg_355_reg[0]),
        .CI_TOP(1'b0),
        .CO({\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_2 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_3 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_4 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_5 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_6 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_7 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_8 ,\ouput_index_write_counter679_load_08652496_reg_355_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln695_1_fu_1156_p2[8:1]),
        .S(ouput_index_write_counter679_load_08652496_reg_355_reg[8:1]));
  FDRE \ouput_index_write_counter679_load_08652496_reg_355_reg[9] 
       (.C(ap_clk),
        .CE(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_2_n_2 ),
        .D(add_ln695_1_fu_1156_p2[9]),
        .Q(ouput_index_write_counter679_load_08652496_reg_355_reg[9]),
        .R(\ouput_index_write_counter679_load_08652496_reg_355[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \out_buffer_wr_en_reg_2522[0]_i_1 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(icmp_ln894_1_fu_1098_p2),
        .O(\out_buffer_wr_en_reg_2522[0]_i_1_n_2 ));
  FDRE \out_buffer_wr_en_reg_2522_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(out_buffer_wr_en_reg_2522),
        .Q(out_buffer_wr_en_reg_2522_pp1_iter5_reg),
        .R(1'b0));
  FDRE \out_buffer_wr_en_reg_2522_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(out_buffer_wr_en_reg_2522_pp1_iter5_reg),
        .Q(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .R(1'b0));
  FDRE \out_buffer_wr_en_reg_2522_reg[0] 
       (.C(ap_clk),
        .CE(DDR_wr_en_tmp_reg_25280),
        .D(\out_buffer_wr_en_reg_2522[0]_i_1_n_2 ),
        .Q(out_buffer_wr_en_reg_2522),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_index_fu_180[0]_i_1 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(out_col_index_fu_1800),
        .I2(ap_CS_fsm_state3),
        .O(\out_col_index_fu_180[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \out_col_index_fu_180[0]_i_2 
       (.I0(ouput_index_write_counter679_load_08652496_reg_3551),
        .I1(\DDR_wr_en_tmp_reg_2528[0]_i_7_n_2 ),
        .I2(\out_col_index_fu_180[0]_i_4_n_2 ),
        .I3(\DDR_wr_en_tmp_reg_2528[0]_i_4_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_3_n_2 ),
        .I5(\out_buffer_wr_en_reg_2522[0]_i_1_n_2 ),
        .O(out_col_index_fu_1800));
  LUT6 #(
    .INIT(64'hFF54FFFFFFFFFFFF)) 
    \out_col_index_fu_180[0]_i_4 
       (.I0(\DDR_wr_en_tmp_reg_2528[0]_i_18_n_2 ),
        .I1(\out_col_index_fu_180[0]_i_6_n_2 ),
        .I2(\DDR_wr_en_tmp_reg_2528[0]_i_15_n_2 ),
        .I3(\out_col_index_fu_180[0]_i_7_n_2 ),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_19_n_2 ),
        .I5(mul_mul_17ns_16ns_32_4_1_U35_n_26),
        .O(\out_col_index_fu_180[0]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \out_col_index_fu_180[0]_i_5 
       (.I0(\out_col_index_fu_180_reg_n_2_[0] ),
        .O(\out_col_index_fu_180[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h757FFFFFFFFFFFFF)) 
    \out_col_index_fu_180[0]_i_6 
       (.I0(\Yaxis_overlap_en_reg_2627[0]_i_12_n_2 ),
        .I1(p_Val2_8_reg_2617_reg[10]),
        .I2(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I3(p_Val2_9_reg_321[10]),
        .I4(\DDR_wr_en_tmp_reg_2528[0]_i_17_n_2 ),
        .I5(mul_mul_17ns_16ns_32_4_1_U35_n_31),
        .O(\out_col_index_fu_180[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    \out_col_index_fu_180[0]_i_7 
       (.I0(p_Val2_8_reg_2617_reg[14]),
        .I1(p_Val2_9_reg_321[14]),
        .I2(mul_mul_17ns_16ns_32_4_1_U35_n_29),
        .I3(p_Val2_9_reg_321[15]),
        .I4(mac_muladd_17ns_14ns_17ns_31_4_1_U30_n_27),
        .I5(p_Val2_8_reg_2617_reg[15]),
        .O(\out_col_index_fu_180[0]_i_7_n_2 ));
  FDRE \out_col_index_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_17 ),
        .Q(\out_col_index_fu_180_reg_n_2_[0] ),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_180_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_180_reg[0]_i_3_n_2 ,\out_col_index_fu_180_reg[0]_i_3_n_3 ,\out_col_index_fu_180_reg[0]_i_3_n_4 ,\out_col_index_fu_180_reg[0]_i_3_n_5 ,\out_col_index_fu_180_reg[0]_i_3_n_6 ,\out_col_index_fu_180_reg[0]_i_3_n_7 ,\out_col_index_fu_180_reg[0]_i_3_n_8 ,\out_col_index_fu_180_reg[0]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\out_col_index_fu_180_reg[0]_i_3_n_10 ,\out_col_index_fu_180_reg[0]_i_3_n_11 ,\out_col_index_fu_180_reg[0]_i_3_n_12 ,\out_col_index_fu_180_reg[0]_i_3_n_13 ,\out_col_index_fu_180_reg[0]_i_3_n_14 ,\out_col_index_fu_180_reg[0]_i_3_n_15 ,\out_col_index_fu_180_reg[0]_i_3_n_16 ,\out_col_index_fu_180_reg[0]_i_3_n_17 }),
        .S({out_col_index_fu_180_reg[7:6],\out_col_index_fu_180_reg_n_2_[5] ,\out_col_index_fu_180_reg_n_2_[4] ,\out_col_index_fu_180_reg_n_2_[3] ,\out_col_index_fu_180_reg_n_2_[2] ,\out_col_index_fu_180_reg_n_2_[1] ,\out_col_index_fu_180[0]_i_5_n_2 }));
  FDRE \out_col_index_fu_180_reg[10] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_15 ),
        .Q(out_col_index_fu_180_reg[10]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[11] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_14 ),
        .Q(out_col_index_fu_180_reg[11]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[12] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_13 ),
        .Q(out_col_index_fu_180_reg[12]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[13] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_12 ),
        .Q(out_col_index_fu_180_reg[13]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[14] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_11 ),
        .Q(out_col_index_fu_180_reg[14]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[15] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_10 ),
        .Q(out_col_index_fu_180_reg[15]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[16] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_17 ),
        .Q(out_col_index_fu_180_reg[16]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_180_reg[16]_i_1 
       (.CI(\out_col_index_fu_180_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_180_reg[16]_i_1_n_2 ,\out_col_index_fu_180_reg[16]_i_1_n_3 ,\out_col_index_fu_180_reg[16]_i_1_n_4 ,\out_col_index_fu_180_reg[16]_i_1_n_5 ,\out_col_index_fu_180_reg[16]_i_1_n_6 ,\out_col_index_fu_180_reg[16]_i_1_n_7 ,\out_col_index_fu_180_reg[16]_i_1_n_8 ,\out_col_index_fu_180_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_180_reg[16]_i_1_n_10 ,\out_col_index_fu_180_reg[16]_i_1_n_11 ,\out_col_index_fu_180_reg[16]_i_1_n_12 ,\out_col_index_fu_180_reg[16]_i_1_n_13 ,\out_col_index_fu_180_reg[16]_i_1_n_14 ,\out_col_index_fu_180_reg[16]_i_1_n_15 ,\out_col_index_fu_180_reg[16]_i_1_n_16 ,\out_col_index_fu_180_reg[16]_i_1_n_17 }),
        .S(out_col_index_fu_180_reg[23:16]));
  FDRE \out_col_index_fu_180_reg[17] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_16 ),
        .Q(out_col_index_fu_180_reg[17]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[18] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_15 ),
        .Q(out_col_index_fu_180_reg[18]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[19] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_14 ),
        .Q(out_col_index_fu_180_reg[19]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_16 ),
        .Q(\out_col_index_fu_180_reg_n_2_[1] ),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[20] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_13 ),
        .Q(out_col_index_fu_180_reg[20]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[21] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_12 ),
        .Q(out_col_index_fu_180_reg[21]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[22] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_11 ),
        .Q(out_col_index_fu_180_reg[22]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[23] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[16]_i_1_n_10 ),
        .Q(out_col_index_fu_180_reg[23]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[24] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_17 ),
        .Q(out_col_index_fu_180_reg[24]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_180_reg[24]_i_1 
       (.CI(\out_col_index_fu_180_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_out_col_index_fu_180_reg[24]_i_1_CO_UNCONNECTED [7],\out_col_index_fu_180_reg[24]_i_1_n_3 ,\out_col_index_fu_180_reg[24]_i_1_n_4 ,\out_col_index_fu_180_reg[24]_i_1_n_5 ,\out_col_index_fu_180_reg[24]_i_1_n_6 ,\out_col_index_fu_180_reg[24]_i_1_n_7 ,\out_col_index_fu_180_reg[24]_i_1_n_8 ,\out_col_index_fu_180_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_180_reg[24]_i_1_n_10 ,\out_col_index_fu_180_reg[24]_i_1_n_11 ,\out_col_index_fu_180_reg[24]_i_1_n_12 ,\out_col_index_fu_180_reg[24]_i_1_n_13 ,\out_col_index_fu_180_reg[24]_i_1_n_14 ,\out_col_index_fu_180_reg[24]_i_1_n_15 ,\out_col_index_fu_180_reg[24]_i_1_n_16 ,\out_col_index_fu_180_reg[24]_i_1_n_17 }),
        .S(out_col_index_fu_180_reg[31:24]));
  FDRE \out_col_index_fu_180_reg[25] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_16 ),
        .Q(out_col_index_fu_180_reg[25]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[26] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_15 ),
        .Q(out_col_index_fu_180_reg[26]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[27] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_14 ),
        .Q(out_col_index_fu_180_reg[27]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[28] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_13 ),
        .Q(out_col_index_fu_180_reg[28]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[29] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_12 ),
        .Q(out_col_index_fu_180_reg[29]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_15 ),
        .Q(\out_col_index_fu_180_reg_n_2_[2] ),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[30] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_11 ),
        .Q(out_col_index_fu_180_reg[30]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[31] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[24]_i_1_n_10 ),
        .Q(out_col_index_fu_180_reg[31]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_14 ),
        .Q(\out_col_index_fu_180_reg_n_2_[3] ),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_13 ),
        .Q(\out_col_index_fu_180_reg_n_2_[4] ),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_12 ),
        .Q(\out_col_index_fu_180_reg_n_2_[5] ),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_11 ),
        .Q(out_col_index_fu_180_reg[6]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[0]_i_3_n_10 ),
        .Q(out_col_index_fu_180_reg[7]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  FDRE \out_col_index_fu_180_reg[8] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_17 ),
        .Q(out_col_index_fu_180_reg[8]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \out_col_index_fu_180_reg[8]_i_1 
       (.CI(\out_col_index_fu_180_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\out_col_index_fu_180_reg[8]_i_1_n_2 ,\out_col_index_fu_180_reg[8]_i_1_n_3 ,\out_col_index_fu_180_reg[8]_i_1_n_4 ,\out_col_index_fu_180_reg[8]_i_1_n_5 ,\out_col_index_fu_180_reg[8]_i_1_n_6 ,\out_col_index_fu_180_reg[8]_i_1_n_7 ,\out_col_index_fu_180_reg[8]_i_1_n_8 ,\out_col_index_fu_180_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\out_col_index_fu_180_reg[8]_i_1_n_10 ,\out_col_index_fu_180_reg[8]_i_1_n_11 ,\out_col_index_fu_180_reg[8]_i_1_n_12 ,\out_col_index_fu_180_reg[8]_i_1_n_13 ,\out_col_index_fu_180_reg[8]_i_1_n_14 ,\out_col_index_fu_180_reg[8]_i_1_n_15 ,\out_col_index_fu_180_reg[8]_i_1_n_16 ,\out_col_index_fu_180_reg[8]_i_1_n_17 }),
        .S(out_col_index_fu_180_reg[15:8]));
  FDRE \out_col_index_fu_180_reg[9] 
       (.C(ap_clk),
        .CE(out_col_index_fu_1800),
        .D(\out_col_index_fu_180_reg[8]_i_1_n_16 ),
        .Q(out_col_index_fu_180_reg[9]),
        .R(\out_col_index_fu_180[0]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Result_6_reg_2632[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln686_reg_2396_pp1_iter5_reg),
        .O(ouput_buffer_0_0_V_addr_1_reg_26440));
  FDRE \p_Result_6_reg_2632_reg[0] 
       (.C(ap_clk),
        .CE(ouput_buffer_0_0_V_addr_1_reg_26440),
        .D(p_Val2_5_reg_366_reg[0]),
        .Q(p_Result_6_reg_2632),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \p_Val2_10_reg_344[1]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .I2(ap_enable_reg_pp1_iter4),
        .I3(icmp_ln204_fu_1109_p2),
        .O(\p_Val2_10_reg_344[1]_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[1]_i_3 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[8] ),
        .O(\p_Val2_10_reg_344[1]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[1]_i_4 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[7] ),
        .O(\p_Val2_10_reg_344[1]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[1]_i_5 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[6] ),
        .O(\p_Val2_10_reg_344[1]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[1]_i_6 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[4] ),
        .O(\p_Val2_10_reg_344[1]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[1]_i_7 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[3] ),
        .O(\p_Val2_10_reg_344[1]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[1]_i_8 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[1] ),
        .O(\p_Val2_10_reg_344[1]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[9]_i_2 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[14] ),
        .O(\p_Val2_10_reg_344[9]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[9]_i_3 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[11] ),
        .O(\p_Val2_10_reg_344[9]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_10_reg_344[9]_i_4 
       (.I0(\p_Val2_10_reg_344_reg_n_2_[9] ),
        .O(\p_Val2_10_reg_344[9]_i_4_n_2 ));
  FDRE \p_Val2_10_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_16 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[10] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_15 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[11] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_14 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[12] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[13] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_13 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[13] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[14] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_12 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[14] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[15] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_11 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[15] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[16] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_10 ),
        .Q(p_Result_s_34_fu_1076_p4[0]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[17] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_17 ),
        .Q(p_Result_s_34_fu_1076_p4[1]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_10_reg_344_reg[17]_i_1 
       (.CI(\p_Val2_10_reg_344_reg[9]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_10_reg_344_reg[17]_i_1_n_2 ,\p_Val2_10_reg_344_reg[17]_i_1_n_3 ,\p_Val2_10_reg_344_reg[17]_i_1_n_4 ,\p_Val2_10_reg_344_reg[17]_i_1_n_5 ,\p_Val2_10_reg_344_reg[17]_i_1_n_6 ,\p_Val2_10_reg_344_reg[17]_i_1_n_7 ,\p_Val2_10_reg_344_reg[17]_i_1_n_8 ,\p_Val2_10_reg_344_reg[17]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\p_Val2_10_reg_344_reg[17]_i_1_n_10 ,\p_Val2_10_reg_344_reg[17]_i_1_n_11 ,\p_Val2_10_reg_344_reg[17]_i_1_n_12 ,\p_Val2_10_reg_344_reg[17]_i_1_n_13 ,\p_Val2_10_reg_344_reg[17]_i_1_n_14 ,\p_Val2_10_reg_344_reg[17]_i_1_n_15 ,\p_Val2_10_reg_344_reg[17]_i_1_n_16 ,\p_Val2_10_reg_344_reg[17]_i_1_n_17 }),
        .S(p_Result_s_34_fu_1076_p4[8:1]));
  FDRE \p_Val2_10_reg_344_reg[18] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_16 ),
        .Q(p_Result_s_34_fu_1076_p4[2]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[19] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_15 ),
        .Q(p_Result_s_34_fu_1076_p4[3]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_17 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[1] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_10_reg_344_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_10_reg_344_reg[1]_i_2_n_2 ,\p_Val2_10_reg_344_reg[1]_i_2_n_3 ,\p_Val2_10_reg_344_reg[1]_i_2_n_4 ,\p_Val2_10_reg_344_reg[1]_i_2_n_5 ,\p_Val2_10_reg_344_reg[1]_i_2_n_6 ,\p_Val2_10_reg_344_reg[1]_i_2_n_7 ,\p_Val2_10_reg_344_reg[1]_i_2_n_8 ,\p_Val2_10_reg_344_reg[1]_i_2_n_9 }),
        .DI({1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .O({\p_Val2_10_reg_344_reg[1]_i_2_n_10 ,\p_Val2_10_reg_344_reg[1]_i_2_n_11 ,\p_Val2_10_reg_344_reg[1]_i_2_n_12 ,\p_Val2_10_reg_344_reg[1]_i_2_n_13 ,\p_Val2_10_reg_344_reg[1]_i_2_n_14 ,\p_Val2_10_reg_344_reg[1]_i_2_n_15 ,\p_Val2_10_reg_344_reg[1]_i_2_n_16 ,\p_Val2_10_reg_344_reg[1]_i_2_n_17 }),
        .S({\p_Val2_10_reg_344[1]_i_3_n_2 ,\p_Val2_10_reg_344[1]_i_4_n_2 ,\p_Val2_10_reg_344[1]_i_5_n_2 ,\p_Val2_10_reg_344_reg_n_2_[5] ,\p_Val2_10_reg_344[1]_i_6_n_2 ,\p_Val2_10_reg_344[1]_i_7_n_2 ,\p_Val2_10_reg_344_reg_n_2_[2] ,\p_Val2_10_reg_344[1]_i_8_n_2 }));
  FDRE \p_Val2_10_reg_344_reg[20] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_14 ),
        .Q(p_Result_s_34_fu_1076_p4[4]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[21] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_13 ),
        .Q(p_Result_s_34_fu_1076_p4[5]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[22] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_12 ),
        .Q(p_Result_s_34_fu_1076_p4[6]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[23] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_11 ),
        .Q(p_Result_s_34_fu_1076_p4[7]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[24] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[17]_i_1_n_10 ),
        .Q(p_Result_s_34_fu_1076_p4[8]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[25] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[25]_i_1_n_17 ),
        .Q(p_Result_s_34_fu_1076_p4[9]),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_10_reg_344_reg[25]_i_1 
       (.CI(\p_Val2_10_reg_344_reg[17]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_10_reg_344_reg[25]_i_1_CO_UNCONNECTED [7:6],\p_Val2_10_reg_344_reg[25]_i_1_n_4 ,\p_Val2_10_reg_344_reg[25]_i_1_n_5 ,\p_Val2_10_reg_344_reg[25]_i_1_n_6 ,\p_Val2_10_reg_344_reg[25]_i_1_n_7 ,\p_Val2_10_reg_344_reg[25]_i_1_n_8 ,\p_Val2_10_reg_344_reg[25]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_10_reg_344_reg[25]_i_1_O_UNCONNECTED [7],\p_Val2_10_reg_344_reg[25]_i_1_n_11 ,\p_Val2_10_reg_344_reg[25]_i_1_n_12 ,\p_Val2_10_reg_344_reg[25]_i_1_n_13 ,\p_Val2_10_reg_344_reg[25]_i_1_n_14 ,\p_Val2_10_reg_344_reg[25]_i_1_n_15 ,\p_Val2_10_reg_344_reg[25]_i_1_n_16 ,\p_Val2_10_reg_344_reg[25]_i_1_n_17 }),
        .S({1'b0,p_Result_s_34_fu_1076_p4[15:9]}));
  FDRE \p_Val2_10_reg_344_reg[26] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[25]_i_1_n_16 ),
        .Q(p_Result_s_34_fu_1076_p4[10]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[27] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[25]_i_1_n_15 ),
        .Q(p_Result_s_34_fu_1076_p4[11]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[28] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[25]_i_1_n_14 ),
        .Q(p_Result_s_34_fu_1076_p4[12]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[29] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[25]_i_1_n_13 ),
        .Q(p_Result_s_34_fu_1076_p4[13]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_16 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[2] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[30] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[25]_i_1_n_12 ),
        .Q(p_Result_s_34_fu_1076_p4[14]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[31] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[25]_i_1_n_11 ),
        .Q(p_Result_s_34_fu_1076_p4[15]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_15 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[3] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_14 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[4] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_13 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[5] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_12 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[6] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_11 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[7] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[1]_i_2_n_10 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[8] ),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_10_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(\p_Val2_10_reg_344[1]_i_1_n_2 ),
        .D(\p_Val2_10_reg_344_reg[9]_i_1_n_17 ),
        .Q(\p_Val2_10_reg_344_reg_n_2_[9] ),
        .R(ap_CS_fsm_state3));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_10_reg_344_reg[9]_i_1 
       (.CI(\p_Val2_10_reg_344_reg[1]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_10_reg_344_reg[9]_i_1_n_2 ,\p_Val2_10_reg_344_reg[9]_i_1_n_3 ,\p_Val2_10_reg_344_reg[9]_i_1_n_4 ,\p_Val2_10_reg_344_reg[9]_i_1_n_5 ,\p_Val2_10_reg_344_reg[9]_i_1_n_6 ,\p_Val2_10_reg_344_reg[9]_i_1_n_7 ,\p_Val2_10_reg_344_reg[9]_i_1_n_8 ,\p_Val2_10_reg_344_reg[9]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .O({\p_Val2_10_reg_344_reg[9]_i_1_n_10 ,\p_Val2_10_reg_344_reg[9]_i_1_n_11 ,\p_Val2_10_reg_344_reg[9]_i_1_n_12 ,\p_Val2_10_reg_344_reg[9]_i_1_n_13 ,\p_Val2_10_reg_344_reg[9]_i_1_n_14 ,\p_Val2_10_reg_344_reg[9]_i_1_n_15 ,\p_Val2_10_reg_344_reg[9]_i_1_n_16 ,\p_Val2_10_reg_344_reg[9]_i_1_n_17 }),
        .S({p_Result_s_34_fu_1076_p4[0],\p_Val2_10_reg_344_reg_n_2_[15] ,\p_Val2_10_reg_344[9]_i_2_n_2 ,\p_Val2_10_reg_344_reg_n_2_[13] ,\p_Val2_10_reg_344_reg_n_2_[12] ,\p_Val2_10_reg_344[9]_i_3_n_2 ,\p_Val2_10_reg_344_reg_n_2_[10] ,\p_Val2_10_reg_344[9]_i_4_n_2 }));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_5_reg_366[0]_i_1 
       (.I0(p_Val2_5_reg_366_reg[0]),
        .O(add_ln695_2_fu_1425_p2[0]));
  LUT5 #(
    .INIT(32'hBAAAAAAA)) 
    \p_Val2_5_reg_366[8]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln686_reg_2396_pp1_iter5_reg),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter6),
        .I4(icmp_ln204_reg_2516_pp1_iter5_reg),
        .O(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \p_Val2_5_reg_366[8]_i_2 
       (.I0(ap_enable_reg_pp1_iter6),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln686_reg_2396_pp1_iter5_reg),
        .I3(xor_ln894_reg_2511_pp1_iter5_reg),
        .I4(icmp_ln204_reg_2516_pp1_iter5_reg),
        .O(p_Val2_5_reg_366));
  FDRE \p_Val2_5_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[0]),
        .Q(p_Val2_5_reg_366_reg[0]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[1]),
        .Q(p_Val2_5_reg_366_reg[1]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[2]),
        .Q(p_Val2_5_reg_366_reg[2]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[3]),
        .Q(p_Val2_5_reg_366_reg[3]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[4]),
        .Q(p_Val2_5_reg_366_reg[4]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[5]),
        .Q(p_Val2_5_reg_366_reg[5]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[6]),
        .Q(p_Val2_5_reg_366_reg[6]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[7]),
        .Q(p_Val2_5_reg_366_reg[7]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  FDRE \p_Val2_5_reg_366_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_366),
        .D(add_ln695_2_fu_1425_p2[8]),
        .Q(p_Val2_5_reg_366_reg[8]),
        .R(\p_Val2_5_reg_366[8]_i_1_n_2 ));
  CARRY8 \p_Val2_5_reg_366_reg[8]_i_3 
       (.CI(p_Val2_5_reg_366_reg[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_5_reg_366_reg[8]_i_3_CO_UNCONNECTED [7],\p_Val2_5_reg_366_reg[8]_i_3_n_3 ,\p_Val2_5_reg_366_reg[8]_i_3_n_4 ,\p_Val2_5_reg_366_reg[8]_i_3_n_5 ,\p_Val2_5_reg_366_reg[8]_i_3_n_6 ,\p_Val2_5_reg_366_reg[8]_i_3_n_7 ,\p_Val2_5_reg_366_reg[8]_i_3_n_8 ,\p_Val2_5_reg_366_reg[8]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln695_2_fu_1425_p2[8:1]),
        .S(p_Val2_5_reg_366_reg[8:1]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[0]_i_2 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[7]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[7]),
        .O(\p_Val2_8_reg_2617[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[0]_i_3 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[6]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[6]),
        .O(\p_Val2_8_reg_2617[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_8_reg_2617[0]_i_4 
       (.I0(p_Val2_9_reg_321[5]),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(p_Val2_8_reg_2617_reg[5]),
        .O(\p_Val2_8_reg_2617[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[0]_i_5 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[4]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[4]),
        .O(\p_Val2_8_reg_2617[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[0]_i_6 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[3]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[3]),
        .O(\p_Val2_8_reg_2617[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[0]_i_7 
       (.I0(p_Val2_8_reg_2617_reg[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[2]),
        .O(\p_Val2_8_reg_2617[0]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[0]_i_8 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[1]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[1]),
        .O(\p_Val2_8_reg_2617[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[0]_i_9 
       (.I0(p_Val2_8_reg_2617_reg[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[0]),
        .O(\p_Val2_8_reg_2617[0]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_2 
       (.I0(p_Val2_8_reg_2617_reg[23]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[23]),
        .O(\p_Val2_8_reg_2617[16]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_3 
       (.I0(p_Val2_8_reg_2617_reg[22]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[22]),
        .O(\p_Val2_8_reg_2617[16]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_4 
       (.I0(p_Val2_8_reg_2617_reg[21]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[21]),
        .O(\p_Val2_8_reg_2617[16]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_5 
       (.I0(p_Val2_8_reg_2617_reg[20]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[20]),
        .O(\p_Val2_8_reg_2617[16]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_6 
       (.I0(p_Val2_8_reg_2617_reg[19]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[19]),
        .O(\p_Val2_8_reg_2617[16]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_7 
       (.I0(p_Val2_8_reg_2617_reg[18]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[18]),
        .O(\p_Val2_8_reg_2617[16]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_8 
       (.I0(p_Val2_8_reg_2617_reg[17]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[17]),
        .O(\p_Val2_8_reg_2617[16]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[16]_i_9 
       (.I0(p_Val2_8_reg_2617_reg[16]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[16]),
        .O(\p_Val2_8_reg_2617[16]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_2 
       (.I0(p_Val2_8_reg_2617_reg[31]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[31]),
        .O(\p_Val2_8_reg_2617[24]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_3 
       (.I0(p_Val2_8_reg_2617_reg[30]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[30]),
        .O(\p_Val2_8_reg_2617[24]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_4 
       (.I0(p_Val2_8_reg_2617_reg[29]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[29]),
        .O(\p_Val2_8_reg_2617[24]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_5 
       (.I0(p_Val2_8_reg_2617_reg[28]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[28]),
        .O(\p_Val2_8_reg_2617[24]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_6 
       (.I0(p_Val2_8_reg_2617_reg[27]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[27]),
        .O(\p_Val2_8_reg_2617[24]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_7 
       (.I0(p_Val2_8_reg_2617_reg[26]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[26]),
        .O(\p_Val2_8_reg_2617[24]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_8 
       (.I0(p_Val2_8_reg_2617_reg[25]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[25]),
        .O(\p_Val2_8_reg_2617[24]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[24]_i_9 
       (.I0(p_Val2_8_reg_2617_reg[24]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[24]),
        .O(\p_Val2_8_reg_2617[24]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[8]_i_2 
       (.I0(p_Val2_8_reg_2617_reg[15]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[15]),
        .O(\p_Val2_8_reg_2617[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \p_Val2_8_reg_2617[8]_i_3 
       (.I0(p_Val2_8_reg_2617_reg[14]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[14]),
        .I4(icmp_ln204_fu_1109_p2),
        .O(\p_Val2_8_reg_2617[8]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[8]_i_4 
       (.I0(p_Val2_8_reg_2617_reg[13]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[13]),
        .O(\p_Val2_8_reg_2617[8]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[8]_i_5 
       (.I0(p_Val2_8_reg_2617_reg[12]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[12]),
        .O(\p_Val2_8_reg_2617[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[8]_i_6 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[11]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[11]),
        .O(\p_Val2_8_reg_2617[8]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_8_reg_2617[8]_i_7 
       (.I0(p_Val2_8_reg_2617_reg[10]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(p_Val2_9_reg_321[10]),
        .O(\p_Val2_8_reg_2617[8]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[8]_i_8 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[9]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[9]),
        .O(\p_Val2_8_reg_2617[8]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \p_Val2_8_reg_2617[8]_i_9 
       (.I0(icmp_ln204_fu_1109_p2),
        .I1(p_Val2_9_reg_321[8]),
        .I2(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(p_Val2_8_reg_2617_reg[8]),
        .O(\p_Val2_8_reg_2617[8]_i_9_n_2 ));
  FDRE \p_Val2_8_reg_2617_reg[0] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_17 ),
        .Q(p_Val2_8_reg_2617_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_8_reg_2617_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2617_reg[0]_i_1_n_2 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_3 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_4 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_5 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_6 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_7 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_8 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_9 }),
        .DI({icmp_ln204_fu_1109_p2,icmp_ln204_fu_1109_p2,1'b0,icmp_ln204_fu_1109_p2,icmp_ln204_fu_1109_p2,1'b0,icmp_ln204_fu_1109_p2,1'b0}),
        .O({\p_Val2_8_reg_2617_reg[0]_i_1_n_10 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_11 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_12 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_13 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_14 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_15 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_16 ,\p_Val2_8_reg_2617_reg[0]_i_1_n_17 }),
        .S({\p_Val2_8_reg_2617[0]_i_2_n_2 ,\p_Val2_8_reg_2617[0]_i_3_n_2 ,\p_Val2_8_reg_2617[0]_i_4_n_2 ,\p_Val2_8_reg_2617[0]_i_5_n_2 ,\p_Val2_8_reg_2617[0]_i_6_n_2 ,\p_Val2_8_reg_2617[0]_i_7_n_2 ,\p_Val2_8_reg_2617[0]_i_8_n_2 ,\p_Val2_8_reg_2617[0]_i_9_n_2 }));
  FDRE \p_Val2_8_reg_2617_reg[10] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_15 ),
        .Q(p_Val2_8_reg_2617_reg[10]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[11] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_14 ),
        .Q(p_Val2_8_reg_2617_reg[11]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[12] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_13 ),
        .Q(p_Val2_8_reg_2617_reg[12]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[13] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_12 ),
        .Q(p_Val2_8_reg_2617_reg[13]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[14] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_11 ),
        .Q(p_Val2_8_reg_2617_reg[14]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[15] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_10 ),
        .Q(p_Val2_8_reg_2617_reg[15]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[16] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_17 ),
        .Q(p_Val2_8_reg_2617_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_8_reg_2617_reg[16]_i_1 
       (.CI(\p_Val2_8_reg_2617_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2617_reg[16]_i_1_n_2 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_3 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_4 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_5 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_6 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_7 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_8 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\p_Val2_8_reg_2617_reg[16]_i_1_n_10 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_11 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_12 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_13 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_14 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_15 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_16 ,\p_Val2_8_reg_2617_reg[16]_i_1_n_17 }),
        .S({\p_Val2_8_reg_2617[16]_i_2_n_2 ,\p_Val2_8_reg_2617[16]_i_3_n_2 ,\p_Val2_8_reg_2617[16]_i_4_n_2 ,\p_Val2_8_reg_2617[16]_i_5_n_2 ,\p_Val2_8_reg_2617[16]_i_6_n_2 ,\p_Val2_8_reg_2617[16]_i_7_n_2 ,\p_Val2_8_reg_2617[16]_i_8_n_2 ,\p_Val2_8_reg_2617[16]_i_9_n_2 }));
  FDRE \p_Val2_8_reg_2617_reg[17] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_16 ),
        .Q(p_Val2_8_reg_2617_reg[17]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[18] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_15 ),
        .Q(p_Val2_8_reg_2617_reg[18]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[19] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_14 ),
        .Q(p_Val2_8_reg_2617_reg[19]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[1] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_16 ),
        .Q(p_Val2_8_reg_2617_reg[1]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[20] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_13 ),
        .Q(p_Val2_8_reg_2617_reg[20]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[21] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_12 ),
        .Q(p_Val2_8_reg_2617_reg[21]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[22] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_11 ),
        .Q(p_Val2_8_reg_2617_reg[22]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[23] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[16]_i_1_n_10 ),
        .Q(p_Val2_8_reg_2617_reg[23]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[24] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_17 ),
        .Q(p_Val2_8_reg_2617_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_8_reg_2617_reg[24]_i_1 
       (.CI(\p_Val2_8_reg_2617_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_8_reg_2617_reg[24]_i_1_CO_UNCONNECTED [7],\p_Val2_8_reg_2617_reg[24]_i_1_n_3 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_4 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_5 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_6 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_7 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_8 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\p_Val2_8_reg_2617_reg[24]_i_1_n_10 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_11 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_12 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_13 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_14 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_15 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_16 ,\p_Val2_8_reg_2617_reg[24]_i_1_n_17 }),
        .S({\p_Val2_8_reg_2617[24]_i_2_n_2 ,\p_Val2_8_reg_2617[24]_i_3_n_2 ,\p_Val2_8_reg_2617[24]_i_4_n_2 ,\p_Val2_8_reg_2617[24]_i_5_n_2 ,\p_Val2_8_reg_2617[24]_i_6_n_2 ,\p_Val2_8_reg_2617[24]_i_7_n_2 ,\p_Val2_8_reg_2617[24]_i_8_n_2 ,\p_Val2_8_reg_2617[24]_i_9_n_2 }));
  FDRE \p_Val2_8_reg_2617_reg[25] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_16 ),
        .Q(p_Val2_8_reg_2617_reg[25]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[26] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_15 ),
        .Q(p_Val2_8_reg_2617_reg[26]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[27] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_14 ),
        .Q(p_Val2_8_reg_2617_reg[27]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[28] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_13 ),
        .Q(p_Val2_8_reg_2617_reg[28]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[29] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_12 ),
        .Q(p_Val2_8_reg_2617_reg[29]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[2] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_15 ),
        .Q(p_Val2_8_reg_2617_reg[2]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[30] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_11 ),
        .Q(p_Val2_8_reg_2617_reg[30]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[31] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[24]_i_1_n_10 ),
        .Q(p_Val2_8_reg_2617_reg[31]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[3] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_14 ),
        .Q(p_Val2_8_reg_2617_reg[3]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[4] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_13 ),
        .Q(p_Val2_8_reg_2617_reg[4]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[5] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_12 ),
        .Q(p_Val2_8_reg_2617_reg[5]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[6] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_11 ),
        .Q(p_Val2_8_reg_2617_reg[6]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[7] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[0]_i_1_n_10 ),
        .Q(p_Val2_8_reg_2617_reg[7]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_2617_reg[8] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_17 ),
        .Q(p_Val2_8_reg_2617_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \p_Val2_8_reg_2617_reg[8]_i_1 
       (.CI(\p_Val2_8_reg_2617_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\p_Val2_8_reg_2617_reg[8]_i_1_n_2 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_3 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_4 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_5 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_6 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_7 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_8 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_9 }),
        .DI({1'b0,icmp_ln204_fu_1109_p2,1'b0,1'b0,icmp_ln204_fu_1109_p2,1'b0,icmp_ln204_fu_1109_p2,icmp_ln204_fu_1109_p2}),
        .O({\p_Val2_8_reg_2617_reg[8]_i_1_n_10 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_11 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_12 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_13 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_14 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_15 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_16 ,\p_Val2_8_reg_2617_reg[8]_i_1_n_17 }),
        .S({\p_Val2_8_reg_2617[8]_i_2_n_2 ,\p_Val2_8_reg_2617[8]_i_3_n_2 ,\p_Val2_8_reg_2617[8]_i_4_n_2 ,\p_Val2_8_reg_2617[8]_i_5_n_2 ,\p_Val2_8_reg_2617[8]_i_6_n_2 ,\p_Val2_8_reg_2617[8]_i_7_n_2 ,\p_Val2_8_reg_2617[8]_i_8_n_2 ,\p_Val2_8_reg_2617[8]_i_9_n_2 }));
  FDRE \p_Val2_8_reg_2617_reg[9] 
       (.C(ap_clk),
        .CE(ouput_index_write_counter679_load_08652496_reg_3551),
        .D(\p_Val2_8_reg_2617_reg[8]_i_1_n_16 ),
        .Q(p_Val2_8_reg_2617_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \p_Val2_9_reg_321[31]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln686_reg_2396_pp1_iter4_reg_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .O(Yaxis_overlap_en_2_reg_3320));
  FDRE \p_Val2_9_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[0]),
        .Q(p_Val2_9_reg_321[0]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[10]),
        .Q(p_Val2_9_reg_321[10]),
        .R(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[11]),
        .Q(p_Val2_9_reg_321[11]),
        .S(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[12]),
        .Q(p_Val2_9_reg_321[12]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[13]),
        .Q(p_Val2_9_reg_321[13]),
        .R(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[14] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[14]),
        .Q(p_Val2_9_reg_321[14]),
        .S(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[15] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[15]),
        .Q(p_Val2_9_reg_321[15]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[16] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[16]),
        .Q(p_Val2_9_reg_321[16]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[17] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[17]),
        .Q(p_Val2_9_reg_321[17]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[18] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[18]),
        .Q(p_Val2_9_reg_321[18]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[19] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[19]),
        .Q(p_Val2_9_reg_321[19]),
        .R(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[1]),
        .Q(p_Val2_9_reg_321[1]),
        .S(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[20] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[20]),
        .Q(p_Val2_9_reg_321[20]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[21] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[21]),
        .Q(p_Val2_9_reg_321[21]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[22] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[22]),
        .Q(p_Val2_9_reg_321[22]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[23] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[23]),
        .Q(p_Val2_9_reg_321[23]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[24] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[24]),
        .Q(p_Val2_9_reg_321[24]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[25] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[25]),
        .Q(p_Val2_9_reg_321[25]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[26] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[26]),
        .Q(p_Val2_9_reg_321[26]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[27] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[27]),
        .Q(p_Val2_9_reg_321[27]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[28] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[28]),
        .Q(p_Val2_9_reg_321[28]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[29] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[29]),
        .Q(p_Val2_9_reg_321[29]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[2]),
        .Q(p_Val2_9_reg_321[2]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[30] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[30]),
        .Q(p_Val2_9_reg_321[30]),
        .R(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[31] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[31]),
        .Q(p_Val2_9_reg_321[31]),
        .R(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[3]),
        .Q(p_Val2_9_reg_321[3]),
        .S(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[4]),
        .Q(p_Val2_9_reg_321[4]),
        .S(ap_CS_fsm_state3));
  FDRE \p_Val2_9_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[5]),
        .Q(p_Val2_9_reg_321[5]),
        .R(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[6]),
        .Q(p_Val2_9_reg_321[6]),
        .S(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[7]),
        .Q(p_Val2_9_reg_321[7]),
        .S(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[8]),
        .Q(p_Val2_9_reg_321[8]),
        .S(ap_CS_fsm_state3));
  FDSE \p_Val2_9_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(Yaxis_overlap_en_2_reg_3320),
        .D(p_Val2_8_reg_2617_reg[9]),
        .Q(p_Val2_9_reg_321[9]),
        .S(ap_CS_fsm_state3));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_100
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[20]),
        .O(p_reg_reg_i_100_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_101
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[19]),
        .O(p_reg_reg_i_101_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_102
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[18]),
        .O(p_reg_reg_i_102_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_103
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[17]),
        .O(p_reg_reg_i_103_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_105
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[31]),
        .O(p_reg_reg_i_105_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_106
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[30]),
        .O(p_reg_reg_i_106_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_107
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[29]),
        .O(p_reg_reg_i_107_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_108
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[28]),
        .O(p_reg_reg_i_108_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_109
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[27]),
        .O(p_reg_reg_i_109_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_110
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[26]),
        .O(p_reg_reg_i_110_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_111
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[25]),
        .O(p_reg_reg_i_111_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_114
       (.I0(\phi_ln695_fu_176_reg[31]_1 [6]),
        .I1(add_ln1351_fu_704_p2[31]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_114_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_115
       (.I0(\phi_ln695_fu_176_reg[31]_1 [5]),
        .I1(add_ln1351_fu_704_p2[30]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_115_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_116
       (.I0(\phi_ln695_fu_176_reg[31]_1 [4]),
        .I1(add_ln1351_fu_704_p2[29]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_116_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_117
       (.I0(\phi_ln695_fu_176_reg[31]_1 [3]),
        .I1(add_ln1351_fu_704_p2[28]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_117_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_118
       (.I0(\phi_ln695_fu_176_reg[31]_1 [2]),
        .I1(add_ln1351_fu_704_p2[27]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_118_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_119
       (.I0(\phi_ln695_fu_176_reg[31]_1 [1]),
        .I1(add_ln1351_fu_704_p2[26]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_119_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_120
       (.I0(\phi_ln695_fu_176_reg[31]_1 [0]),
        .I1(add_ln1351_fu_704_p2[25]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_120_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_121
       (.I0(\phi_ln695_fu_176_reg[24]_0 [7]),
        .I1(add_ln1351_fu_704_p2[24]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_121_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_128
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_128_n_2,p_reg_reg_i_128_n_3,p_reg_reg_i_128_n_4,p_reg_reg_i_128_n_5,p_reg_reg_i_128_n_6,p_reg_reg_i_128_n_7,p_reg_reg_i_128_n_8,p_reg_reg_i_128_n_9}),
        .DI({p_reg_reg_i_154_n_2,p_reg_reg_i_155_n_2,1'b0,p_reg_reg_i_156_n_2,p_reg_reg_i_157_n_2,p_reg_reg_i_158_n_2,p_reg_reg_i_159_n_2,p_reg_reg_i_160_n_2}),
        .O(NLW_p_reg_reg_i_128_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_161_n_2,p_reg_reg_i_162_n_2,p_reg_reg_i_163_n_2,p_reg_reg_i_164_n_2,p_reg_reg_i_165_n_2,p_reg_reg_i_166_n_2,p_reg_reg_i_167_n_2,p_reg_reg_i_168_n_2}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_129
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[13]),
        .O(p_reg_reg_i_129_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_130
       (.I0(phi_ln695_fu_176_reg[12]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_130_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_131
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[11]),
        .O(p_reg_reg_i_131_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_132
       (.I0(phi_ln695_fu_176_reg[10]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_132_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_133
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[9]),
        .O(p_reg_reg_i_133_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_134
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[16]),
        .O(p_reg_reg_i_134_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_135
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[15]),
        .O(p_reg_reg_i_135_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_136
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[14]),
        .O(p_reg_reg_i_136_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_137
       (.I0(phi_ln695_fu_176_reg[13]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_137_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_138
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[12]),
        .O(p_reg_reg_i_138_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_139
       (.I0(phi_ln695_fu_176_reg[11]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_139_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_140
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[10]),
        .O(p_reg_reg_i_140_n_2));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    p_reg_reg_i_141
       (.I0(phi_ln695_fu_176_reg[9]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_141_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_142
       (.CI(p_reg_reg_i_143_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_142_n_2,p_reg_reg_i_142_n_3,p_reg_reg_i_142_n_4,p_reg_reg_i_142_n_5,p_reg_reg_i_142_n_6,p_reg_reg_i_142_n_7,p_reg_reg_i_142_n_8,p_reg_reg_i_142_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(add_ln1351_fu_704_p2[24:17]),
        .S({p_reg_reg_i_169_n_2,p_reg_reg_i_170_n_2,p_reg_reg_i_171_n_2,p_reg_reg_i_172_n_2,p_reg_reg_i_173_n_2,p_reg_reg_i_174_n_2,p_reg_reg_i_175_n_2,p_reg_reg_i_176_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_143
       (.CI(p_reg_reg_i_177_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_143_n_2,p_reg_reg_i_143_n_3,p_reg_reg_i_143_n_4,p_reg_reg_i_143_n_5,p_reg_reg_i_143_n_6,p_reg_reg_i_143_n_7,p_reg_reg_i_143_n_8,p_reg_reg_i_143_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b0,p_reg_reg_i_178_n_2,1'b0,p_reg_reg_i_179_n_2,1'b0}),
        .O({add_ln1351_fu_704_p2[16],NLW_p_reg_reg_i_143_O_UNCONNECTED[6:0]}),
        .S({p_reg_reg_i_180_n_2,p_reg_reg_i_181_n_2,p_reg_reg_i_182_n_2,p_reg_reg_i_183_n_2,p_reg_reg_i_184_n_2,p_reg_reg_i_185_n_2,p_reg_reg_i_186_n_2,p_reg_reg_i_187_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_144
       (.CI(p_reg_reg_i_142_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_144_CO_UNCONNECTED[7:6],p_reg_reg_i_144_n_4,p_reg_reg_i_144_n_5,p_reg_reg_i_144_n_6,p_reg_reg_i_144_n_7,p_reg_reg_i_144_n_8,p_reg_reg_i_144_n_9}),
        .DI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_p_reg_reg_i_144_O_UNCONNECTED[7],add_ln1351_fu_704_p2[31:25]}),
        .S({1'b0,p_reg_reg_i_188_n_2,p_reg_reg_i_189_n_2,p_reg_reg_i_190_n_2,p_reg_reg_i_191_n_2,p_reg_reg_i_192_n_2,p_reg_reg_i_193_n_2,p_reg_reg_i_194_n_2}));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    p_reg_reg_i_154
       (.I0(phi_ln695_fu_176_reg[8]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_154_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_155
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[7]),
        .O(p_reg_reg_i_155_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    p_reg_reg_i_156
       (.I0(phi_ln695_fu_176_reg[5]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_156_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    p_reg_reg_i_157
       (.I0(phi_ln695_fu_176_reg[4]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_157_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    p_reg_reg_i_158
       (.I0(phi_ln695_fu_176_reg[3]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_158_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_159
       (.I0(phi_ln695_fu_176_reg[2]),
        .I1(cmp117_fu_571_p2),
        .O(p_reg_reg_i_159_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_160
       (.I0(phi_ln695_fu_176_reg[1]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_160_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_161
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[8]),
        .O(p_reg_reg_i_161_n_2));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    p_reg_reg_i_162
       (.I0(phi_ln695_fu_176_reg[7]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_162_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_163
       (.I0(phi_ln695_fu_176_reg[6]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_163_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_164
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[5]),
        .O(p_reg_reg_i_164_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_165
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[4]),
        .O(p_reg_reg_i_165_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_166
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[3]),
        .O(p_reg_reg_i_166_n_2));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    p_reg_reg_i_167
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I2(select_ln675_reg_2411[7]),
        .I3(select_ln675_reg_2411[1]),
        .I4(select_ln675_reg_2411[8]),
        .I5(phi_ln695_fu_176_reg[2]),
        .O(p_reg_reg_i_167_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_168
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[1]),
        .O(p_reg_reg_i_168_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_169
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[24]),
        .O(p_reg_reg_i_169_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_170
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[23]),
        .O(p_reg_reg_i_170_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_171
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[22]),
        .O(p_reg_reg_i_171_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_172
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[21]),
        .O(p_reg_reg_i_172_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_173
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[20]),
        .O(p_reg_reg_i_173_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_174
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[19]),
        .O(p_reg_reg_i_174_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_175
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[18]),
        .O(p_reg_reg_i_175_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_176
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[17]),
        .O(p_reg_reg_i_176_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_177
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_177_n_2,p_reg_reg_i_177_n_3,p_reg_reg_i_177_n_4,p_reg_reg_i_177_n_5,p_reg_reg_i_177_n_6,p_reg_reg_i_177_n_7,p_reg_reg_i_177_n_8,p_reg_reg_i_177_n_9}),
        .DI({p_reg_reg_i_154_n_2,1'b0,1'b0,1'b0,p_reg_reg_i_157_n_2,1'b0,p_reg_reg_i_159_n_2,1'b0}),
        .O(NLW_p_reg_reg_i_177_O_UNCONNECTED[7:0]),
        .S({p_reg_reg_i_196_n_2,p_reg_reg_i_197_n_2,p_reg_reg_i_198_n_2,p_reg_reg_i_199_n_2,p_reg_reg_i_200_n_2,p_reg_reg_i_201_n_2,p_reg_reg_i_202_n_2,p_reg_reg_i_203_n_2}));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_178
       (.I0(phi_ln695_fu_176_reg[12]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_178_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_179
       (.I0(phi_ln695_fu_176_reg[10]),
        .I1(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_179_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_180
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[16]),
        .O(p_reg_reg_i_180_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_181
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[15]),
        .O(p_reg_reg_i_181_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_182
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[14]),
        .O(p_reg_reg_i_182_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_183
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[13]),
        .O(p_reg_reg_i_183_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_184
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[12]),
        .O(p_reg_reg_i_184_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_185
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[11]),
        .O(p_reg_reg_i_185_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_186
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[10]),
        .O(p_reg_reg_i_186_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_187
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[9]),
        .O(p_reg_reg_i_187_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_188
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[31]),
        .O(p_reg_reg_i_188_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_189
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[30]),
        .O(p_reg_reg_i_189_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_190
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[29]),
        .O(p_reg_reg_i_190_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_191
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[28]),
        .O(p_reg_reg_i_191_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_192
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[27]),
        .O(p_reg_reg_i_192_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_193
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[26]),
        .O(p_reg_reg_i_193_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_194
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[25]),
        .O(p_reg_reg_i_194_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_196
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[8]),
        .O(p_reg_reg_i_196_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_197
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[7]),
        .O(p_reg_reg_i_197_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_198
       (.I0(phi_ln695_fu_176_reg[6]),
        .I1(cmp117_fu_571_p2),
        .O(p_reg_reg_i_198_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    p_reg_reg_i_199
       (.I0(phi_ln695_fu_176_reg[5]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_199_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_200
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[4]),
        .O(p_reg_reg_i_200_n_2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    p_reg_reg_i_201
       (.I0(phi_ln695_fu_176_reg[3]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_201_n_2));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    p_reg_reg_i_202
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I2(select_ln675_reg_2411[7]),
        .I3(select_ln675_reg_2411[1]),
        .I4(select_ln675_reg_2411[8]),
        .I5(phi_ln695_fu_176_reg[2]),
        .O(p_reg_reg_i_202_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_203
       (.I0(phi_ln695_fu_176_reg[1]),
        .I1(cmp117_fu_571_p2),
        .O(p_reg_reg_i_203_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_26__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_26__0_n_2,p_reg_reg_i_26__0_n_3,p_reg_reg_i_26__0_n_4,p_reg_reg_i_26__0_n_5,p_reg_reg_i_26__0_n_6,p_reg_reg_i_26__0_n_7,p_reg_reg_i_26__0_n_8,p_reg_reg_i_26__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_2_fu_830_p2[8:1]),
        .S({p_reg_reg_i_42__0_n_2,p_reg_reg_i_43_n_2,p_reg_reg_i_44__0_n_2,p_reg_reg_i_45__0_n_2,p_reg_reg_i_46__0_n_2,p_reg_reg_i_47__0_n_2,p_reg_reg_i_48__0_n_2,p_reg_reg_i_49__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_28
       (.CI(p_reg_reg_i_31_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_28_CO_UNCONNECTED[7:6],p_reg_reg_i_28_n_4,p_reg_reg_i_28_n_5,p_reg_reg_i_28_n_6,p_reg_reg_i_28_n_7,p_reg_reg_i_28_n_8,p_reg_reg_i_28_n_9}),
        .DI({1'b0,1'b0,shl_ln_fu_822_p3[30:25]}),
        .O({NLW_p_reg_reg_i_28_O_UNCONNECTED[7],sub_ln216_2_fu_830_p2[31:25]}),
        .S({1'b0,p_reg_reg_i_50__0_n_2,p_reg_reg_i_51__0_n_2,p_reg_reg_i_52__0_n_2,p_reg_reg_i_53__0_n_2,p_reg_reg_i_54__0_n_2,p_reg_reg_i_55__0_n_2,p_reg_reg_i_56__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_31
       (.CI(p_reg_reg_i_57__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_31_n_2,p_reg_reg_i_31_n_3,p_reg_reg_i_31_n_4,p_reg_reg_i_31_n_5,p_reg_reg_i_31_n_6,p_reg_reg_i_31_n_7,p_reg_reg_i_31_n_8,p_reg_reg_i_31_n_9}),
        .DI(shl_ln_fu_822_p3[24:17]),
        .O(sub_ln216_2_fu_830_p2[24:17]),
        .S({p_reg_reg_i_58__0_n_2,p_reg_reg_i_59__0_n_2,p_reg_reg_i_60__0_n_2,p_reg_reg_i_61__0_n_2,p_reg_reg_i_62__0_n_2,p_reg_reg_i_63__0_n_2,p_reg_reg_i_64__0_n_2,p_reg_reg_i_65__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_39__0
       (.CI(\empty_32_reg_2438_reg[0]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_39__0_CO_UNCONNECTED[7],p_reg_reg_i_39__0_n_3,p_reg_reg_i_39__0_n_4,p_reg_reg_i_39__0_n_5,p_reg_reg_i_39__0_n_6,p_reg_reg_i_39__0_n_7,p_reg_reg_i_39__0_n_8,p_reg_reg_i_39__0_n_9}),
        .DI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\phi_ln695_fu_176_reg[31]_0 ),
        .S({p_reg_reg_i_68__0_n_2,p_reg_reg_i_69__0_n_2,p_reg_reg_i_70_n_2,p_reg_reg_i_71__0_n_2,p_reg_reg_i_72_n_2,p_reg_reg_i_73__0_n_2,p_reg_reg_i_74_n_2,p_reg_reg_i_75_n_2}));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_42__0
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[8]),
        .O(p_reg_reg_i_42__0_n_2));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    p_reg_reg_i_43
       (.I0(phi_ln695_fu_176_reg[7]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_43_n_2));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    p_reg_reg_i_44__0
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I2(select_ln675_reg_2411[7]),
        .I3(select_ln675_reg_2411[1]),
        .I4(select_ln675_reg_2411[8]),
        .I5(phi_ln695_fu_176_reg[6]),
        .O(p_reg_reg_i_44__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_45__0
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[5]),
        .O(p_reg_reg_i_45__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_46__0
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[4]),
        .O(p_reg_reg_i_46__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_47__0
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[3]),
        .O(p_reg_reg_i_47__0_n_2));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    p_reg_reg_i_48__0
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I2(select_ln675_reg_2411[7]),
        .I3(select_ln675_reg_2411[1]),
        .I4(select_ln675_reg_2411[8]),
        .I5(phi_ln695_fu_176_reg[2]),
        .O(p_reg_reg_i_48__0_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_49__0
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[1]),
        .O(p_reg_reg_i_49__0_n_2));
  CARRY8 p_reg_reg_i_50
       (.CI(p_reg_reg_i_83_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_50_CO_UNCONNECTED[7:1],p_reg_reg_i_50_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_reg_reg_i_50_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_50__0
       (.I0(shl_ln_fu_822_p3[31]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[31]),
        .O(p_reg_reg_i_50__0_n_2));
  CARRY8 p_reg_reg_i_51
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_51_n_2,p_reg_reg_i_51_n_3,p_reg_reg_i_51_n_4,p_reg_reg_i_51_n_5,p_reg_reg_i_51_n_6,p_reg_reg_i_51_n_7,p_reg_reg_i_51_n_8,p_reg_reg_i_51_n_9}),
        .DI({\phi_ln695_fu_176_reg[24]_0 [6:0],\phi_ln695_fu_176_reg[13]_0 }),
        .O(sel0[7:0]),
        .S({p_reg_reg_i_87_n_2,p_reg_reg_i_88_n_2,p_reg_reg_i_89_n_2,p_reg_reg_i_90_n_2,p_reg_reg_i_91_n_2,p_reg_reg_i_92_n_2,p_reg_reg_i_93_n_2,p_reg_reg_i_94_n_2}));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_51__0
       (.I0(shl_ln_fu_822_p3[30]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[30]),
        .O(p_reg_reg_i_51__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_52__0
       (.I0(shl_ln_fu_822_p3[29]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[29]),
        .O(p_reg_reg_i_52__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_53__0
       (.I0(shl_ln_fu_822_p3[28]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[28]),
        .O(p_reg_reg_i_53__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_54__0
       (.I0(shl_ln_fu_822_p3[27]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[27]),
        .O(p_reg_reg_i_54__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_55__0
       (.I0(shl_ln_fu_822_p3[26]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[26]),
        .O(p_reg_reg_i_55__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_56
       (.CI(p_reg_reg_i_86_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_56_n_2,p_reg_reg_i_56_n_3,p_reg_reg_i_56_n_4,p_reg_reg_i_56_n_5,p_reg_reg_i_56_n_6,p_reg_reg_i_56_n_7,p_reg_reg_i_56_n_8,p_reg_reg_i_56_n_9}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\phi_ln695_fu_176_reg[24]_0 ),
        .S({p_reg_reg_i_96_n_2,p_reg_reg_i_97_n_2,p_reg_reg_i_98_n_2,p_reg_reg_i_99_n_2,p_reg_reg_i_100_n_2,p_reg_reg_i_101_n_2,p_reg_reg_i_102_n_2,p_reg_reg_i_103_n_2}));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_56__0
       (.I0(shl_ln_fu_822_p3[25]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[25]),
        .O(p_reg_reg_i_56__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_57__0
       (.CI(p_reg_reg_i_26__0_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_57__0_n_2,p_reg_reg_i_57__0_n_3,p_reg_reg_i_57__0_n_4,p_reg_reg_i_57__0_n_5,p_reg_reg_i_57__0_n_6,p_reg_reg_i_57__0_n_7,p_reg_reg_i_57__0_n_8,p_reg_reg_i_57__0_n_9}),
        .DI({shl_ln_fu_822_p3[16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln216_2_fu_830_p2[16:9]),
        .S({p_reg_reg_i_67__0_n_2,p_reg_reg_i_68_n_2,p_reg_reg_i_69_n_2,p_reg_reg_i_70__0_n_2,p_reg_reg_i_71_n_2,p_reg_reg_i_72__0_n_2,p_reg_reg_i_73_n_2,p_reg_reg_i_74__0_n_2}));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_58__0
       (.I0(shl_ln_fu_822_p3[24]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[24]),
        .O(p_reg_reg_i_58__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_59
       (.CI(p_reg_reg_i_56_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_p_reg_reg_i_59_CO_UNCONNECTED[7:6],p_reg_reg_i_59_n_4,p_reg_reg_i_59_n_5,p_reg_reg_i_59_n_6,p_reg_reg_i_59_n_7,p_reg_reg_i_59_n_8,p_reg_reg_i_59_n_9}),
        .DI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_p_reg_reg_i_59_O_UNCONNECTED[7],\phi_ln695_fu_176_reg[31]_1 }),
        .S({1'b0,p_reg_reg_i_105_n_2,p_reg_reg_i_106_n_2,p_reg_reg_i_107_n_2,p_reg_reg_i_108_n_2,p_reg_reg_i_109_n_2,p_reg_reg_i_110_n_2,p_reg_reg_i_111_n_2}));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_59__0
       (.I0(shl_ln_fu_822_p3[23]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[23]),
        .O(p_reg_reg_i_59__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_60__0
       (.I0(shl_ln_fu_822_p3[22]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[22]),
        .O(p_reg_reg_i_60__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_61__0
       (.I0(shl_ln_fu_822_p3[21]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[21]),
        .O(p_reg_reg_i_61__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_62__0
       (.I0(shl_ln_fu_822_p3[20]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[20]),
        .O(p_reg_reg_i_62__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_63__0
       (.I0(shl_ln_fu_822_p3[19]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[19]),
        .O(p_reg_reg_i_63__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_64__0
       (.I0(shl_ln_fu_822_p3[18]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[18]),
        .O(p_reg_reg_i_64__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_65__0
       (.I0(shl_ln_fu_822_p3[17]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[17]),
        .O(p_reg_reg_i_65__0_n_2));
  LUT3 #(
    .INIT(8'h65)) 
    p_reg_reg_i_67__0
       (.I0(shl_ln_fu_822_p3[16]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I2(phi_ln695_fu_176_reg[16]),
        .O(p_reg_reg_i_67__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_68
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[15]),
        .O(p_reg_reg_i_68_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_68__0
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[31]),
        .O(p_reg_reg_i_68__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_69
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[14]),
        .O(p_reg_reg_i_69_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_69__0
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[30]),
        .O(p_reg_reg_i_69__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_70
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[29]),
        .O(p_reg_reg_i_70_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_70__0
       (.I0(phi_ln695_fu_176_reg[13]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_70__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_71
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[12]),
        .O(p_reg_reg_i_71_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_71__0
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[28]),
        .O(p_reg_reg_i_71__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_72
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[27]),
        .O(p_reg_reg_i_72_n_2));
  LUT2 #(
    .INIT(4'h1)) 
    p_reg_reg_i_72__0
       (.I0(phi_ln695_fu_176_reg[11]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_72__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_73
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .I1(phi_ln695_fu_176_reg[10]),
        .O(p_reg_reg_i_73_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_73__0
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[26]),
        .O(p_reg_reg_i_73__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_74
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[25]),
        .O(p_reg_reg_i_74_n_2));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    p_reg_reg_i_74__0
       (.I0(phi_ln695_fu_176_reg[9]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(p_reg_reg_i_74__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_75
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[24]),
        .O(p_reg_reg_i_75_n_2));
  CARRY8 p_reg_reg_i_83
       (.CI(p_reg_reg_i_51_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_83_n_2,p_reg_reg_i_83_n_3,p_reg_reg_i_83_n_4,p_reg_reg_i_83_n_5,p_reg_reg_i_83_n_6,p_reg_reg_i_83_n_7,p_reg_reg_i_83_n_8,p_reg_reg_i_83_n_9}),
        .DI({\phi_ln695_fu_176_reg[31]_1 ,\phi_ln695_fu_176_reg[24]_0 [7]}),
        .O(sel0[15:8]),
        .S({p_reg_reg_i_114_n_2,p_reg_reg_i_115_n_2,p_reg_reg_i_116_n_2,p_reg_reg_i_117_n_2,p_reg_reg_i_118_n_2,p_reg_reg_i_119_n_2,p_reg_reg_i_120_n_2,p_reg_reg_i_121_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 p_reg_reg_i_86
       (.CI(p_reg_reg_i_128_n_2),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_86_n_2,p_reg_reg_i_86_n_3,p_reg_reg_i_86_n_4,p_reg_reg_i_86_n_5,p_reg_reg_i_86_n_6,p_reg_reg_i_86_n_7,p_reg_reg_i_86_n_8,p_reg_reg_i_86_n_9}),
        .DI({1'b1,1'b1,1'b1,p_reg_reg_i_129_n_2,p_reg_reg_i_130_n_2,p_reg_reg_i_131_n_2,p_reg_reg_i_132_n_2,p_reg_reg_i_133_n_2}),
        .O({\phi_ln695_fu_176_reg[13]_0 ,NLW_p_reg_reg_i_86_O_UNCONNECTED[6:0]}),
        .S({p_reg_reg_i_134_n_2,p_reg_reg_i_135_n_2,p_reg_reg_i_136_n_2,p_reg_reg_i_137_n_2,p_reg_reg_i_138_n_2,p_reg_reg_i_139_n_2,p_reg_reg_i_140_n_2,p_reg_reg_i_141_n_2}));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_87
       (.I0(\phi_ln695_fu_176_reg[24]_0 [6]),
        .I1(add_ln1351_fu_704_p2[23]),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_87_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_88
       (.I0(\phi_ln695_fu_176_reg[24]_0 [5]),
        .I1(add_ln1351_fu_704_p2[22]),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_88_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_89
       (.I0(\phi_ln695_fu_176_reg[24]_0 [4]),
        .I1(add_ln1351_fu_704_p2[21]),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_89_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_90
       (.I0(\phi_ln695_fu_176_reg[24]_0 [3]),
        .I1(add_ln1351_fu_704_p2[20]),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_90_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_91
       (.I0(\phi_ln695_fu_176_reg[24]_0 [2]),
        .I1(add_ln1351_fu_704_p2[19]),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_91_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_92
       (.I0(\phi_ln695_fu_176_reg[24]_0 [1]),
        .I1(add_ln1351_fu_704_p2[18]),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_92_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_93
       (.I0(\phi_ln695_fu_176_reg[24]_0 [0]),
        .I1(add_ln1351_fu_704_p2[17]),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_30),
        .O(p_reg_reg_i_93_n_2));
  LUT3 #(
    .INIT(8'h59)) 
    p_reg_reg_i_94
       (.I0(\phi_ln695_fu_176_reg[13]_0 ),
        .I1(add_ln1351_fu_704_p2[16]),
        .I2(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .O(p_reg_reg_i_94_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_96
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[24]),
        .O(p_reg_reg_i_96_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_97
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[23]),
        .O(p_reg_reg_i_97_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_98
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[22]),
        .O(p_reg_reg_i_98_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_99
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(phi_ln695_fu_176_reg[21]),
        .O(p_reg_reg_i_99_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_2 
       (.I0(phi_ln695_fu_176_reg[24]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_3 
       (.I0(phi_ln695_fu_176_reg[23]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_4 
       (.I0(phi_ln695_fu_176_reg[22]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_5 
       (.I0(phi_ln695_fu_176_reg[21]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_6 
       (.I0(phi_ln695_fu_176_reg[20]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_7 
       (.I0(phi_ln695_fu_176_reg[19]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_8 
       (.I0(phi_ln695_fu_176_reg[18]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[17]_i_9 
       (.I0(phi_ln695_fu_176_reg[17]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[17]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \phi_ln695_fu_176[1]_i_2 
       (.I0(phi_ln695_fu_176_reg[8]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(\phi_ln695_fu_176[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \phi_ln695_fu_176[1]_i_3 
       (.I0(phi_ln695_fu_176_reg[7]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(\phi_ln695_fu_176[1]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[1]_i_4 
       (.I0(phi_ln695_fu_176_reg[6]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[1]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \phi_ln695_fu_176[1]_i_5 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[5]),
        .O(\phi_ln695_fu_176[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \phi_ln695_fu_176[1]_i_6 
       (.I0(phi_ln695_fu_176_reg[4]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(\phi_ln695_fu_176[1]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \phi_ln695_fu_176[1]_i_7 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[3]),
        .O(\phi_ln695_fu_176[1]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[1]_i_8 
       (.I0(phi_ln695_fu_176_reg[2]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[1]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \phi_ln695_fu_176[1]_i_9 
       (.I0(cmp117_fu_571_p2),
        .I1(phi_ln695_fu_176_reg[1]),
        .O(\phi_ln695_fu_176[1]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[25]_i_2 
       (.I0(phi_ln695_fu_176_reg[31]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[25]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[25]_i_3 
       (.I0(phi_ln695_fu_176_reg[30]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[25]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[25]_i_4 
       (.I0(phi_ln695_fu_176_reg[29]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[25]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[25]_i_5 
       (.I0(phi_ln695_fu_176_reg[28]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[25]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[25]_i_6 
       (.I0(phi_ln695_fu_176_reg[27]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[25]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[25]_i_7 
       (.I0(phi_ln695_fu_176_reg[26]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[25]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[25]_i_8 
       (.I0(phi_ln695_fu_176_reg[25]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[25]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[9]_i_2 
       (.I0(phi_ln695_fu_176_reg[16]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[9]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[9]_i_3 
       (.I0(phi_ln695_fu_176_reg[15]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[9]_i_4 
       (.I0(phi_ln695_fu_176_reg[14]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \phi_ln695_fu_176[9]_i_5 
       (.I0(phi_ln695_fu_176_reg[13]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[9]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[9]_i_6 
       (.I0(phi_ln695_fu_176_reg[12]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[9]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \phi_ln695_fu_176[9]_i_7 
       (.I0(phi_ln695_fu_176_reg[11]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[9]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln695_fu_176[9]_i_8 
       (.I0(phi_ln695_fu_176_reg[10]),
        .I1(cmp117_fu_571_p2),
        .O(\phi_ln695_fu_176[9]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \phi_ln695_fu_176[9]_i_9 
       (.I0(phi_ln695_fu_176_reg[9]),
        .I1(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .I2(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I3(select_ln675_reg_2411[7]),
        .I4(select_ln675_reg_2411[1]),
        .I5(select_ln675_reg_2411[8]),
        .O(\phi_ln695_fu_176[9]_i_9_n_2 ));
  FDRE \phi_ln695_fu_176_reg[10] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_16 ),
        .Q(phi_ln695_fu_176_reg[10]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[11] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_15 ),
        .Q(phi_ln695_fu_176_reg[11]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[12] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_14 ),
        .Q(phi_ln695_fu_176_reg[12]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[13] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_13 ),
        .Q(phi_ln695_fu_176_reg[13]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[14] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_12 ),
        .Q(phi_ln695_fu_176_reg[14]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[15] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_11 ),
        .Q(phi_ln695_fu_176_reg[15]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[16] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_10 ),
        .Q(phi_ln695_fu_176_reg[16]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[17] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_17 ),
        .Q(phi_ln695_fu_176_reg[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \phi_ln695_fu_176_reg[17]_i_1 
       (.CI(\phi_ln695_fu_176_reg[9]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\phi_ln695_fu_176_reg[17]_i_1_n_2 ,\phi_ln695_fu_176_reg[17]_i_1_n_3 ,\phi_ln695_fu_176_reg[17]_i_1_n_4 ,\phi_ln695_fu_176_reg[17]_i_1_n_5 ,\phi_ln695_fu_176_reg[17]_i_1_n_6 ,\phi_ln695_fu_176_reg[17]_i_1_n_7 ,\phi_ln695_fu_176_reg[17]_i_1_n_8 ,\phi_ln695_fu_176_reg[17]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln695_fu_176_reg[17]_i_1_n_10 ,\phi_ln695_fu_176_reg[17]_i_1_n_11 ,\phi_ln695_fu_176_reg[17]_i_1_n_12 ,\phi_ln695_fu_176_reg[17]_i_1_n_13 ,\phi_ln695_fu_176_reg[17]_i_1_n_14 ,\phi_ln695_fu_176_reg[17]_i_1_n_15 ,\phi_ln695_fu_176_reg[17]_i_1_n_16 ,\phi_ln695_fu_176_reg[17]_i_1_n_17 }),
        .S({\phi_ln695_fu_176[17]_i_2_n_2 ,\phi_ln695_fu_176[17]_i_3_n_2 ,\phi_ln695_fu_176[17]_i_4_n_2 ,\phi_ln695_fu_176[17]_i_5_n_2 ,\phi_ln695_fu_176[17]_i_6_n_2 ,\phi_ln695_fu_176[17]_i_7_n_2 ,\phi_ln695_fu_176[17]_i_8_n_2 ,\phi_ln695_fu_176[17]_i_9_n_2 }));
  FDRE \phi_ln695_fu_176_reg[18] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_16 ),
        .Q(phi_ln695_fu_176_reg[18]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[19] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_15 ),
        .Q(phi_ln695_fu_176_reg[19]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_17 ),
        .Q(phi_ln695_fu_176_reg[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \phi_ln695_fu_176_reg[1]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\phi_ln695_fu_176_reg[1]_i_1_n_2 ,\phi_ln695_fu_176_reg[1]_i_1_n_3 ,\phi_ln695_fu_176_reg[1]_i_1_n_4 ,\phi_ln695_fu_176_reg[1]_i_1_n_5 ,\phi_ln695_fu_176_reg[1]_i_1_n_6 ,\phi_ln695_fu_176_reg[1]_i_1_n_7 ,\phi_ln695_fu_176_reg[1]_i_1_n_8 ,\phi_ln695_fu_176_reg[1]_i_1_n_9 }),
        .DI({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .O({\phi_ln695_fu_176_reg[1]_i_1_n_10 ,\phi_ln695_fu_176_reg[1]_i_1_n_11 ,\phi_ln695_fu_176_reg[1]_i_1_n_12 ,\phi_ln695_fu_176_reg[1]_i_1_n_13 ,\phi_ln695_fu_176_reg[1]_i_1_n_14 ,\phi_ln695_fu_176_reg[1]_i_1_n_15 ,\phi_ln695_fu_176_reg[1]_i_1_n_16 ,\phi_ln695_fu_176_reg[1]_i_1_n_17 }),
        .S({\phi_ln695_fu_176[1]_i_2_n_2 ,\phi_ln695_fu_176[1]_i_3_n_2 ,\phi_ln695_fu_176[1]_i_4_n_2 ,\phi_ln695_fu_176[1]_i_5_n_2 ,\phi_ln695_fu_176[1]_i_6_n_2 ,\phi_ln695_fu_176[1]_i_7_n_2 ,\phi_ln695_fu_176[1]_i_8_n_2 ,\phi_ln695_fu_176[1]_i_9_n_2 }));
  FDRE \phi_ln695_fu_176_reg[20] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_14 ),
        .Q(phi_ln695_fu_176_reg[20]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[21] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_13 ),
        .Q(phi_ln695_fu_176_reg[21]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[22] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_12 ),
        .Q(phi_ln695_fu_176_reg[22]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[23] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_11 ),
        .Q(phi_ln695_fu_176_reg[23]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[24] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[17]_i_1_n_10 ),
        .Q(phi_ln695_fu_176_reg[24]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[25] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[25]_i_1_n_17 ),
        .Q(phi_ln695_fu_176_reg[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \phi_ln695_fu_176_reg[25]_i_1 
       (.CI(\phi_ln695_fu_176_reg[17]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_phi_ln695_fu_176_reg[25]_i_1_CO_UNCONNECTED [7:6],\phi_ln695_fu_176_reg[25]_i_1_n_4 ,\phi_ln695_fu_176_reg[25]_i_1_n_5 ,\phi_ln695_fu_176_reg[25]_i_1_n_6 ,\phi_ln695_fu_176_reg[25]_i_1_n_7 ,\phi_ln695_fu_176_reg[25]_i_1_n_8 ,\phi_ln695_fu_176_reg[25]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln695_fu_176_reg[25]_i_1_O_UNCONNECTED [7],\phi_ln695_fu_176_reg[25]_i_1_n_11 ,\phi_ln695_fu_176_reg[25]_i_1_n_12 ,\phi_ln695_fu_176_reg[25]_i_1_n_13 ,\phi_ln695_fu_176_reg[25]_i_1_n_14 ,\phi_ln695_fu_176_reg[25]_i_1_n_15 ,\phi_ln695_fu_176_reg[25]_i_1_n_16 ,\phi_ln695_fu_176_reg[25]_i_1_n_17 }),
        .S({1'b0,\phi_ln695_fu_176[25]_i_2_n_2 ,\phi_ln695_fu_176[25]_i_3_n_2 ,\phi_ln695_fu_176[25]_i_4_n_2 ,\phi_ln695_fu_176[25]_i_5_n_2 ,\phi_ln695_fu_176[25]_i_6_n_2 ,\phi_ln695_fu_176[25]_i_7_n_2 ,\phi_ln695_fu_176[25]_i_8_n_2 }));
  FDRE \phi_ln695_fu_176_reg[26] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[25]_i_1_n_16 ),
        .Q(phi_ln695_fu_176_reg[26]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[27] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[25]_i_1_n_15 ),
        .Q(phi_ln695_fu_176_reg[27]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[28] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[25]_i_1_n_14 ),
        .Q(phi_ln695_fu_176_reg[28]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[29] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[25]_i_1_n_13 ),
        .Q(phi_ln695_fu_176_reg[29]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_16 ),
        .Q(phi_ln695_fu_176_reg[2]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[30] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[25]_i_1_n_12 ),
        .Q(phi_ln695_fu_176_reg[30]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[31] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[25]_i_1_n_11 ),
        .Q(phi_ln695_fu_176_reg[31]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_15 ),
        .Q(phi_ln695_fu_176_reg[3]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_14 ),
        .Q(phi_ln695_fu_176_reg[4]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_13 ),
        .Q(phi_ln695_fu_176_reg[5]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_12 ),
        .Q(phi_ln695_fu_176_reg[6]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_11 ),
        .Q(phi_ln695_fu_176_reg[7]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[8] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[1]_i_1_n_10 ),
        .Q(phi_ln695_fu_176_reg[8]),
        .R(1'b0));
  FDRE \phi_ln695_fu_176_reg[9] 
       (.C(ap_clk),
        .CE(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_img_src2_4218_read),
        .D(\phi_ln695_fu_176_reg[9]_i_1_n_17 ),
        .Q(phi_ln695_fu_176_reg[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \phi_ln695_fu_176_reg[9]_i_1 
       (.CI(\phi_ln695_fu_176_reg[1]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\phi_ln695_fu_176_reg[9]_i_1_n_2 ,\phi_ln695_fu_176_reg[9]_i_1_n_3 ,\phi_ln695_fu_176_reg[9]_i_1_n_4 ,\phi_ln695_fu_176_reg[9]_i_1_n_5 ,\phi_ln695_fu_176_reg[9]_i_1_n_6 ,\phi_ln695_fu_176_reg[9]_i_1_n_7 ,\phi_ln695_fu_176_reg[9]_i_1_n_8 ,\phi_ln695_fu_176_reg[9]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .O({\phi_ln695_fu_176_reg[9]_i_1_n_10 ,\phi_ln695_fu_176_reg[9]_i_1_n_11 ,\phi_ln695_fu_176_reg[9]_i_1_n_12 ,\phi_ln695_fu_176_reg[9]_i_1_n_13 ,\phi_ln695_fu_176_reg[9]_i_1_n_14 ,\phi_ln695_fu_176_reg[9]_i_1_n_15 ,\phi_ln695_fu_176_reg[9]_i_1_n_16 ,\phi_ln695_fu_176_reg[9]_i_1_n_17 }),
        .S({\phi_ln695_fu_176[9]_i_2_n_2 ,\phi_ln695_fu_176[9]_i_3_n_2 ,\phi_ln695_fu_176[9]_i_4_n_2 ,\phi_ln695_fu_176[9]_i_5_n_2 ,\phi_ln695_fu_176[9]_i_6_n_2 ,\phi_ln695_fu_176[9]_i_7_n_2 ,\phi_ln695_fu_176[9]_i_8_n_2 ,\phi_ln695_fu_176[9]_i_9_n_2 }));
  LUT6 #(
    .INIT(64'h2222A22222222222)) 
    \raddr[10]_i_1__1 
       (.I0(empty_n),
        .I1(img_src2_data_empty_n),
        .I2(dout_valid_reg_0[1]),
        .I3(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .I4(\icmp_ln686_reg_2396_reg_n_2_[0] ),
        .I5(ap_enable_reg_pp1_iter1),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_index666_load_016323374_reg_310[0]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[0]),
        .O(add_ln695_fu_1006_p2[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \row_index666_load_016323374_reg_310[10]_i_1 
       (.I0(icmp_ln692_reg_2405_pp1_iter3_reg),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\icmp_ln686_reg_2396_pp1_iter3_reg_reg[0]_0 ),
        .I3(ap_enable_reg_pp1_iter4),
        .O(row_index666_load_016323374_reg_310));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_index666_load_016323374_reg_310[10]_i_2 
       (.I0(row_index666_load_016323374_reg_310_reg[10]),
        .I1(row_index666_load_016323374_reg_310_reg[8]),
        .I2(row_index666_load_016323374_reg_310_reg[6]),
        .I3(\row_index666_load_016323374_reg_310[10]_i_3_n_2 ),
        .I4(row_index666_load_016323374_reg_310_reg[7]),
        .I5(row_index666_load_016323374_reg_310_reg[9]),
        .O(add_ln695_fu_1006_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_index666_load_016323374_reg_310[10]_i_3 
       (.I0(row_index666_load_016323374_reg_310_reg[5]),
        .I1(row_index666_load_016323374_reg_310_reg[4]),
        .I2(row_index666_load_016323374_reg_310_reg[3]),
        .I3(row_index666_load_016323374_reg_310_reg[2]),
        .I4(row_index666_load_016323374_reg_310_reg[1]),
        .I5(row_index666_load_016323374_reg_310_reg[0]),
        .O(\row_index666_load_016323374_reg_310[10]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_index666_load_016323374_reg_310[1]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[1]),
        .I1(row_index666_load_016323374_reg_310_reg[0]),
        .O(add_ln695_fu_1006_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_index666_load_016323374_reg_310[2]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[2]),
        .I1(row_index666_load_016323374_reg_310_reg[0]),
        .I2(row_index666_load_016323374_reg_310_reg[1]),
        .O(add_ln695_fu_1006_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_index666_load_016323374_reg_310[3]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[3]),
        .I1(row_index666_load_016323374_reg_310_reg[2]),
        .I2(row_index666_load_016323374_reg_310_reg[1]),
        .I3(row_index666_load_016323374_reg_310_reg[0]),
        .O(add_ln695_fu_1006_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_index666_load_016323374_reg_310[4]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[4]),
        .I1(row_index666_load_016323374_reg_310_reg[0]),
        .I2(row_index666_load_016323374_reg_310_reg[1]),
        .I3(row_index666_load_016323374_reg_310_reg[2]),
        .I4(row_index666_load_016323374_reg_310_reg[3]),
        .O(add_ln695_fu_1006_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_index666_load_016323374_reg_310[5]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[5]),
        .I1(row_index666_load_016323374_reg_310_reg[4]),
        .I2(row_index666_load_016323374_reg_310_reg[3]),
        .I3(row_index666_load_016323374_reg_310_reg[2]),
        .I4(row_index666_load_016323374_reg_310_reg[1]),
        .I5(row_index666_load_016323374_reg_310_reg[0]),
        .O(add_ln695_fu_1006_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_index666_load_016323374_reg_310[6]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[6]),
        .I1(\row_index666_load_016323374_reg_310[7]_i_2_n_2 ),
        .I2(row_index666_load_016323374_reg_310_reg[3]),
        .I3(row_index666_load_016323374_reg_310_reg[4]),
        .I4(row_index666_load_016323374_reg_310_reg[5]),
        .O(add_ln695_fu_1006_p2[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_index666_load_016323374_reg_310[7]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[7]),
        .I1(row_index666_load_016323374_reg_310_reg[5]),
        .I2(row_index666_load_016323374_reg_310_reg[4]),
        .I3(row_index666_load_016323374_reg_310_reg[3]),
        .I4(\row_index666_load_016323374_reg_310[7]_i_2_n_2 ),
        .I5(row_index666_load_016323374_reg_310_reg[6]),
        .O(add_ln695_fu_1006_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \row_index666_load_016323374_reg_310[7]_i_2 
       (.I0(row_index666_load_016323374_reg_310_reg[0]),
        .I1(row_index666_load_016323374_reg_310_reg[1]),
        .I2(row_index666_load_016323374_reg_310_reg[2]),
        .O(\row_index666_load_016323374_reg_310[7]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_index666_load_016323374_reg_310[8]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[8]),
        .I1(row_index666_load_016323374_reg_310_reg[6]),
        .I2(\row_index666_load_016323374_reg_310[10]_i_3_n_2 ),
        .I3(row_index666_load_016323374_reg_310_reg[7]),
        .O(add_ln695_fu_1006_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_index666_load_016323374_reg_310[9]_i_1 
       (.I0(row_index666_load_016323374_reg_310_reg[9]),
        .I1(row_index666_load_016323374_reg_310_reg[7]),
        .I2(\row_index666_load_016323374_reg_310[10]_i_3_n_2 ),
        .I3(row_index666_load_016323374_reg_310_reg[6]),
        .I4(row_index666_load_016323374_reg_310_reg[8]),
        .O(add_ln695_fu_1006_p2[9]));
  FDRE \row_index666_load_016323374_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[0]),
        .Q(row_index666_load_016323374_reg_310_reg[0]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[10] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[10]),
        .Q(row_index666_load_016323374_reg_310_reg[10]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[1]),
        .Q(row_index666_load_016323374_reg_310_reg[1]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[2]),
        .Q(row_index666_load_016323374_reg_310_reg[2]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[3]),
        .Q(row_index666_load_016323374_reg_310_reg[3]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[4] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[4]),
        .Q(row_index666_load_016323374_reg_310_reg[4]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[5] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[5]),
        .Q(row_index666_load_016323374_reg_310_reg[5]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[6] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[6]),
        .Q(row_index666_load_016323374_reg_310_reg[6]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[7] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[7]),
        .Q(row_index666_load_016323374_reg_310_reg[7]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[8] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[8]),
        .Q(row_index666_load_016323374_reg_310_reg[8]),
        .R(ap_CS_fsm_state3));
  FDRE \row_index666_load_016323374_reg_310_reg[9] 
       (.C(ap_clk),
        .CE(row_index666_load_016323374_reg_310),
        .D(add_ln695_fu_1006_p2[9]),
        .Q(row_index666_load_016323374_reg_310_reg[9]),
        .R(ap_CS_fsm_state3));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln675_reg_2411[10]_i_1 
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .I1(icmp_ln686_fu_533_p2),
        .O(icmp_ln692_reg_24050));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln675_reg_2411[10]_i_2 
       (.I0(col_index_1_reg_299[10]),
        .I1(icmp_ln692_fu_545_p2),
        .O(select_ln675_fu_551_p3[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln675_reg_2411[7]_i_1 
       (.I0(col_index_1_reg_299[7]),
        .I1(icmp_ln692_fu_545_p2),
        .O(select_ln675_fu_551_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln675_reg_2411[8]_i_1 
       (.I0(col_index_1_reg_299[8]),
        .I1(icmp_ln692_fu_545_p2),
        .O(select_ln675_fu_551_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln675_reg_2411[9]_i_1 
       (.I0(col_index_1_reg_299[9]),
        .I1(icmp_ln692_fu_545_p2),
        .O(select_ln675_fu_551_p3[9]));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[0]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[10]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[1]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[2]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[3]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[4]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[5]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[6]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[7]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[8]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .D(select_ln675_reg_2411[9]),
        .Q(select_ln675_reg_2411_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[0]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[10]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[1]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[2]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[3]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[4]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[5]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[6]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[7]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[8]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter1_reg[9]),
        .Q(select_ln675_reg_2411_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[0]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[10]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[10]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[1]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[2]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[3]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[4]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[5]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[6]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[7]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[8]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[8]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_pp1_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln675_reg_2411_pp1_iter2_reg[9]),
        .Q(select_ln675_reg_2411_pp1_iter3_reg[9]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(col_index_1_reg_299[0]),
        .Q(select_ln675_reg_2411[0]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(select_ln675_fu_551_p3[10]),
        .Q(select_ln675_reg_2411[10]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(col_index_1_reg_299[1]),
        .Q(select_ln675_reg_2411[1]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(col_index_1_reg_299[2]),
        .Q(select_ln675_reg_2411[2]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(col_index_1_reg_299[3]),
        .Q(select_ln675_reg_2411[3]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(col_index_1_reg_299[4]),
        .Q(select_ln675_reg_2411[4]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(col_index_1_reg_299[5]),
        .Q(select_ln675_reg_2411[5]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(col_index_1_reg_299[6]),
        .Q(select_ln675_reg_2411[6]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(select_ln675_fu_551_p3[7]),
        .Q(select_ln675_reg_2411[7]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(select_ln675_fu_551_p3[8]),
        .Q(select_ln675_reg_2411[8]),
        .R(1'b0));
  FDRE \select_ln675_reg_2411_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln692_reg_24050),
        .D(select_ln675_fu_551_p3[9]),
        .Q(select_ln675_reg_2411[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln89_reg_2457[15]_i_1 
       (.I0(mac_muladd_8ns_14ns_9ns_22_4_1_U24_n_16),
        .I1(\icmp_ln686_reg_2396_reg_n_2_[0] ),
        .O(cmp117_reg_24220));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_10 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[24]),
        .O(\select_ln89_reg_2457[15]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \select_ln89_reg_2457[15]_i_11 
       (.I0(select_ln675_reg_2411[8]),
        .I1(select_ln675_reg_2411[1]),
        .I2(select_ln675_reg_2411[7]),
        .I3(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_33),
        .I4(mac_muladd_8ns_14ns_9ns_22_4_1_U26_n_34),
        .O(\select_ln89_reg_2457[15]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_3 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[31]),
        .O(\select_ln89_reg_2457[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_4 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[30]),
        .O(\select_ln89_reg_2457[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_5 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[29]),
        .O(\select_ln89_reg_2457[15]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_6 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[28]),
        .O(\select_ln89_reg_2457[15]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_7 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[27]),
        .O(\select_ln89_reg_2457[15]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_8 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[26]),
        .O(\select_ln89_reg_2457[15]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[15]_i_9 
       (.I0(\select_ln89_reg_2457[15]_i_11_n_2 ),
        .I1(Xindex_output_next_fu_172_reg[25]),
        .O(\select_ln89_reg_2457[15]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hF5F5F5F5F5F5F5F6)) 
    \select_ln89_reg_2457[7]_i_10 
       (.I0(Xindex_output_next_fu_172_reg[16]),
        .I1(Xindex_output_next_fu_172_reg[14]),
        .I2(cmp117_fu_571_p2),
        .I3(Xindex_output_next_fu_172_reg[15]),
        .I4(\select_ln89_reg_2457[7]_i_11_n_2 ),
        .I5(\select_ln89_reg_2457[7]_i_12_n_2 ),
        .O(\select_ln89_reg_2457[7]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hA888AAAA)) 
    \select_ln89_reg_2457[7]_i_11 
       (.I0(Xindex_output_next_fu_172_reg[13]),
        .I1(Xindex_output_next_fu_172_reg[12]),
        .I2(Xindex_output_next_fu_172_reg[10]),
        .I3(Xindex_output_next_fu_172_reg[11]),
        .I4(\select_ln89_reg_2457[7]_i_13_n_2 ),
        .O(\select_ln89_reg_2457[7]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    \select_ln89_reg_2457[7]_i_12 
       (.I0(\select_ln89_reg_2457[7]_i_14_n_2 ),
        .I1(cmp117_fu_571_p2),
        .I2(Xindex_output_next_fu_172_reg[12]),
        .I3(\select_ln89_reg_2457[7]_i_15_n_2 ),
        .I4(Xindex_output_next_fu_172_reg[6]),
        .I5(\select_ln89_reg_2457[7]_i_16_n_2 ),
        .O(\select_ln89_reg_2457[7]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h7F777F7F)) 
    \select_ln89_reg_2457[7]_i_13 
       (.I0(Xindex_output_next_fu_172_reg[9]),
        .I1(Xindex_output_next_fu_172_reg[11]),
        .I2(Xindex_output_next_fu_172_reg[8]),
        .I3(\select_ln89_reg_2457[7]_i_17_n_2 ),
        .I4(Xindex_output_next_fu_172_reg[7]),
        .O(\select_ln89_reg_2457[7]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0404000400040004)) 
    \select_ln89_reg_2457[7]_i_14 
       (.I0(Xindex_output_next_fu_172_reg[7]),
        .I1(Xindex_output_next_fu_172_reg[5]),
        .I2(cmp117_fu_571_p2),
        .I3(\select_ln89_reg_2457[7]_i_18_n_2 ),
        .I4(Xindex_output_next_fu_172_reg[1]),
        .I5(Xindex_output_next_fu_172_reg[3]),
        .O(\select_ln89_reg_2457[7]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \select_ln89_reg_2457[7]_i_15 
       (.I0(Xindex_output_next_fu_172_reg[10]),
        .I1(Xindex_output_next_fu_172_reg[13]),
        .I2(Xindex_output_next_fu_172_reg[15]),
        .I3(Xindex_output_next_fu_172_reg[14]),
        .I4(Xindex_output_next_fu_172_reg[8]),
        .I5(\select_ln89_reg_2457[7]_i_19_n_2 ),
        .O(\select_ln89_reg_2457[7]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hAA02AA22AAAAAAAA)) 
    \select_ln89_reg_2457[7]_i_16 
       (.I0(Xindex_output_next_fu_172_reg[7]),
        .I1(Xindex_output_next_fu_172_reg[4]),
        .I2(Xindex_output_next_fu_172_reg[2]),
        .I3(cmp117_fu_571_p2),
        .I4(Xindex_output_next_fu_172_reg[3]),
        .I5(Xindex_output_next_fu_172_reg[5]),
        .O(\select_ln89_reg_2457[7]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h0001111155555555)) 
    \select_ln89_reg_2457[7]_i_17 
       (.I0(Xindex_output_next_fu_172_reg[6]),
        .I1(Xindex_output_next_fu_172_reg[4]),
        .I2(Xindex_output_next_fu_172_reg[2]),
        .I3(Xindex_output_next_fu_172_reg[1]),
        .I4(Xindex_output_next_fu_172_reg[3]),
        .I5(Xindex_output_next_fu_172_reg[5]),
        .O(\select_ln89_reg_2457[7]_i_17_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0105)) 
    \select_ln89_reg_2457[7]_i_18 
       (.I0(Xindex_output_next_fu_172_reg[4]),
        .I1(Xindex_output_next_fu_172_reg[2]),
        .I2(cmp117_fu_571_p2),
        .I3(Xindex_output_next_fu_172_reg[3]),
        .O(\select_ln89_reg_2457[7]_i_18_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \select_ln89_reg_2457[7]_i_19 
       (.I0(Xindex_output_next_fu_172_reg[11]),
        .I1(Xindex_output_next_fu_172_reg[9]),
        .O(\select_ln89_reg_2457[7]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln89_reg_2457[7]_i_2 
       (.I0(Xindex_output_next_fu_172_reg[16]),
        .I1(cmp117_fu_571_p2),
        .O(p_Result_5_fu_680_p4));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[7]_i_3 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[23]),
        .O(\select_ln89_reg_2457[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[7]_i_4 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[22]),
        .O(\select_ln89_reg_2457[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[7]_i_5 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[21]),
        .O(\select_ln89_reg_2457[7]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[7]_i_6 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[20]),
        .O(\select_ln89_reg_2457[7]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[7]_i_7 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[19]),
        .O(\select_ln89_reg_2457[7]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[7]_i_8 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[18]),
        .O(\select_ln89_reg_2457[7]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln89_reg_2457[7]_i_9 
       (.I0(cmp117_fu_571_p2),
        .I1(Xindex_output_next_fu_172_reg[17]),
        .O(\select_ln89_reg_2457[7]_i_9_n_2 ));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[0]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[10]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[11]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[11]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[12]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[12]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[13]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[13]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[14]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[14]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[15]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[15]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[1]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[2]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[3]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[4]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[5]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[6]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[7]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[8]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457[9]),
        .Q(select_ln89_reg_2457_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[0]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[10]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[10]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[11]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[11]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[12]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[12]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[13]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[13]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[14]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[14]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[15]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[15]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[1]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[2]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[3]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[4]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[5]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[6]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[7]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[8]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[8]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_pp1_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(select_ln89_reg_2457_pp1_iter2_reg[9]),
        .Q(select_ln89_reg_2457_pp1_iter3_reg[9]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[0] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[16]),
        .Q(select_ln89_reg_2457[0]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[10] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[26]),
        .Q(select_ln89_reg_2457[10]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[11] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[27]),
        .Q(select_ln89_reg_2457[11]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[12] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[28]),
        .Q(select_ln89_reg_2457[12]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[13] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[29]),
        .Q(select_ln89_reg_2457[13]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[14] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[30]),
        .Q(select_ln89_reg_2457[14]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[15] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[31]),
        .Q(select_ln89_reg_2457[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln89_reg_2457_reg[15]_i_2 
       (.CI(\select_ln89_reg_2457_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln89_reg_2457_reg[15]_i_2_CO_UNCONNECTED [7],\select_ln89_reg_2457_reg[15]_i_2_n_3 ,\select_ln89_reg_2457_reg[15]_i_2_n_4 ,\select_ln89_reg_2457_reg[15]_i_2_n_5 ,\select_ln89_reg_2457_reg[15]_i_2_n_6 ,\select_ln89_reg_2457_reg[15]_i_2_n_7 ,\select_ln89_reg_2457_reg[15]_i_2_n_8 ,\select_ln89_reg_2457_reg[15]_i_2_n_9 }),
        .DI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(shl_ln_fu_822_p3[31:24]),
        .S({\select_ln89_reg_2457[15]_i_3_n_2 ,\select_ln89_reg_2457[15]_i_4_n_2 ,\select_ln89_reg_2457[15]_i_5_n_2 ,\select_ln89_reg_2457[15]_i_6_n_2 ,\select_ln89_reg_2457[15]_i_7_n_2 ,\select_ln89_reg_2457[15]_i_8_n_2 ,\select_ln89_reg_2457[15]_i_9_n_2 ,\select_ln89_reg_2457[15]_i_10_n_2 }));
  FDRE \select_ln89_reg_2457_reg[1] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[17]),
        .Q(select_ln89_reg_2457[1]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[2] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[18]),
        .Q(select_ln89_reg_2457[2]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[3] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[19]),
        .Q(select_ln89_reg_2457[3]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[4] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[20]),
        .Q(select_ln89_reg_2457[4]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[5] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[21]),
        .Q(select_ln89_reg_2457[5]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[6] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[22]),
        .Q(select_ln89_reg_2457[6]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[7] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[23]),
        .Q(select_ln89_reg_2457[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln89_reg_2457_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\select_ln89_reg_2457_reg[7]_i_1_n_2 ,\select_ln89_reg_2457_reg[7]_i_1_n_3 ,\select_ln89_reg_2457_reg[7]_i_1_n_4 ,\select_ln89_reg_2457_reg[7]_i_1_n_5 ,\select_ln89_reg_2457_reg[7]_i_1_n_6 ,\select_ln89_reg_2457_reg[7]_i_1_n_7 ,\select_ln89_reg_2457_reg[7]_i_1_n_8 ,\select_ln89_reg_2457_reg[7]_i_1_n_9 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,p_Result_5_fu_680_p4}),
        .O(shl_ln_fu_822_p3[23:16]),
        .S({\select_ln89_reg_2457[7]_i_3_n_2 ,\select_ln89_reg_2457[7]_i_4_n_2 ,\select_ln89_reg_2457[7]_i_5_n_2 ,\select_ln89_reg_2457[7]_i_6_n_2 ,\select_ln89_reg_2457[7]_i_7_n_2 ,\select_ln89_reg_2457[7]_i_8_n_2 ,\select_ln89_reg_2457[7]_i_9_n_2 ,\select_ln89_reg_2457[7]_i_10_n_2 }));
  FDRE \select_ln89_reg_2457_reg[8] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[24]),
        .Q(select_ln89_reg_2457[8]),
        .R(1'b0));
  FDRE \select_ln89_reg_2457_reg[9] 
       (.C(ap_clk),
        .CE(cmp117_reg_24220),
        .D(shl_ln_fu_822_p3[25]),
        .Q(select_ln89_reg_2457[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_reg_277[0]_i_1 
       (.I0(t_V_reg_277_reg[0]),
        .O(dim3_V_fu_515_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_277[1]_i_1 
       (.I0(t_V_reg_277_reg[0]),
        .I1(t_V_reg_277_reg[1]),
        .O(dim3_V_fu_515_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_reg_277[2]_i_1 
       (.I0(t_V_reg_277_reg[2]),
        .I1(t_V_reg_277_reg[1]),
        .I2(t_V_reg_277_reg[0]),
        .O(dim3_V_fu_515_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_reg_277[3]_i_1 
       (.I0(t_V_reg_277_reg[3]),
        .I1(t_V_reg_277_reg[0]),
        .I2(t_V_reg_277_reg[1]),
        .I3(t_V_reg_277_reg[2]),
        .O(dim3_V_fu_515_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_reg_277[4]_i_1 
       (.I0(t_V_reg_277_reg[4]),
        .I1(t_V_reg_277_reg[3]),
        .I2(t_V_reg_277_reg[2]),
        .I3(t_V_reg_277_reg[1]),
        .I4(t_V_reg_277_reg[0]),
        .O(dim3_V_fu_515_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_reg_277[5]_i_1 
       (.I0(t_V_reg_277_reg[5]),
        .I1(t_V_reg_277_reg[0]),
        .I2(t_V_reg_277_reg[1]),
        .I3(t_V_reg_277_reg[2]),
        .I4(t_V_reg_277_reg[3]),
        .I5(t_V_reg_277_reg[4]),
        .O(dim3_V_fu_515_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_reg_277[6]_i_1 
       (.I0(t_V_reg_277_reg[6]),
        .I1(\t_V_reg_277[8]_i_4_n_2 ),
        .O(dim3_V_fu_515_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_reg_277[7]_i_1 
       (.I0(t_V_reg_277_reg[7]),
        .I1(\t_V_reg_277[8]_i_4_n_2 ),
        .I2(t_V_reg_277_reg[6]),
        .O(dim3_V_fu_515_p2[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_277[8]_i_1 
       (.I0(grp_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_fu_14_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ouput_buffer_2_0_V_U_n_13),
        .O(t_V_reg_277));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_reg_277[8]_i_3 
       (.I0(t_V_reg_277_reg[8]),
        .I1(t_V_reg_277_reg[6]),
        .I2(\t_V_reg_277[8]_i_4_n_2 ),
        .I3(t_V_reg_277_reg[7]),
        .O(dim3_V_fu_515_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_reg_277[8]_i_4 
       (.I0(t_V_reg_277_reg[5]),
        .I1(t_V_reg_277_reg[0]),
        .I2(t_V_reg_277_reg[1]),
        .I3(t_V_reg_277_reg[2]),
        .I4(t_V_reg_277_reg[3]),
        .I5(t_V_reg_277_reg[4]),
        .O(\t_V_reg_277[8]_i_4_n_2 ));
  FDRE \t_V_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[0]),
        .Q(t_V_reg_277_reg[0]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[1] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[1]),
        .Q(t_V_reg_277_reg[1]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[2] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[2]),
        .Q(t_V_reg_277_reg[2]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[3] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[3]),
        .Q(t_V_reg_277_reg[3]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[4] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[4]),
        .Q(t_V_reg_277_reg[4]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[5] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[5]),
        .Q(t_V_reg_277_reg[5]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[6] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[6]),
        .Q(t_V_reg_277_reg[6]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[7] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[7]),
        .Q(t_V_reg_277_reg[7]),
        .R(t_V_reg_277));
  FDRE \t_V_reg_277_reg[8] 
       (.C(ap_clk),
        .CE(ouput_buffer_2_0_V_U_n_13),
        .D(dim3_V_fu_515_p2[8]),
        .Q(t_V_reg_277_reg[8]),
        .R(t_V_reg_277));
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln211_2_reg_2727[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I2(\icmp_ln686_reg_2396_pp1_iter6_reg_reg_n_2_[0] ),
        .O(trunc_ln211_2_reg_27270));
  FDRE \trunc_ln211_2_reg_2727_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[8]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_2727_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[9]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_2727_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[10]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_2727_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[11]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [19]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_2727_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[12]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_2727_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[13]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_2727_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[14]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \trunc_ln211_2_reg_2727_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln211_2_reg_27270),
        .D(add_ln216_5_fu_2164_p2[15]),
        .Q(\trunc_ln211_2_reg_2727_reg[7]_0 [23]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \xor_ln894_reg_2511[0]_i_1 
       (.I0(icmp_ln894_1_fu_1098_p2),
        .O(p_0_in1_in));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_10 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[1]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[1]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[0]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[0]),
        .O(\xor_ln894_reg_2511[0]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_11 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[15]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[15]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[14]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[14]),
        .O(\xor_ln894_reg_2511[0]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_12 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[13]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[13]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[12]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[12]),
        .O(\xor_ln894_reg_2511[0]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_13 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[11]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[11]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[10]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[10]),
        .O(\xor_ln894_reg_2511[0]_i_13_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_14 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[9]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[9]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[8]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[8]),
        .O(\xor_ln894_reg_2511[0]_i_14_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_15 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[7]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[7]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[6]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[6]),
        .O(\xor_ln894_reg_2511[0]_i_15_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_16 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[5]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[5]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[4]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[4]),
        .O(\xor_ln894_reg_2511[0]_i_16_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_17 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[3]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[3]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[2]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[2]),
        .O(\xor_ln894_reg_2511[0]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xor_ln894_reg_2511[0]_i_18 
       (.I0(select_ln89_reg_2457_pp1_iter3_reg[1]),
        .I1(ouput_index_write_counter679_load_08652496_reg_355_reg[1]),
        .I2(select_ln89_reg_2457_pp1_iter3_reg[0]),
        .I3(ouput_index_write_counter679_load_08652496_reg_355_reg[0]),
        .O(\xor_ln894_reg_2511[0]_i_18_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_3 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[15]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[15]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[14]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[14]),
        .O(\xor_ln894_reg_2511[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_4 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[13]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[13]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[12]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[12]),
        .O(\xor_ln894_reg_2511[0]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_5 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[11]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[11]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[10]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[10]),
        .O(\xor_ln894_reg_2511[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_6 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[9]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[9]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[8]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[8]),
        .O(\xor_ln894_reg_2511[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_7 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[7]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[7]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[6]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[6]),
        .O(\xor_ln894_reg_2511[0]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_8 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[5]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[5]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[4]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[4]),
        .O(\xor_ln894_reg_2511[0]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \xor_ln894_reg_2511[0]_i_9 
       (.I0(ouput_index_write_counter679_load_08652496_reg_355_reg[3]),
        .I1(select_ln89_reg_2457_pp1_iter3_reg[3]),
        .I2(ouput_index_write_counter679_load_08652496_reg_355_reg[2]),
        .I3(select_ln89_reg_2457_pp1_iter3_reg[2]),
        .O(\xor_ln894_reg_2511[0]_i_9_n_2 ));
  FDRE \xor_ln894_reg_2511_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(xor_ln894_reg_2511),
        .Q(xor_ln894_reg_2511_pp1_iter5_reg),
        .R(1'b0));
  FDRE \xor_ln894_reg_2511_reg[0] 
       (.C(ap_clk),
        .CE(DDR_wr_en_tmp_reg_25280),
        .D(p_0_in1_in),
        .Q(xor_ln894_reg_2511),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \xor_ln894_reg_2511_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln894_1_fu_1098_p2,\xor_ln894_reg_2511_reg[0]_i_2_n_3 ,\xor_ln894_reg_2511_reg[0]_i_2_n_4 ,\xor_ln894_reg_2511_reg[0]_i_2_n_5 ,\xor_ln894_reg_2511_reg[0]_i_2_n_6 ,\xor_ln894_reg_2511_reg[0]_i_2_n_7 ,\xor_ln894_reg_2511_reg[0]_i_2_n_8 ,\xor_ln894_reg_2511_reg[0]_i_2_n_9 }),
        .DI({\xor_ln894_reg_2511[0]_i_3_n_2 ,\xor_ln894_reg_2511[0]_i_4_n_2 ,\xor_ln894_reg_2511[0]_i_5_n_2 ,\xor_ln894_reg_2511[0]_i_6_n_2 ,\xor_ln894_reg_2511[0]_i_7_n_2 ,\xor_ln894_reg_2511[0]_i_8_n_2 ,\xor_ln894_reg_2511[0]_i_9_n_2 ,\xor_ln894_reg_2511[0]_i_10_n_2 }),
        .O(\NLW_xor_ln894_reg_2511_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\xor_ln894_reg_2511[0]_i_11_n_2 ,\xor_ln894_reg_2511[0]_i_12_n_2 ,\xor_ln894_reg_2511[0]_i_13_n_2 ,\xor_ln894_reg_2511[0]_i_14_n_2 ,\xor_ln894_reg_2511[0]_i_15_n_2 ,\xor_ln894_reg_2511[0]_i_16_n_2 ,\xor_ln894_reg_2511[0]_i_17_n_2 ,\xor_ln894_reg_2511[0]_i_18_n_2 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V
   (ap_enable_reg_pp1_iter6_reg,
    \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ,
    O,
    \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ,
    ram_reg_bram_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    D,
    p_Result_6_reg_2632,
    ram_reg_bram_0_0,
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
    out_buffer_wr_en_reg_2522_pp1_iter6_reg,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    Yaxis_overlap_en_2_reg_332_pp1_iter6_reg,
    ram_reg_bram_0_i_30,
    ram_reg_bram_0_i_30_0,
    ram_reg_bram_0_3,
    ap_enable_reg_pp1_iter6);
  output ap_enable_reg_pp1_iter6_reg;
  output \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ;
  output [7:0]O;
  output \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [7:0]D;
  input p_Result_6_reg_2632;
  input [7:0]ram_reg_bram_0_0;
  input DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  input out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input Yaxis_overlap_en_2_reg_332_pp1_iter6_reg;
  input [15:0]ram_reg_bram_0_i_30;
  input [15:0]ram_reg_bram_0_i_30_0;
  input ram_reg_bram_0_3;
  input ap_enable_reg_pp1_iter6;

  wire [8:0]ADDRARDADDR;
  wire [7:0]D;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  wire \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ;
  wire [7:0]DINADIN;
  wire [7:0]O;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_332_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter6_reg;
  wire ouput_buffer_0_0_V_we0;
  wire out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  wire p_Result_6_reg_2632;
  wire [7:0]ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_i_30;
  wire [15:0]ram_reg_bram_0_i_30_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_19 overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DDR_wr_en_tmp_reg_2528_pp1_iter6_reg(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] (\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .DINADIN(DINADIN),
        .O(O),
        .Q(Q),
        .WEA(WEA),
        .Yaxis_overlap_en_2_reg_332_pp1_iter6_reg(Yaxis_overlap_en_2_reg_332_pp1_iter6_reg),
        .\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] (\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter6_reg(ap_enable_reg_pp1_iter6_reg),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out_buffer_wr_en_reg_2522_pp1_iter6_reg(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_i_30_0(ram_reg_bram_0_i_30),
        .ram_reg_bram_0_i_30_1(ram_reg_bram_0_i_30_0));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_16
   (O,
    ram_reg_bram_0,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ram_reg_bram_0_0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    D,
    p_Result_6_reg_2632,
    ram_reg_bram_0_3,
    ram_reg_bram_0_i_17__0,
    ram_reg_bram_0_i_17__0_0);
  output [7:0]O;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ram_reg_bram_0_0;
  input [8:0]ADDRARDADDR;
  input [8:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input [7:0]D;
  input p_Result_6_reg_2632;
  input [7:0]ram_reg_bram_0_3;
  input [15:0]ram_reg_bram_0_i_17__0;
  input [15:0]ram_reg_bram_0_i_17__0_0;

  wire [8:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]O;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ouput_buffer_0_0_V_we0;
  wire p_Result_6_reg_2632;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire [15:0]ram_reg_bram_0_i_17__0;
  wire [15:0]ram_reg_bram_0_i_17__0_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_18 overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DINADIN(DINADIN),
        .O(O),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_i_17__0_0(ram_reg_bram_0_i_17__0),
        .ram_reg_bram_0_i_17__0_1(ram_reg_bram_0_i_17__0_0));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_17
   (ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    WEA,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg,
    \t_V_reg_277_reg[1] ,
    O,
    ram_reg_bram_0,
    ap_clk,
    ram_reg_bram_0_0,
    Q,
    DINADIN,
    out_buffer_wr_en_reg_2522_pp1_iter6_reg,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    img_dst2_data_full_n,
    img_src2_data_empty_n,
    ap_enable_reg_pp1_iter1,
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ,
    icmp_ln809_reg_2613_pp1_iter7_reg,
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ,
    DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    D,
    p_Result_6_reg_2632,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_i_17__1,
    ram_reg_bram_0_i_17__1_0);
  output ouput_buffer_0_0_V_we0;
  output [8:0]ADDRARDADDR;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[1] ;
  output internal_full_n_reg;
  output \t_V_reg_277_reg[1] ;
  output [7:0]O;
  output [7:0]ram_reg_bram_0;
  input ap_clk;
  input ram_reg_bram_0_0;
  input [8:0]Q;
  input [7:0]DINADIN;
  input out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  input [0:0]ram_reg_bram_0_3;
  input [8:0]ram_reg_bram_0_4;
  input img_dst2_data_full_n;
  input img_src2_data_empty_n;
  input ap_enable_reg_pp1_iter1;
  input \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ;
  input icmp_ln809_reg_2613_pp1_iter7_reg;
  input \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ;
  input DDR_wr_en_tmp_reg_2528_pp1_iter7_reg;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input [7:0]D;
  input p_Result_6_reg_2632;
  input [7:0]ram_reg_bram_0_7;
  input [7:0]ram_reg_bram_0_8;
  input [15:0]ram_reg_bram_0_i_17__1;
  input [15:0]ram_reg_bram_0_i_17__1_0;

  wire [8:0]ADDRARDADDR;
  wire [7:0]D;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter7_reg;
  wire [7:0]DINADIN;
  wire [7:0]O;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ;
  wire \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire icmp_ln809_reg_2613_pp1_iter7_reg;
  wire img_dst2_data_full_n;
  wire img_src2_data_empty_n;
  wire internal_full_n_reg;
  wire ouput_buffer_0_0_V_we0;
  wire out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  wire p_Result_6_reg_2632;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire [8:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire [15:0]ram_reg_bram_0_i_17__1;
  wire [15:0]ram_reg_bram_0_i_17__1_0;
  wire \t_V_reg_277_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DDR_wr_en_tmp_reg_2528_pp1_iter6_reg(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .DDR_wr_en_tmp_reg_2528_pp1_iter7_reg(DDR_wr_en_tmp_reg_2528_pp1_iter7_reg),
        .DINADIN(DINADIN),
        .O(O),
        .Q(Q),
        .WEA(WEA),
        .\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] (\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ),
        .\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 (\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .icmp_ln809_reg_2613_pp1_iter7_reg(icmp_ln809_reg_2613_pp1_iter7_reg),
        .img_dst2_data_full_n(img_dst2_data_full_n),
        .img_src2_data_empty_n(img_src2_data_empty_n),
        .internal_full_n_reg(internal_full_n_reg),
        .ouput_buffer_0_0_V_we0(ouput_buffer_0_0_V_we0),
        .out_buffer_wr_en_reg_2522_pp1_iter6_reg(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .p_Result_6_reg_2632(p_Result_6_reg_2632),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .ram_reg_bram_0_i_17__1_0(ram_reg_bram_0_i_17__1),
        .ram_reg_bram_0_i_17__1_1(ram_reg_bram_0_i_17__1_0),
        .\t_V_reg_277_reg[1] (\t_V_reg_277_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram
   (ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    WEA,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg,
    \t_V_reg_277_reg[1] ,
    ram_reg_bram_0_0,
    O,
    ap_clk,
    ram_reg_bram_0_1,
    Q,
    DINADIN,
    out_buffer_wr_en_reg_2522_pp1_iter6_reg,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    img_dst2_data_full_n,
    img_src2_data_empty_n,
    ap_enable_reg_pp1_iter1,
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ,
    icmp_ln809_reg_2613_pp1_iter7_reg,
    \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ,
    DDR_wr_en_tmp_reg_2528_pp1_iter7_reg,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    D,
    p_Result_6_reg_2632,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_i_17__1_0,
    ram_reg_bram_0_i_17__1_1);
  output ouput_buffer_0_0_V_we0;
  output [8:0]ADDRARDADDR;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[1] ;
  output internal_full_n_reg;
  output \t_V_reg_277_reg[1] ;
  output [7:0]ram_reg_bram_0_0;
  output [7:0]O;
  input ap_clk;
  input ram_reg_bram_0_1;
  input [8:0]Q;
  input [7:0]DINADIN;
  input out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  input [0:0]ram_reg_bram_0_4;
  input [8:0]ram_reg_bram_0_5;
  input img_dst2_data_full_n;
  input img_src2_data_empty_n;
  input ap_enable_reg_pp1_iter1;
  input \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ;
  input icmp_ln809_reg_2613_pp1_iter7_reg;
  input \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ;
  input DDR_wr_en_tmp_reg_2528_pp1_iter7_reg;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [7:0]D;
  input p_Result_6_reg_2632;
  input [7:0]ram_reg_bram_0_8;
  input [7:0]ram_reg_bram_0_9;
  input [15:0]ram_reg_bram_0_i_17__1_0;
  input [15:0]ram_reg_bram_0_i_17__1_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]D;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter7_reg;
  wire [7:0]DINADIN;
  wire [7:0]O;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ;
  wire \Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ;
  wire [7:0]add_ln211_8_fu_2157_p2;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire \icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2_n_2 ;
  wire icmp_ln809_reg_2613_pp1_iter7_reg;
  wire img_dst2_data_full_n;
  wire img_src2_data_empty_n;
  wire internal_full_n_reg;
  wire ouput_buffer_0_0_V_we0;
  wire [7:0]ouput_buffer_2_0_V_d0;
  wire [15:0]ouput_buffer_2_0_V_q1;
  wire out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  wire p_Result_6_reg_2632;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [0:0]ram_reg_bram_0_4;
  wire [8:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire [7:0]ram_reg_bram_0_9;
  wire [15:0]ram_reg_bram_0_i_17__1_0;
  wire [15:0]ram_reg_bram_0_i_17__1_1;
  wire ram_reg_bram_0_i_17__1_n_3;
  wire ram_reg_bram_0_i_17__1_n_4;
  wire ram_reg_bram_0_i_17__1_n_5;
  wire ram_reg_bram_0_i_17__1_n_6;
  wire ram_reg_bram_0_i_17__1_n_7;
  wire ram_reg_bram_0_i_17__1_n_8;
  wire ram_reg_bram_0_i_17__1_n_9;
  wire ram_reg_bram_0_i_18__1_n_2;
  wire ram_reg_bram_0_i_18__1_n_3;
  wire ram_reg_bram_0_i_18__1_n_4;
  wire ram_reg_bram_0_i_18__1_n_5;
  wire ram_reg_bram_0_i_18__1_n_6;
  wire ram_reg_bram_0_i_18__1_n_7;
  wire ram_reg_bram_0_i_18__1_n_8;
  wire ram_reg_bram_0_i_18__1_n_9;
  wire ram_reg_bram_0_i_19__1_n_2;
  wire ram_reg_bram_0_i_20__1_n_2;
  wire ram_reg_bram_0_i_21__1_n_2;
  wire ram_reg_bram_0_i_22__1_n_2;
  wire ram_reg_bram_0_i_23__1_n_2;
  wire ram_reg_bram_0_i_24__1_n_2;
  wire ram_reg_bram_0_i_25__1_n_2;
  wire ram_reg_bram_0_i_26__1_n_2;
  wire ram_reg_bram_0_i_27__1_n_2;
  wire ram_reg_bram_0_i_28__1_n_2;
  wire ram_reg_bram_0_i_29__1_n_2;
  wire ram_reg_bram_0_i_30__1_n_2;
  wire ram_reg_bram_0_i_31__1_n_2;
  wire ram_reg_bram_0_i_32__1_n_2;
  wire ram_reg_bram_0_i_33__1_n_2;
  wire ram_reg_bram_0_i_34__1_n_2;
  wire \t_V_reg_277_reg[1] ;
  wire \trunc_ln211_2_reg_2727[7]_i_3_n_2 ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_17__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ram_reg_bram_0_5[0]),
        .I2(ram_reg_bram_0_5[5]),
        .I3(ram_reg_bram_0_5[6]),
        .I4(ram_reg_bram_0_5[7]),
        .I5(ram_reg_bram_0_5[8]),
        .O(\t_V_reg_277_reg[1] ));
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    \icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_1 
       (.I0(\icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2_n_2 ),
        .I1(img_dst2_data_full_n),
        .I2(img_src2_data_empty_n),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0] ),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h7F)) 
    \icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2 
       (.I0(icmp_ln809_reg_2613_pp1_iter7_reg),
        .I1(\Yaxis_overlap_en_2_reg_332_pp1_iter5_reg_reg[0]_0 ),
        .I2(DDR_wr_en_tmp_reg_2528_pp1_iter7_reg),
        .O(\icmp_ln686_reg_2396_pp1_iter2_reg[0]_i_2_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ouput_buffer_2_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({DINADIN,ouput_buffer_2_0_V_d0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT(ouput_buffer_2_0_V_q1),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ram_reg_bram_0_1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[6]),
        .I2(ram_reg_bram_0_7),
        .I3(D[6]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[6]),
        .O(ouput_buffer_2_0_V_d0[6]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_0_5[1]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[0]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[5]),
        .I2(ram_reg_bram_0_7),
        .I3(D[5]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[5]),
        .O(ouput_buffer_2_0_V_d0[5]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_0_5[0]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(p_Result_6_reg_2632),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[4]),
        .I2(ram_reg_bram_0_7),
        .I3(D[4]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[4]),
        .O(ouput_buffer_2_0_V_d0[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[3]),
        .I2(ram_reg_bram_0_7),
        .I3(D[3]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[3]),
        .O(ouput_buffer_2_0_V_d0[3]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[2]),
        .I2(ram_reg_bram_0_7),
        .I3(D[2]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[2]),
        .O(ouput_buffer_2_0_V_d0[2]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[1]),
        .I2(ram_reg_bram_0_7),
        .I3(D[1]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[1]),
        .O(ouput_buffer_2_0_V_d0[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[0]),
        .I2(ram_reg_bram_0_7),
        .I3(D[0]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[0]),
        .O(ouput_buffer_2_0_V_d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_17__1
       (.CI(ram_reg_bram_0_i_18__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_17__1_CO_UNCONNECTED[7],ram_reg_bram_0_i_17__1_n_3,ram_reg_bram_0_i_17__1_n_4,ram_reg_bram_0_i_17__1_n_5,ram_reg_bram_0_i_17__1_n_6,ram_reg_bram_0_i_17__1_n_7,ram_reg_bram_0_i_17__1_n_8,ram_reg_bram_0_i_17__1_n_9}),
        .DI({1'b0,ouput_buffer_2_0_V_q1[14:8]}),
        .O(O),
        .S({ram_reg_bram_0_i_19__1_n_2,ram_reg_bram_0_i_20__1_n_2,ram_reg_bram_0_i_21__1_n_2,ram_reg_bram_0_i_22__1_n_2,ram_reg_bram_0_i_23__1_n_2,ram_reg_bram_0_i_24__1_n_2,ram_reg_bram_0_i_25__1_n_2,ram_reg_bram_0_i_26__1_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_18__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_18__1_n_2,ram_reg_bram_0_i_18__1_n_3,ram_reg_bram_0_i_18__1_n_4,ram_reg_bram_0_i_18__1_n_5,ram_reg_bram_0_i_18__1_n_6,ram_reg_bram_0_i_18__1_n_7,ram_reg_bram_0_i_18__1_n_8,ram_reg_bram_0_i_18__1_n_9}),
        .DI(ouput_buffer_2_0_V_q1[7:0]),
        .O(add_ln211_8_fu_2157_p2),
        .S({ram_reg_bram_0_i_27__1_n_2,ram_reg_bram_0_i_28__1_n_2,ram_reg_bram_0_i_29__1_n_2,ram_reg_bram_0_i_30__1_n_2,ram_reg_bram_0_i_31__1_n_2,ram_reg_bram_0_i_32__1_n_2,ram_reg_bram_0_i_33__1_n_2,ram_reg_bram_0_i_34__1_n_2}));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_19__1
       (.I0(ouput_buffer_2_0_V_q1[15]),
        .I1(ram_reg_bram_0_i_17__1_0[15]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[15]),
        .O(ram_reg_bram_0_i_19__1_n_2));
  LUT6 #(
    .INIT(64'hAAEEAAAAAAEAAAAA)) 
    ram_reg_bram_0_i_1__0
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(internal_full_n_reg),
        .I2(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I3(ram_reg_bram_0_2),
        .I4(ram_reg_bram_0_3),
        .I5(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .O(ouput_buffer_0_0_V_we0));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_20__1
       (.I0(ouput_buffer_2_0_V_q1[14]),
        .I1(ram_reg_bram_0_i_17__1_0[14]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[14]),
        .O(ram_reg_bram_0_i_20__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_21__1
       (.I0(ouput_buffer_2_0_V_q1[13]),
        .I1(ram_reg_bram_0_i_17__1_0[13]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[13]),
        .O(ram_reg_bram_0_i_21__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_22__1
       (.I0(ouput_buffer_2_0_V_q1[12]),
        .I1(ram_reg_bram_0_i_17__1_0[12]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[12]),
        .O(ram_reg_bram_0_i_22__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_23__1
       (.I0(ouput_buffer_2_0_V_q1[11]),
        .I1(ram_reg_bram_0_i_17__1_0[11]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[11]),
        .O(ram_reg_bram_0_i_23__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_24__1
       (.I0(ouput_buffer_2_0_V_q1[10]),
        .I1(ram_reg_bram_0_i_17__1_0[10]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[10]),
        .O(ram_reg_bram_0_i_24__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_25__1
       (.I0(ouput_buffer_2_0_V_q1[9]),
        .I1(ram_reg_bram_0_i_17__1_0[9]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[9]),
        .O(ram_reg_bram_0_i_25__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_26__1
       (.I0(ouput_buffer_2_0_V_q1[8]),
        .I1(ram_reg_bram_0_i_17__1_0[8]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[8]),
        .O(ram_reg_bram_0_i_26__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_27__1
       (.I0(ouput_buffer_2_0_V_q1[7]),
        .I1(ram_reg_bram_0_i_17__1_0[7]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[7]),
        .O(ram_reg_bram_0_i_27__1_n_2));
  LUT6 #(
    .INIT(64'hAAEEAAAAAAEAAAAA)) 
    ram_reg_bram_0_i_28
       (.I0(ram_reg_bram_0_4),
        .I1(internal_full_n_reg),
        .I2(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I3(ram_reg_bram_0_2),
        .I4(ram_reg_bram_0_3),
        .I5(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .O(WEA));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_28__1
       (.I0(ouput_buffer_2_0_V_q1[6]),
        .I1(ram_reg_bram_0_i_17__1_0[6]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[6]),
        .O(ram_reg_bram_0_i_28__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_29__1
       (.I0(ouput_buffer_2_0_V_q1[5]),
        .I1(ram_reg_bram_0_i_17__1_0[5]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[5]),
        .O(ram_reg_bram_0_i_29__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_30__1
       (.I0(ouput_buffer_2_0_V_q1[4]),
        .I1(ram_reg_bram_0_i_17__1_0[4]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[4]),
        .O(ram_reg_bram_0_i_30__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_31__1
       (.I0(ouput_buffer_2_0_V_q1[3]),
        .I1(ram_reg_bram_0_i_17__1_0[3]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[3]),
        .O(ram_reg_bram_0_i_31__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_32__1
       (.I0(ouput_buffer_2_0_V_q1[2]),
        .I1(ram_reg_bram_0_i_17__1_0[2]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[2]),
        .O(ram_reg_bram_0_i_32__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_33__1
       (.I0(ouput_buffer_2_0_V_q1[1]),
        .I1(ram_reg_bram_0_i_17__1_0[1]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[1]),
        .O(ram_reg_bram_0_i_33__1_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_34__1
       (.I0(ouput_buffer_2_0_V_q1[0]),
        .I1(ram_reg_bram_0_i_17__1_0[0]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__1_1[0]),
        .O(ram_reg_bram_0_i_34__1_n_2));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_5[8]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[7]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_5[7]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[6]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_5[6]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[5]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_5[5]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[4]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_5[4]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[3]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_5[3]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[2]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_6),
        .I1(add_ln211_8_fu_2157_p2[7]),
        .I2(ram_reg_bram_0_7),
        .I3(D[7]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_8[7]),
        .O(ouput_buffer_2_0_V_d0[7]));
  LUT6 #(
    .INIT(64'hAFAAAEAAA0AAA2AA)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_0_5[2]),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .I4(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I5(ram_reg_bram_0_9[1]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \t_V_reg_277[8]_i_2 
       (.I0(ram_reg_bram_0_4),
        .I1(\t_V_reg_277_reg[1] ),
        .I2(ram_reg_bram_0_5[3]),
        .I3(ram_reg_bram_0_5[4]),
        .I4(ram_reg_bram_0_5[2]),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln211_2_reg_2727[0]_i_1 
       (.I0(O[0]),
        .I1(add_ln211_8_fu_2157_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \trunc_ln211_2_reg_2727[1]_i_1 
       (.I0(O[1]),
        .I1(add_ln211_8_fu_2157_p2[7]),
        .I2(O[0]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \trunc_ln211_2_reg_2727[2]_i_1 
       (.I0(O[2]),
        .I1(O[0]),
        .I2(add_ln211_8_fu_2157_p2[7]),
        .I3(O[1]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \trunc_ln211_2_reg_2727[3]_i_1 
       (.I0(O[3]),
        .I1(O[1]),
        .I2(add_ln211_8_fu_2157_p2[7]),
        .I3(O[0]),
        .I4(O[2]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \trunc_ln211_2_reg_2727[4]_i_1 
       (.I0(O[4]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(add_ln211_8_fu_2157_p2[7]),
        .I4(O[1]),
        .I5(O[3]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln211_2_reg_2727[5]_i_1 
       (.I0(O[5]),
        .I1(\trunc_ln211_2_reg_2727[7]_i_3_n_2 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \trunc_ln211_2_reg_2727[6]_i_1 
       (.I0(O[6]),
        .I1(\trunc_ln211_2_reg_2727[7]_i_3_n_2 ),
        .I2(O[5]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \trunc_ln211_2_reg_2727[7]_i_2 
       (.I0(O[7]),
        .I1(O[5]),
        .I2(\trunc_ln211_2_reg_2727[7]_i_3_n_2 ),
        .I3(O[6]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln211_2_reg_2727[7]_i_3 
       (.I0(O[4]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(add_ln211_8_fu_2157_p2[7]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\trunc_ln211_2_reg_2727[7]_i_3_n_2 ));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_18
   (ram_reg_bram_0_0,
    O,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ram_reg_bram_0_1,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    D,
    p_Result_6_reg_2632,
    ram_reg_bram_0_4,
    ram_reg_bram_0_i_17__0_0,
    ram_reg_bram_0_i_17__0_1);
  output [7:0]ram_reg_bram_0_0;
  output [7:0]O;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input ram_reg_bram_0_1;
  input [8:0]ADDRARDADDR;
  input [8:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input [7:0]D;
  input p_Result_6_reg_2632;
  input [7:0]ram_reg_bram_0_4;
  input [15:0]ram_reg_bram_0_i_17__0_0;
  input [15:0]ram_reg_bram_0_i_17__0_1;

  wire [8:0]ADDRARDADDR;
  wire [7:0]D;
  wire \DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2 ;
  wire [7:0]DINADIN;
  wire [7:0]O;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [7:0]add_ln211_5_fu_2106_p2;
  wire ap_clk;
  wire ouput_buffer_0_0_V_we0;
  wire [7:0]ouput_buffer_1_0_V_d0;
  wire [15:0]ouput_buffer_1_0_V_q1;
  wire p_Result_6_reg_2632;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_i_17__0_0;
  wire [15:0]ram_reg_bram_0_i_17__0_1;
  wire ram_reg_bram_0_i_17__0_n_3;
  wire ram_reg_bram_0_i_17__0_n_4;
  wire ram_reg_bram_0_i_17__0_n_5;
  wire ram_reg_bram_0_i_17__0_n_6;
  wire ram_reg_bram_0_i_17__0_n_7;
  wire ram_reg_bram_0_i_17__0_n_8;
  wire ram_reg_bram_0_i_17__0_n_9;
  wire ram_reg_bram_0_i_18__0_n_2;
  wire ram_reg_bram_0_i_18__0_n_3;
  wire ram_reg_bram_0_i_18__0_n_4;
  wire ram_reg_bram_0_i_18__0_n_5;
  wire ram_reg_bram_0_i_18__0_n_6;
  wire ram_reg_bram_0_i_18__0_n_7;
  wire ram_reg_bram_0_i_18__0_n_8;
  wire ram_reg_bram_0_i_18__0_n_9;
  wire ram_reg_bram_0_i_19__0_n_2;
  wire ram_reg_bram_0_i_20__0_n_2;
  wire ram_reg_bram_0_i_21__0_n_2;
  wire ram_reg_bram_0_i_22__0_n_2;
  wire ram_reg_bram_0_i_23__0_n_2;
  wire ram_reg_bram_0_i_24__0_n_2;
  wire ram_reg_bram_0_i_25__0_n_2;
  wire ram_reg_bram_0_i_26__0_n_2;
  wire ram_reg_bram_0_i_27__0_n_2;
  wire ram_reg_bram_0_i_28__0_n_2;
  wire ram_reg_bram_0_i_29__0_n_2;
  wire ram_reg_bram_0_i_30__0_n_2;
  wire ram_reg_bram_0_i_31__0_n_2;
  wire ram_reg_bram_0_i_32__0_n_2;
  wire ram_reg_bram_0_i_33__0_n_2;
  wire ram_reg_bram_0_i_34__0_n_2;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_17__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_1_0_1_fu_184[0]_i_1 
       (.I0(O[0]),
        .I1(add_ln211_5_fu_2106_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_1_0_1_fu_184[1]_i_1 
       (.I0(O[1]),
        .I1(add_ln211_5_fu_2106_p2[7]),
        .I2(O[0]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_1_0_1_fu_184[2]_i_1 
       (.I0(O[2]),
        .I1(O[0]),
        .I2(add_ln211_5_fu_2106_p2[7]),
        .I3(O[1]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DDR_write_data_V_1_0_1_fu_184[3]_i_1 
       (.I0(O[3]),
        .I1(O[1]),
        .I2(add_ln211_5_fu_2106_p2[7]),
        .I3(O[0]),
        .I4(O[2]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \DDR_write_data_V_1_0_1_fu_184[4]_i_1 
       (.I0(O[4]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(add_ln211_5_fu_2106_p2[7]),
        .I4(O[1]),
        .I5(O[3]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_1_0_1_fu_184[5]_i_1 
       (.I0(O[5]),
        .I1(\DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_1_0_1_fu_184[6]_i_1 
       (.I0(O[6]),
        .I1(\DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2 ),
        .I2(O[5]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_1_0_1_fu_184[7]_i_1 
       (.I0(O[7]),
        .I1(O[5]),
        .I2(\DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2 ),
        .I3(O[6]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DDR_write_data_V_1_0_1_fu_184[7]_i_2 
       (.I0(O[4]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(add_ln211_5_fu_2106_p2[7]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\DDR_write_data_V_1_0_1_fu_184[7]_i_2_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ouput_buffer_1_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({DINADIN,ouput_buffer_1_0_V_d0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT(ouput_buffer_1_0_V_q1),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ram_reg_bram_0_1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[6]),
        .I2(ram_reg_bram_0_3),
        .I3(D[6]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[6]),
        .O(ouput_buffer_1_0_V_d0[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[5]),
        .I2(ram_reg_bram_0_3),
        .I3(D[5]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[5]),
        .O(ouput_buffer_1_0_V_d0[5]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[4]),
        .I2(ram_reg_bram_0_3),
        .I3(D[4]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[4]),
        .O(ouput_buffer_1_0_V_d0[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_13__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[3]),
        .I2(ram_reg_bram_0_3),
        .I3(D[3]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[3]),
        .O(ouput_buffer_1_0_V_d0[3]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_14__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[2]),
        .I2(ram_reg_bram_0_3),
        .I3(D[2]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[2]),
        .O(ouput_buffer_1_0_V_d0[2]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_15__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[1]),
        .I2(ram_reg_bram_0_3),
        .I3(D[1]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[1]),
        .O(ouput_buffer_1_0_V_d0[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_16__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[0]),
        .I2(ram_reg_bram_0_3),
        .I3(D[0]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[0]),
        .O(ouput_buffer_1_0_V_d0[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_17__0
       (.CI(ram_reg_bram_0_i_18__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_17__0_CO_UNCONNECTED[7],ram_reg_bram_0_i_17__0_n_3,ram_reg_bram_0_i_17__0_n_4,ram_reg_bram_0_i_17__0_n_5,ram_reg_bram_0_i_17__0_n_6,ram_reg_bram_0_i_17__0_n_7,ram_reg_bram_0_i_17__0_n_8,ram_reg_bram_0_i_17__0_n_9}),
        .DI({1'b0,ouput_buffer_1_0_V_q1[14:8]}),
        .O(O),
        .S({ram_reg_bram_0_i_19__0_n_2,ram_reg_bram_0_i_20__0_n_2,ram_reg_bram_0_i_21__0_n_2,ram_reg_bram_0_i_22__0_n_2,ram_reg_bram_0_i_23__0_n_2,ram_reg_bram_0_i_24__0_n_2,ram_reg_bram_0_i_25__0_n_2,ram_reg_bram_0_i_26__0_n_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_18__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_18__0_n_2,ram_reg_bram_0_i_18__0_n_3,ram_reg_bram_0_i_18__0_n_4,ram_reg_bram_0_i_18__0_n_5,ram_reg_bram_0_i_18__0_n_6,ram_reg_bram_0_i_18__0_n_7,ram_reg_bram_0_i_18__0_n_8,ram_reg_bram_0_i_18__0_n_9}),
        .DI(ouput_buffer_1_0_V_q1[7:0]),
        .O(add_ln211_5_fu_2106_p2),
        .S({ram_reg_bram_0_i_27__0_n_2,ram_reg_bram_0_i_28__0_n_2,ram_reg_bram_0_i_29__0_n_2,ram_reg_bram_0_i_30__0_n_2,ram_reg_bram_0_i_31__0_n_2,ram_reg_bram_0_i_32__0_n_2,ram_reg_bram_0_i_33__0_n_2,ram_reg_bram_0_i_34__0_n_2}));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_19__0
       (.I0(ouput_buffer_1_0_V_q1[15]),
        .I1(ram_reg_bram_0_i_17__0_0[15]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[15]),
        .O(ram_reg_bram_0_i_19__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_20__0
       (.I0(ouput_buffer_1_0_V_q1[14]),
        .I1(ram_reg_bram_0_i_17__0_0[14]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[14]),
        .O(ram_reg_bram_0_i_20__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_21__0
       (.I0(ouput_buffer_1_0_V_q1[13]),
        .I1(ram_reg_bram_0_i_17__0_0[13]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[13]),
        .O(ram_reg_bram_0_i_21__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_22__0
       (.I0(ouput_buffer_1_0_V_q1[12]),
        .I1(ram_reg_bram_0_i_17__0_0[12]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[12]),
        .O(ram_reg_bram_0_i_22__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_23__0
       (.I0(ouput_buffer_1_0_V_q1[11]),
        .I1(ram_reg_bram_0_i_17__0_0[11]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[11]),
        .O(ram_reg_bram_0_i_23__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_24__0
       (.I0(ouput_buffer_1_0_V_q1[10]),
        .I1(ram_reg_bram_0_i_17__0_0[10]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[10]),
        .O(ram_reg_bram_0_i_24__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_25__0
       (.I0(ouput_buffer_1_0_V_q1[9]),
        .I1(ram_reg_bram_0_i_17__0_0[9]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[9]),
        .O(ram_reg_bram_0_i_25__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_26__0
       (.I0(ouput_buffer_1_0_V_q1[8]),
        .I1(ram_reg_bram_0_i_17__0_0[8]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[8]),
        .O(ram_reg_bram_0_i_26__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_27__0
       (.I0(ouput_buffer_1_0_V_q1[7]),
        .I1(ram_reg_bram_0_i_17__0_0[7]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[7]),
        .O(ram_reg_bram_0_i_27__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_28__0
       (.I0(ouput_buffer_1_0_V_q1[6]),
        .I1(ram_reg_bram_0_i_17__0_0[6]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[6]),
        .O(ram_reg_bram_0_i_28__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_29__0
       (.I0(ouput_buffer_1_0_V_q1[5]),
        .I1(ram_reg_bram_0_i_17__0_0[5]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[5]),
        .O(ram_reg_bram_0_i_29__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_30__0
       (.I0(ouput_buffer_1_0_V_q1[4]),
        .I1(ram_reg_bram_0_i_17__0_0[4]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[4]),
        .O(ram_reg_bram_0_i_30__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_31__0
       (.I0(ouput_buffer_1_0_V_q1[3]),
        .I1(ram_reg_bram_0_i_17__0_0[3]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[3]),
        .O(ram_reg_bram_0_i_31__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_32__0
       (.I0(ouput_buffer_1_0_V_q1[2]),
        .I1(ram_reg_bram_0_i_17__0_0[2]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[2]),
        .O(ram_reg_bram_0_i_32__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_33__0
       (.I0(ouput_buffer_1_0_V_q1[1]),
        .I1(ram_reg_bram_0_i_17__0_0[1]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[1]),
        .O(ram_reg_bram_0_i_33__0_n_2));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_34__0
       (.I0(ouput_buffer_1_0_V_q1[0]),
        .I1(ram_reg_bram_0_i_17__0_0[0]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_17__0_1[0]),
        .O(ram_reg_bram_0_i_34__0_n_2));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_0_2),
        .I1(add_ln211_5_fu_2106_p2[7]),
        .I2(ram_reg_bram_0_3),
        .I3(D[7]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_4[7]),
        .O(ouput_buffer_1_0_V_d0[7]));
endmodule

(* ORIG_REF_NAME = "overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_19
   (ap_enable_reg_pp1_iter6_reg,
    \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ,
    \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ,
    ram_reg_bram_0_0,
    O,
    ap_clk,
    ouput_buffer_0_0_V_we0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    D,
    p_Result_6_reg_2632,
    ram_reg_bram_0_1,
    DDR_wr_en_tmp_reg_2528_pp1_iter6_reg,
    out_buffer_wr_en_reg_2522_pp1_iter6_reg,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    Yaxis_overlap_en_2_reg_332_pp1_iter6_reg,
    ram_reg_bram_0_i_30_0,
    ram_reg_bram_0_i_30_1,
    ram_reg_bram_0_4,
    ap_enable_reg_pp1_iter6);
  output ap_enable_reg_pp1_iter6_reg;
  output \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ;
  output \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ;
  output [7:0]ram_reg_bram_0_0;
  output [7:0]O;
  input ap_clk;
  input ouput_buffer_0_0_V_we0;
  input [8:0]ADDRARDADDR;
  input [8:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [7:0]D;
  input p_Result_6_reg_2632;
  input [7:0]ram_reg_bram_0_1;
  input DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  input out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input Yaxis_overlap_en_2_reg_332_pp1_iter6_reg;
  input [15:0]ram_reg_bram_0_i_30_0;
  input [15:0]ram_reg_bram_0_i_30_1;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp1_iter6;

  wire [8:0]ADDRARDADDR;
  wire [7:0]D;
  wire DDR_wr_en_tmp_reg_2528_pp1_iter6_reg;
  wire \DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ;
  wire \DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2 ;
  wire [7:0]DINADIN;
  wire [7:0]O;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire Yaxis_overlap_en_2_reg_332_pp1_iter6_reg;
  wire \Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ;
  wire [7:0]add_ln211_fu_2055_p2;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter6_reg;
  wire [7:0]ouput_buffer_0_0_V_d0;
  wire [15:0]ouput_buffer_0_0_V_q1;
  wire ouput_buffer_0_0_V_we0;
  wire out_buffer_wr_en_reg_2522_pp1_iter6_reg;
  wire p_Result_6_reg_2632;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [15:0]ram_reg_bram_0_i_30_0;
  wire [15:0]ram_reg_bram_0_i_30_1;
  wire ram_reg_bram_0_i_30_n_3;
  wire ram_reg_bram_0_i_30_n_4;
  wire ram_reg_bram_0_i_30_n_5;
  wire ram_reg_bram_0_i_30_n_6;
  wire ram_reg_bram_0_i_30_n_7;
  wire ram_reg_bram_0_i_30_n_8;
  wire ram_reg_bram_0_i_30_n_9;
  wire ram_reg_bram_0_i_32_n_2;
  wire ram_reg_bram_0_i_32_n_3;
  wire ram_reg_bram_0_i_32_n_4;
  wire ram_reg_bram_0_i_32_n_5;
  wire ram_reg_bram_0_i_32_n_6;
  wire ram_reg_bram_0_i_32_n_7;
  wire ram_reg_bram_0_i_32_n_8;
  wire ram_reg_bram_0_i_32_n_9;
  wire ram_reg_bram_0_i_33_n_2;
  wire ram_reg_bram_0_i_34_n_2;
  wire ram_reg_bram_0_i_35_n_2;
  wire ram_reg_bram_0_i_36_n_2;
  wire ram_reg_bram_0_i_37_n_2;
  wire ram_reg_bram_0_i_38_n_2;
  wire ram_reg_bram_0_i_39_n_2;
  wire ram_reg_bram_0_i_40_n_2;
  wire ram_reg_bram_0_i_41_n_2;
  wire ram_reg_bram_0_i_42_n_2;
  wire ram_reg_bram_0_i_43_n_2;
  wire ram_reg_bram_0_i_44_n_2;
  wire ram_reg_bram_0_i_45_n_2;
  wire ram_reg_bram_0_i_46_n_2;
  wire ram_reg_bram_0_i_47_n_2;
  wire ram_reg_bram_0_i_48_n_2;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:7]NLW_ram_reg_bram_0_i_30_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_0_0_1_fu_188[0]_i_1 
       (.I0(O[0]),
        .I1(add_ln211_fu_2055_p2[7]),
        .O(ram_reg_bram_0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_0_0_1_fu_188[1]_i_1 
       (.I0(O[1]),
        .I1(add_ln211_fu_2055_p2[7]),
        .I2(O[0]),
        .O(ram_reg_bram_0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_0_0_1_fu_188[2]_i_1 
       (.I0(O[2]),
        .I1(O[0]),
        .I2(add_ln211_fu_2055_p2[7]),
        .I3(O[1]),
        .O(ram_reg_bram_0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DDR_write_data_V_0_0_1_fu_188[3]_i_1 
       (.I0(O[3]),
        .I1(O[1]),
        .I2(add_ln211_fu_2055_p2[7]),
        .I3(O[0]),
        .I4(O[2]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \DDR_write_data_V_0_0_1_fu_188[4]_i_1 
       (.I0(O[4]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(add_ln211_fu_2055_p2[7]),
        .I4(O[1]),
        .I5(O[3]),
        .O(ram_reg_bram_0_0[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \DDR_write_data_V_0_0_1_fu_188[5]_i_1 
       (.I0(O[5]),
        .I1(\DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2 ),
        .O(ram_reg_bram_0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \DDR_write_data_V_0_0_1_fu_188[6]_i_1 
       (.I0(O[6]),
        .I1(\DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2 ),
        .I2(O[5]),
        .O(ram_reg_bram_0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DDR_write_data_V_0_0_1_fu_188[7]_i_2 
       (.I0(O[7]),
        .I1(O[5]),
        .I2(\DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2 ),
        .I3(O[6]),
        .O(ram_reg_bram_0_0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \DDR_write_data_V_0_0_1_fu_188[7]_i_3 
       (.I0(O[4]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(add_ln211_fu_2055_p2[7]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\DDR_write_data_V_0_0_1_fu_188[7]_i_3_n_2 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "5120" *) 
  (* RTL_RAM_NAME = "ouput_buffer_0_0_V_U/overlaystream_xFResizeAreaDownScale_1080_1920_3_9_1_9_320_320_1920_320_s_ouput_buffer_0_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({DINADIN,ouput_buffer_0_0_V_d0}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT(ouput_buffer_0_0_V_q1),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ouput_buffer_0_0_V_we0),
        .ENBWREN(ap_enable_reg_pp1_iter6_reg),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_20
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[7]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[7]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[7]),
        .O(ouput_buffer_0_0_V_d0[7]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_21
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[6]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[6]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[6]),
        .O(ouput_buffer_0_0_V_d0[6]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_22
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[5]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[5]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[5]),
        .O(ouput_buffer_0_0_V_d0[5]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_23
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[4]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[4]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[4]),
        .O(ouput_buffer_0_0_V_d0[4]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_24
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[3]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[3]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[3]),
        .O(ouput_buffer_0_0_V_d0[3]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_25
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[2]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[2]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[2]),
        .O(ouput_buffer_0_0_V_d0[2]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_26
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[1]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[1]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[1]),
        .O(ouput_buffer_0_0_V_d0[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ram_reg_bram_0_i_27
       (.I0(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ),
        .I1(add_ln211_fu_2055_p2[0]),
        .I2(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ),
        .I3(D[0]),
        .I4(p_Result_6_reg_2632),
        .I5(ram_reg_bram_0_1[0]),
        .O(ouput_buffer_0_0_V_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    ram_reg_bram_0_i_29
       (.I0(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .I1(out_buffer_wr_en_reg_2522_pp1_iter6_reg),
        .I2(ram_reg_bram_0_2),
        .I3(ram_reg_bram_0_3),
        .O(\DDR_wr_en_tmp_reg_2528_pp1_iter6_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__1
       (.I0(ram_reg_bram_0_4),
        .I1(ap_enable_reg_pp1_iter6),
        .O(ap_enable_reg_pp1_iter6_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_30
       (.CI(ram_reg_bram_0_i_32_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_30_CO_UNCONNECTED[7],ram_reg_bram_0_i_30_n_3,ram_reg_bram_0_i_30_n_4,ram_reg_bram_0_i_30_n_5,ram_reg_bram_0_i_30_n_6,ram_reg_bram_0_i_30_n_7,ram_reg_bram_0_i_30_n_8,ram_reg_bram_0_i_30_n_9}),
        .DI({1'b0,ouput_buffer_0_0_V_q1[14:8]}),
        .O(O),
        .S({ram_reg_bram_0_i_33_n_2,ram_reg_bram_0_i_34_n_2,ram_reg_bram_0_i_35_n_2,ram_reg_bram_0_i_36_n_2,ram_reg_bram_0_i_37_n_2,ram_reg_bram_0_i_38_n_2,ram_reg_bram_0_i_39_n_2,ram_reg_bram_0_i_40_n_2}));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    ram_reg_bram_0_i_31
       (.I0(Yaxis_overlap_en_2_reg_332_pp1_iter6_reg),
        .I1(ram_reg_bram_0_2),
        .I2(ram_reg_bram_0_3),
        .I3(DDR_wr_en_tmp_reg_2528_pp1_iter6_reg),
        .O(\Yaxis_overlap_en_2_reg_332_pp1_iter6_reg_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_32
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_32_n_2,ram_reg_bram_0_i_32_n_3,ram_reg_bram_0_i_32_n_4,ram_reg_bram_0_i_32_n_5,ram_reg_bram_0_i_32_n_6,ram_reg_bram_0_i_32_n_7,ram_reg_bram_0_i_32_n_8,ram_reg_bram_0_i_32_n_9}),
        .DI(ouput_buffer_0_0_V_q1[7:0]),
        .O(add_ln211_fu_2055_p2),
        .S({ram_reg_bram_0_i_41_n_2,ram_reg_bram_0_i_42_n_2,ram_reg_bram_0_i_43_n_2,ram_reg_bram_0_i_44_n_2,ram_reg_bram_0_i_45_n_2,ram_reg_bram_0_i_46_n_2,ram_reg_bram_0_i_47_n_2,ram_reg_bram_0_i_48_n_2}));
  LUT4 #(
    .INIT(16'h56A6)) 
    ram_reg_bram_0_i_33
       (.I0(ouput_buffer_0_0_V_q1[15]),
        .I1(ram_reg_bram_0_i_30_0[15]),
        .I2(p_Result_6_reg_2632),
        .I3(ram_reg_bram_0_i_30_1[15]),
        .O(ram_reg_bram_0_i_33_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_34
       (.I0(ram_reg_bram_0_i_30_0[14]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[14]),
        .I3(ouput_buffer_0_0_V_q1[14]),
        .O(ram_reg_bram_0_i_34_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_35
       (.I0(ram_reg_bram_0_i_30_0[13]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[13]),
        .I3(ouput_buffer_0_0_V_q1[13]),
        .O(ram_reg_bram_0_i_35_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_36
       (.I0(ram_reg_bram_0_i_30_0[12]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[12]),
        .I3(ouput_buffer_0_0_V_q1[12]),
        .O(ram_reg_bram_0_i_36_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_37
       (.I0(ram_reg_bram_0_i_30_0[11]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[11]),
        .I3(ouput_buffer_0_0_V_q1[11]),
        .O(ram_reg_bram_0_i_37_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_38
       (.I0(ram_reg_bram_0_i_30_0[10]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[10]),
        .I3(ouput_buffer_0_0_V_q1[10]),
        .O(ram_reg_bram_0_i_38_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_39
       (.I0(ram_reg_bram_0_i_30_0[9]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[9]),
        .I3(ouput_buffer_0_0_V_q1[9]),
        .O(ram_reg_bram_0_i_39_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_40
       (.I0(ram_reg_bram_0_i_30_0[8]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[8]),
        .I3(ouput_buffer_0_0_V_q1[8]),
        .O(ram_reg_bram_0_i_40_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_41
       (.I0(ram_reg_bram_0_i_30_0[7]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[7]),
        .I3(ouput_buffer_0_0_V_q1[7]),
        .O(ram_reg_bram_0_i_41_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_42
       (.I0(ram_reg_bram_0_i_30_0[6]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[6]),
        .I3(ouput_buffer_0_0_V_q1[6]),
        .O(ram_reg_bram_0_i_42_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_43
       (.I0(ram_reg_bram_0_i_30_0[5]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[5]),
        .I3(ouput_buffer_0_0_V_q1[5]),
        .O(ram_reg_bram_0_i_43_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_44
       (.I0(ram_reg_bram_0_i_30_0[4]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[4]),
        .I3(ouput_buffer_0_0_V_q1[4]),
        .O(ram_reg_bram_0_i_44_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_45
       (.I0(ram_reg_bram_0_i_30_0[3]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[3]),
        .I3(ouput_buffer_0_0_V_q1[3]),
        .O(ram_reg_bram_0_i_45_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_46
       (.I0(ram_reg_bram_0_i_30_0[2]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[2]),
        .I3(ouput_buffer_0_0_V_q1[2]),
        .O(ram_reg_bram_0_i_46_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_47
       (.I0(ram_reg_bram_0_i_30_0[1]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[1]),
        .I3(ouput_buffer_0_0_V_q1[1]),
        .O(ram_reg_bram_0_i_47_n_2));
  LUT4 #(
    .INIT(16'h1DE2)) 
    ram_reg_bram_0_i_48
       (.I0(ram_reg_bram_0_i_30_0[0]),
        .I1(p_Result_6_reg_2632),
        .I2(ram_reg_bram_0_i_30_1[0]),
        .I3(ouput_buffer_0_0_V_q1[0]),
        .O(ram_reg_bram_0_i_48_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    \start_fu_82_reg[0] ,
    ack_out116_out,
    ap_enable_reg_pp0_iter1_reg,
    \axi_last_V_1_reg_306_reg[0] ,
    video_in_TREADY_int_regslice,
    Loop_loop_height_proc2224_U0_img_in_data_write,
    ap_enable_reg_pp0_iter0_reg,
    E,
    SR,
    \ap_CS_fsm_reg[2] ,
    \eol_2_reg_190_reg[0] ,
    \eol_2_reg_190_reg[0]_0 ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    icmp_ln119_fu_209_p2,
    CO,
    ap_enable_reg_pp0_iter0,
    \start_fu_82_reg[0]_0 ,
    video_in_TUSER_int_regslice,
    start_fu_82,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    p_1_in,
    axi_last_V_1_reg_306,
    icmp_ln122_reg_297,
    \eol_reg_136_reg[0] ,
    video_in_TVALID,
    eol_2_reg_190,
    or_ln131_reg_311,
    or_ln134_reg_315,
    ap_predicate_op116_write_state4,
    img_in_data_full_n,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output [1:0]D;
  output \start_fu_82_reg[0] ;
  output ack_out116_out;
  output ap_enable_reg_pp0_iter1_reg;
  output \axi_last_V_1_reg_306_reg[0] ;
  output video_in_TREADY_int_regslice;
  output Loop_loop_height_proc2224_U0_img_in_data_write;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]E;
  output [0:0]SR;
  output \ap_CS_fsm_reg[2] ;
  output \eol_2_reg_190_reg[0] ;
  output \eol_2_reg_190_reg[0]_0 ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input icmp_ln119_fu_209_p2;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter0;
  input \start_fu_82_reg[0]_0 ;
  input video_in_TUSER_int_regslice;
  input [0:0]start_fu_82;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input p_1_in;
  input axi_last_V_1_reg_306;
  input icmp_ln122_reg_297;
  input \eol_reg_136_reg[0] ;
  input video_in_TVALID;
  input eol_2_reg_190;
  input or_ln131_reg_311;
  input or_ln134_reg_315;
  input ap_predicate_op116_write_state4;
  input img_in_data_full_n;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_2_[0] ;
  wire \B_V_data_1_payload_A_reg_n_2_[10] ;
  wire \B_V_data_1_payload_A_reg_n_2_[11] ;
  wire \B_V_data_1_payload_A_reg_n_2_[12] ;
  wire \B_V_data_1_payload_A_reg_n_2_[13] ;
  wire \B_V_data_1_payload_A_reg_n_2_[14] ;
  wire \B_V_data_1_payload_A_reg_n_2_[15] ;
  wire \B_V_data_1_payload_A_reg_n_2_[16] ;
  wire \B_V_data_1_payload_A_reg_n_2_[17] ;
  wire \B_V_data_1_payload_A_reg_n_2_[18] ;
  wire \B_V_data_1_payload_A_reg_n_2_[19] ;
  wire \B_V_data_1_payload_A_reg_n_2_[1] ;
  wire \B_V_data_1_payload_A_reg_n_2_[20] ;
  wire \B_V_data_1_payload_A_reg_n_2_[21] ;
  wire \B_V_data_1_payload_A_reg_n_2_[22] ;
  wire \B_V_data_1_payload_A_reg_n_2_[23] ;
  wire \B_V_data_1_payload_A_reg_n_2_[2] ;
  wire \B_V_data_1_payload_A_reg_n_2_[3] ;
  wire \B_V_data_1_payload_A_reg_n_2_[4] ;
  wire \B_V_data_1_payload_A_reg_n_2_[5] ;
  wire \B_V_data_1_payload_A_reg_n_2_[6] ;
  wire \B_V_data_1_payload_A_reg_n_2_[7] ;
  wire \B_V_data_1_payload_A_reg_n_2_[8] ;
  wire \B_V_data_1_payload_A_reg_n_2_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_2_[0] ;
  wire \B_V_data_1_payload_B_reg_n_2_[10] ;
  wire \B_V_data_1_payload_B_reg_n_2_[11] ;
  wire \B_V_data_1_payload_B_reg_n_2_[12] ;
  wire \B_V_data_1_payload_B_reg_n_2_[13] ;
  wire \B_V_data_1_payload_B_reg_n_2_[14] ;
  wire \B_V_data_1_payload_B_reg_n_2_[15] ;
  wire \B_V_data_1_payload_B_reg_n_2_[16] ;
  wire \B_V_data_1_payload_B_reg_n_2_[17] ;
  wire \B_V_data_1_payload_B_reg_n_2_[18] ;
  wire \B_V_data_1_payload_B_reg_n_2_[19] ;
  wire \B_V_data_1_payload_B_reg_n_2_[1] ;
  wire \B_V_data_1_payload_B_reg_n_2_[20] ;
  wire \B_V_data_1_payload_B_reg_n_2_[21] ;
  wire \B_V_data_1_payload_B_reg_n_2_[22] ;
  wire \B_V_data_1_payload_B_reg_n_2_[23] ;
  wire \B_V_data_1_payload_B_reg_n_2_[2] ;
  wire \B_V_data_1_payload_B_reg_n_2_[3] ;
  wire \B_V_data_1_payload_B_reg_n_2_[4] ;
  wire \B_V_data_1_payload_B_reg_n_2_[5] ;
  wire \B_V_data_1_payload_B_reg_n_2_[6] ;
  wire \B_V_data_1_payload_B_reg_n_2_[7] ;
  wire \B_V_data_1_payload_B_reg_n_2_[8] ;
  wire \B_V_data_1_payload_B_reg_n_2_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1__1_n_2;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc2224_U0_img_in_data_write;
  wire [2:0]Q;
  wire [0:0]SR;
  wire ack_out116_out;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_predicate_op116_write_state4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_306;
  wire \axi_last_V_1_reg_306_reg[0] ;
  wire eol_2_reg_190;
  wire \eol_2_reg_190_reg[0] ;
  wire \eol_2_reg_190_reg[0]_0 ;
  wire \eol_reg_136_reg[0] ;
  wire icmp_ln119_fu_209_p2;
  wire icmp_ln122_reg_297;
  wire img_in_data_full_n;
  wire or_ln131_reg_311;
  wire or_ln134_reg_315;
  wire p_1_in;
  wire p_8_in;
  wire [0:0]start_fu_82;
  wire \start_fu_82_reg[0] ;
  wire \start_fu_82_reg[0]_0 ;
  wire [23:0]video_in_TDATA;
  wire video_in_TREADY_int_regslice;
  wire video_in_TUSER_int_regslice;
  wire video_in_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4555FFFFBAAA0000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(ack_out116_out),
        .I1(eol_2_reg_190),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\eol_2_reg_190_reg[0] ));
  LUT6 #(
    .INIT(64'h4555FFFFBAAA0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(ack_out116_out),
        .I1(eol_2_reg_190),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\eol_2_reg_190_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h4F5FB0A0)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out116_out),
        .I1(eol_2_reg_190),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1__1_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_2),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(video_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(video_in_TREADY_int_regslice),
        .I4(video_in_TVALID),
        .O(\B_V_data_1_state[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF0FCFFFFFAFEF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(eol_2_reg_190),
        .I4(ack_out116_out),
        .I5(video_in_TVALID),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(ack_out116_out),
        .I1(eol_2_reg_190),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .O(video_in_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFF2FF22222222)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(Q[0]),
        .I1(icmp_ln119_fu_209_p2),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_1_in),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h0000A0A0C000C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(p_1_in),
        .I5(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_301[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'hC5555555C0000000)) 
    \eol_reg_136[0]_i_1 
       (.I0(p_1_in),
        .I1(axi_last_V_1_reg_306),
        .I2(icmp_ln122_reg_297),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(p_8_in),
        .I5(\eol_reg_136_reg[0] ),
        .O(\axi_last_V_1_reg_306_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \eol_reg_136[0]_i_2 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage0_11001),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln122_reg_297[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln122_reg_297),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_148[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out116_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_reg_148[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001),
        .O(ack_out116_out));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \j_reg_148[31]_i_6 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ap_predicate_op116_write_state4),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(img_in_data_full_n),
        .O(ap_block_pp0_stage0_11001));
  LUT6 #(
    .INIT(64'h0000A02000000000)) 
    mem_reg_bram_0_i_12
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(or_ln131_reg_311),
        .I2(icmp_ln122_reg_297),
        .I3(or_ln134_reg_315),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[1]),
        .O(Loop_loop_height_proc2224_U0_img_in_data_write));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \or_ln131_reg_311[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage0_11001),
        .O(E));
  LUT5 #(
    .INIT(32'hCFCFCC44)) 
    \start_fu_82[0]_i_1 
       (.I0(CO),
        .I1(ack_out116_out),
        .I2(\start_fu_82_reg[0]_0 ),
        .I3(video_in_TUSER_int_regslice),
        .I4(start_fu_82),
        .O(\start_fu_82_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_52
   (\B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    E,
    SR,
    ap_rst_n_0,
    ap_rst_n_1,
    \sof_reg_104_reg[0] ,
    D,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_2,
    icmp_ln190_reg_1940,
    \icmp_ln190_reg_194_reg[0] ,
    \B_V_data_1_state_reg[0]_1 ,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    icmp_ln190_fu_167_p2,
    \tmp_last_V_reg_203_reg[0] ,
    \tmp_last_V_reg_203_reg[0]_0 ,
    \tmp_last_V_reg_203_reg[0]_1 ,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2_reg,
    sof_reg_104,
    sof_2_reg_140,
    icmp_ln190_reg_194_pp0_iter1_reg,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    img_out_data_empty_n,
    Loop_loop_height_proc2123_U0_ap_start,
    icmp_ln188_fu_155_p2,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output [0:0]SR;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output \sof_reg_104_reg[0] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[1] ;
  output ap_rst_n_2;
  output icmp_ln190_reg_1940;
  output \icmp_ln190_reg_194_reg[0] ;
  output [0:0]\B_V_data_1_state_reg[0]_1 ;
  output [23:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input icmp_ln190_fu_167_p2;
  input \tmp_last_V_reg_203_reg[0] ;
  input \tmp_last_V_reg_203_reg[0]_0 ;
  input \tmp_last_V_reg_203_reg[0]_1 ;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2_reg;
  input sof_reg_104;
  input sof_2_reg_140;
  input icmp_ln190_reg_194_pp0_iter1_reg;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input img_out_data_empty_n;
  input Loop_loop_height_proc2123_U0_ap_start;
  input icmp_ln188_fu_155_p2;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_2_[0] ;
  wire \B_V_data_1_payload_A_reg_n_2_[10] ;
  wire \B_V_data_1_payload_A_reg_n_2_[11] ;
  wire \B_V_data_1_payload_A_reg_n_2_[12] ;
  wire \B_V_data_1_payload_A_reg_n_2_[13] ;
  wire \B_V_data_1_payload_A_reg_n_2_[14] ;
  wire \B_V_data_1_payload_A_reg_n_2_[15] ;
  wire \B_V_data_1_payload_A_reg_n_2_[16] ;
  wire \B_V_data_1_payload_A_reg_n_2_[17] ;
  wire \B_V_data_1_payload_A_reg_n_2_[18] ;
  wire \B_V_data_1_payload_A_reg_n_2_[19] ;
  wire \B_V_data_1_payload_A_reg_n_2_[1] ;
  wire \B_V_data_1_payload_A_reg_n_2_[20] ;
  wire \B_V_data_1_payload_A_reg_n_2_[21] ;
  wire \B_V_data_1_payload_A_reg_n_2_[22] ;
  wire \B_V_data_1_payload_A_reg_n_2_[23] ;
  wire \B_V_data_1_payload_A_reg_n_2_[2] ;
  wire \B_V_data_1_payload_A_reg_n_2_[3] ;
  wire \B_V_data_1_payload_A_reg_n_2_[4] ;
  wire \B_V_data_1_payload_A_reg_n_2_[5] ;
  wire \B_V_data_1_payload_A_reg_n_2_[6] ;
  wire \B_V_data_1_payload_A_reg_n_2_[7] ;
  wire \B_V_data_1_payload_A_reg_n_2_[8] ;
  wire \B_V_data_1_payload_A_reg_n_2_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_2_[0] ;
  wire \B_V_data_1_payload_B_reg_n_2_[10] ;
  wire \B_V_data_1_payload_B_reg_n_2_[11] ;
  wire \B_V_data_1_payload_B_reg_n_2_[12] ;
  wire \B_V_data_1_payload_B_reg_n_2_[13] ;
  wire \B_V_data_1_payload_B_reg_n_2_[14] ;
  wire \B_V_data_1_payload_B_reg_n_2_[15] ;
  wire \B_V_data_1_payload_B_reg_n_2_[16] ;
  wire \B_V_data_1_payload_B_reg_n_2_[17] ;
  wire \B_V_data_1_payload_B_reg_n_2_[18] ;
  wire \B_V_data_1_payload_B_reg_n_2_[19] ;
  wire \B_V_data_1_payload_B_reg_n_2_[1] ;
  wire \B_V_data_1_payload_B_reg_n_2_[20] ;
  wire \B_V_data_1_payload_B_reg_n_2_[21] ;
  wire \B_V_data_1_payload_B_reg_n_2_[22] ;
  wire \B_V_data_1_payload_B_reg_n_2_[23] ;
  wire \B_V_data_1_payload_B_reg_n_2_[2] ;
  wire \B_V_data_1_payload_B_reg_n_2_[3] ;
  wire \B_V_data_1_payload_B_reg_n_2_[4] ;
  wire \B_V_data_1_payload_B_reg_n_2_[5] ;
  wire \B_V_data_1_payload_B_reg_n_2_[6] ;
  wire \B_V_data_1_payload_B_reg_n_2_[7] ;
  wire \B_V_data_1_payload_B_reg_n_2_[8] ;
  wire \B_V_data_1_payload_B_reg_n_2_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [3:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc2123_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__4_n_2 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm18_out;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_inv;
  wire icmp_ln188_fu_155_p2;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg[0] ;
  wire img_out_data_empty_n;
  wire sof_2_reg_140;
  wire sof_reg_104;
  wire \sof_reg_104_reg[0] ;
  wire \tmp_last_V_reg_203_reg[0] ;
  wire \tmp_last_V_reg_203_reg[0]_0 ;
  wire \tmp_last_V_reg_203_reg[0]_1 ;
  wire [23:0]video_out_TDATA;
  wire video_out_TREADY;
  wire video_out_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(video_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A88AA00)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(\icmp_ln190_reg_194_reg[0] ),
        .I2(video_out_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(video_out_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage0_11001),
        .O(\icmp_ln190_reg_194_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(video_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(video_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[1]),
        .I2(Loop_loop_height_proc2123_U0_ap_start),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Loop_loop_height_proc2123_U0_ap_start),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(Q[1]),
        .I5(ap_NS_fsm18_out),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h8CFF8C8C8C8C8C8C)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_2 ),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(ap_NS_fsm18_out),
        .I5(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_11001),
        .O(\ap_CS_fsm[2]_i_2__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \ap_CS_fsm[2]_i_3__2 
       (.I0(Q[1]),
        .I1(video_out_TREADY),
        .I2(video_out_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(icmp_ln188_fu_155_p2),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h000080AA)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(Q[1]),
        .I1(video_out_TREADY),
        .I2(video_out_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(icmp_ln188_fu_155_p2),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage0_11001),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hA8A800A8A8A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_NS_fsm18_out),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln190_fu_167_p2),
        .I4(ap_block_pp0_stage0_11001),
        .I5(Q[2]),
        .O(ap_rst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00A088A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_NS_fsm18_out),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000A0008888A000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001),
        .I5(ap_NS_fsm18_out),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \i_reg_189[10]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY_int_regslice),
        .I2(video_out_TREADY),
        .I3(Q[1]),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln190_reg_194[0]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .O(icmp_ln190_reg_1940));
  LUT6 #(
    .INIT(64'h040C04FF040C040C)) 
    \icmp_ln190_reg_194[0]_i_3 
       (.I0(img_out_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(video_out_TREADY_int_regslice),
        .I4(icmp_ln190_reg_194_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(ap_block_pp0_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFDFF0000)) 
    \j_1_reg_129[10]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln190_fu_167_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_NS_fsm18_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \j_1_reg_129[10]_i_2 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln190_fu_167_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(E));
  LUT6 #(
    .INIT(64'hCFC08A80CFC0CFC0)) 
    \sof_2_reg_140[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(sof_reg_104),
        .I2(ap_NS_fsm18_out),
        .I3(sof_2_reg_140),
        .I4(icmp_ln190_reg_194_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(\sof_reg_104_reg[0] ));
  LUT6 #(
    .INIT(64'hFDFDFFFD00000200)) 
    \tmp_last_V_reg_203[0]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln190_fu_167_p2),
        .I3(\tmp_last_V_reg_203_reg[0] ),
        .I4(\tmp_last_V_reg_203_reg[0]_0 ),
        .I5(\tmp_last_V_reg_203_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[10] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[11] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[12] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[13] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[14] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[15] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[16] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[17] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[18] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[19] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[1] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[20] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[21] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[22] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[23] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[2] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[3] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[4] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[5] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[6] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[7] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[8] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_2_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_2_[9] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \eol_reg_136_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    ap_rst_n,
    video_in_TREADY_int_regslice,
    video_in_TVALID,
    video_in_TLAST,
    \eol_2_reg_190_reg[0] ,
    Q,
    eol_2_reg_190,
    \eol_2_reg_190_reg[0]_0 ,
    E,
    axi_last_V_1_reg_306);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \eol_reg_136_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input ap_rst_n;
  input video_in_TREADY_int_regslice;
  input video_in_TVALID;
  input [0:0]video_in_TLAST;
  input \eol_2_reg_190_reg[0] ;
  input [1:0]Q;
  input eol_2_reg_190;
  input \eol_2_reg_190_reg[0]_0 ;
  input [0:0]E;
  input axi_last_V_1_reg_306;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_2 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_2 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_306;
  wire eol_2_reg_190;
  wire \eol_2_reg_190_reg[0] ;
  wire \eol_2_reg_190_reg[0]_0 ;
  wire \eol_reg_136_reg[0] ;
  wire [0:0]video_in_TLAST;
  wire video_in_TLAST_int_regslice;
  wire video_in_TREADY_int_regslice;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(video_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(video_in_TREADY_int_regslice),
        .I4(video_in_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(video_in_TREADY_int_regslice),
        .I3(video_in_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_1_reg_306[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(E),
        .I4(axi_last_V_1_reg_306),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFACAFA0AFA0AFA0)) 
    \eol_2_reg_190[0]_i_1 
       (.I0(\eol_2_reg_190_reg[0] ),
        .I1(video_in_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(eol_2_reg_190),
        .I4(\eol_2_reg_190_reg[0]_0 ),
        .I5(Q[1]),
        .O(\eol_reg_136_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_reg_190[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_in_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_51
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    CO,
    ap_predicate_op116_write_state4,
    or_ln131_fu_251_p2,
    video_in_TUSER_int_regslice,
    D,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    Q,
    start_fu_82,
    ap_rst_n,
    video_in_TREADY_int_regslice,
    video_in_TVALID,
    or_ln131_reg_311,
    icmp_ln122_reg_297,
    or_ln134_reg_315,
    video_in_TUSER,
    E);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output [0:0]CO;
  output ap_predicate_op116_write_state4;
  output or_ln131_fu_251_p2;
  output video_in_TUSER_int_regslice;
  output [31:0]D;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input [31:0]Q;
  input [0:0]start_fu_82;
  input ap_rst_n;
  input video_in_TREADY_int_regslice;
  input video_in_TVALID;
  input or_ln131_reg_311;
  input icmp_ln122_reg_297;
  input or_ln134_reg_315;
  input [0:0]video_in_TUSER;
  input [0:0]E;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_2 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_2 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_2;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_2 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_predicate_op116_write_state4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln122_reg_297;
  wire \j_reg_148[31]_i_10_n_2 ;
  wire \j_reg_148[31]_i_11_n_2 ;
  wire \j_reg_148[31]_i_12_n_2 ;
  wire \j_reg_148[31]_i_14_n_2 ;
  wire \j_reg_148[31]_i_15_n_2 ;
  wire \j_reg_148[31]_i_16_n_2 ;
  wire \j_reg_148[31]_i_17_n_2 ;
  wire \j_reg_148[31]_i_18_n_2 ;
  wire \j_reg_148[31]_i_19_n_2 ;
  wire \j_reg_148[31]_i_20_n_2 ;
  wire \j_reg_148[31]_i_21_n_2 ;
  wire \j_reg_148[31]_i_22_n_2 ;
  wire \j_reg_148[31]_i_23_n_2 ;
  wire \j_reg_148[31]_i_24_n_2 ;
  wire \j_reg_148[31]_i_8_n_2 ;
  wire \j_reg_148[31]_i_9_n_2 ;
  wire \j_reg_148[7]_i_2_n_2 ;
  wire \j_reg_148_reg[15]_i_1_n_2 ;
  wire \j_reg_148_reg[15]_i_1_n_3 ;
  wire \j_reg_148_reg[15]_i_1_n_4 ;
  wire \j_reg_148_reg[15]_i_1_n_5 ;
  wire \j_reg_148_reg[15]_i_1_n_6 ;
  wire \j_reg_148_reg[15]_i_1_n_7 ;
  wire \j_reg_148_reg[15]_i_1_n_8 ;
  wire \j_reg_148_reg[15]_i_1_n_9 ;
  wire \j_reg_148_reg[23]_i_1_n_2 ;
  wire \j_reg_148_reg[23]_i_1_n_3 ;
  wire \j_reg_148_reg[23]_i_1_n_4 ;
  wire \j_reg_148_reg[23]_i_1_n_5 ;
  wire \j_reg_148_reg[23]_i_1_n_6 ;
  wire \j_reg_148_reg[23]_i_1_n_7 ;
  wire \j_reg_148_reg[23]_i_1_n_8 ;
  wire \j_reg_148_reg[23]_i_1_n_9 ;
  wire \j_reg_148_reg[31]_i_3_n_3 ;
  wire \j_reg_148_reg[31]_i_3_n_4 ;
  wire \j_reg_148_reg[31]_i_3_n_5 ;
  wire \j_reg_148_reg[31]_i_3_n_6 ;
  wire \j_reg_148_reg[31]_i_3_n_7 ;
  wire \j_reg_148_reg[31]_i_3_n_8 ;
  wire \j_reg_148_reg[31]_i_3_n_9 ;
  wire \j_reg_148_reg[31]_i_5_n_6 ;
  wire \j_reg_148_reg[31]_i_5_n_7 ;
  wire \j_reg_148_reg[31]_i_5_n_8 ;
  wire \j_reg_148_reg[31]_i_5_n_9 ;
  wire \j_reg_148_reg[31]_i_7_n_2 ;
  wire \j_reg_148_reg[31]_i_7_n_3 ;
  wire \j_reg_148_reg[31]_i_7_n_4 ;
  wire \j_reg_148_reg[31]_i_7_n_5 ;
  wire \j_reg_148_reg[31]_i_7_n_6 ;
  wire \j_reg_148_reg[31]_i_7_n_7 ;
  wire \j_reg_148_reg[31]_i_7_n_8 ;
  wire \j_reg_148_reg[31]_i_7_n_9 ;
  wire \j_reg_148_reg[7]_i_1_n_2 ;
  wire \j_reg_148_reg[7]_i_1_n_3 ;
  wire \j_reg_148_reg[7]_i_1_n_4 ;
  wire \j_reg_148_reg[7]_i_1_n_5 ;
  wire \j_reg_148_reg[7]_i_1_n_6 ;
  wire \j_reg_148_reg[7]_i_1_n_7 ;
  wire \j_reg_148_reg[7]_i_1_n_8 ;
  wire \j_reg_148_reg[7]_i_1_n_9 ;
  wire or_ln131_fu_251_p2;
  wire or_ln131_reg_311;
  wire or_ln134_reg_315;
  wire [0:0]start_fu_82;
  wire video_in_TREADY_int_regslice;
  wire [0:0]video_in_TUSER;
  wire video_in_TUSER_int_regslice;
  wire video_in_TVALID;
  wire [7:7]\NLW_j_reg_148_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:5]\NLW_j_reg_148_reg[31]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_j_reg_148_reg[31]_i_5_O_UNCONNECTED ;
  wire [7:0]\NLW_j_reg_148_reg[31]_i_7_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(video_in_TVALID),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(video_in_TREADY_int_regslice),
        .I4(video_in_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(video_in_TREADY_int_regslice),
        .I3(video_in_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_2 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_10 
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(\j_reg_148[31]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_11 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\j_reg_148[31]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_12 
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(\j_reg_148[31]_i_12_n_2 ));
  LUT3 #(
    .INIT(8'hC4)) 
    \j_reg_148[31]_i_13 
       (.I0(or_ln131_reg_311),
        .I1(icmp_ln122_reg_297),
        .I2(or_ln134_reg_315),
        .O(ap_predicate_op116_write_state4));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_14 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\j_reg_148[31]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h7)) 
    \j_reg_148[31]_i_15 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\j_reg_148[31]_i_15_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_148[31]_i_16 
       (.I0(Q[7]),
        .O(\j_reg_148[31]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_17 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\j_reg_148[31]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_18 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\j_reg_148[31]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_19 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\j_reg_148[31]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_20 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\j_reg_148[31]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_21 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\j_reg_148[31]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_148[31]_i_22 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\j_reg_148[31]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_148[31]_i_23 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\j_reg_148[31]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_148[31]_i_24 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\j_reg_148[31]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_8 
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\j_reg_148[31]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \j_reg_148[31]_i_9 
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(\j_reg_148[31]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h5556665655555555)) 
    \j_reg_148[7]_i_2 
       (.I0(Q[0]),
        .I1(start_fu_82),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(CO),
        .O(\j_reg_148[7]_i_2_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_148_reg[15]_i_1 
       (.CI(\j_reg_148_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\j_reg_148_reg[15]_i_1_n_2 ,\j_reg_148_reg[15]_i_1_n_3 ,\j_reg_148_reg[15]_i_1_n_4 ,\j_reg_148_reg[15]_i_1_n_5 ,\j_reg_148_reg[15]_i_1_n_6 ,\j_reg_148_reg[15]_i_1_n_7 ,\j_reg_148_reg[15]_i_1_n_8 ,\j_reg_148_reg[15]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:8]),
        .S(Q[15:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_148_reg[23]_i_1 
       (.CI(\j_reg_148_reg[15]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\j_reg_148_reg[23]_i_1_n_2 ,\j_reg_148_reg[23]_i_1_n_3 ,\j_reg_148_reg[23]_i_1_n_4 ,\j_reg_148_reg[23]_i_1_n_5 ,\j_reg_148_reg[23]_i_1_n_6 ,\j_reg_148_reg[23]_i_1_n_7 ,\j_reg_148_reg[23]_i_1_n_8 ,\j_reg_148_reg[23]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:16]),
        .S(Q[23:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_148_reg[31]_i_3 
       (.CI(\j_reg_148_reg[23]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_j_reg_148_reg[31]_i_3_CO_UNCONNECTED [7],\j_reg_148_reg[31]_i_3_n_3 ,\j_reg_148_reg[31]_i_3_n_4 ,\j_reg_148_reg[31]_i_3_n_5 ,\j_reg_148_reg[31]_i_3_n_6 ,\j_reg_148_reg[31]_i_3_n_7 ,\j_reg_148_reg[31]_i_3_n_8 ,\j_reg_148_reg[31]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:24]),
        .S(Q[31:24]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \j_reg_148_reg[31]_i_5 
       (.CI(\j_reg_148_reg[31]_i_7_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_j_reg_148_reg[31]_i_5_CO_UNCONNECTED [7:5],CO,\j_reg_148_reg[31]_i_5_n_6 ,\j_reg_148_reg[31]_i_5_n_7 ,\j_reg_148_reg[31]_i_5_n_8 ,\j_reg_148_reg[31]_i_5_n_9 }),
        .DI({1'b0,1'b0,1'b0,Q[31],1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_j_reg_148_reg[31]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\j_reg_148[31]_i_8_n_2 ,\j_reg_148[31]_i_9_n_2 ,\j_reg_148[31]_i_10_n_2 ,\j_reg_148[31]_i_11_n_2 ,\j_reg_148[31]_i_12_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \j_reg_148_reg[31]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\j_reg_148_reg[31]_i_7_n_2 ,\j_reg_148_reg[31]_i_7_n_3 ,\j_reg_148_reg[31]_i_7_n_4 ,\j_reg_148_reg[31]_i_7_n_5 ,\j_reg_148_reg[31]_i_7_n_6 ,\j_reg_148_reg[31]_i_7_n_7 ,\j_reg_148_reg[31]_i_7_n_8 ,\j_reg_148_reg[31]_i_7_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\j_reg_148[31]_i_14_n_2 ,\j_reg_148[31]_i_15_n_2 ,\j_reg_148[31]_i_16_n_2 }),
        .O(\NLW_j_reg_148_reg[31]_i_7_O_UNCONNECTED [7:0]),
        .S({\j_reg_148[31]_i_17_n_2 ,\j_reg_148[31]_i_18_n_2 ,\j_reg_148[31]_i_19_n_2 ,\j_reg_148[31]_i_20_n_2 ,\j_reg_148[31]_i_21_n_2 ,\j_reg_148[31]_i_22_n_2 ,\j_reg_148[31]_i_23_n_2 ,\j_reg_148[31]_i_24_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \j_reg_148_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\j_reg_148_reg[7]_i_1_n_2 ,\j_reg_148_reg[7]_i_1_n_3 ,\j_reg_148_reg[7]_i_1_n_4 ,\j_reg_148_reg[7]_i_1_n_5 ,\j_reg_148_reg[7]_i_1_n_6 ,\j_reg_148_reg[7]_i_1_n_7 ,\j_reg_148_reg[7]_i_1_n_8 ,\j_reg_148_reg[7]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[0]}),
        .O(D[7:0]),
        .S({Q[7:1],\j_reg_148[7]_i_2_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \or_ln131_reg_311[0]_i_2 
       (.I0(start_fu_82),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .O(or_ln131_fu_251_p2));
  LUT6 #(
    .INIT(64'hFFFFDFD5AAAA0000)) 
    \or_ln134_reg_315[0]_i_1 
       (.I0(E),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(start_fu_82),
        .I5(or_ln134_reg_315),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \start_fu_82[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_in_TUSER_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_53
   (video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    B_V_data_1_sel_wr_reg_0,
    video_out_TREADY,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input B_V_data_1_sel_wr_reg_0;
  input video_out_TREADY;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_2 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_2;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(\B_V_data_1_state_reg_n_2_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(video_out_TREADY),
        .O(\B_V_data_1_state[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(video_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_54
   (video_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    B_V_data_1_sel_wr_reg_0,
    video_out_TREADY,
    \B_V_data_1_payload_A_reg[0]_0 ,
    icmp_ln190_reg_194_pp0_iter1_reg,
    sof_2_reg_140);
  output [0:0]video_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input B_V_data_1_sel_wr_reg_0;
  input video_out_TREADY;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input icmp_ln190_reg_194_pp0_iter1_reg;
  input sof_2_reg_140;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_2 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_2 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_2 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_2;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_2;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_2 ;
  wire \B_V_data_1_state_reg_n_2_[0] ;
  wire \B_V_data_1_state_reg_n_2_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire sof_2_reg_140;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFFD0FF0000D000)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(icmp_ln190_reg_194_pp0_iter1_reg),
        .I2(sof_2_reg_140),
        .I3(\B_V_data_1_payload_A[0]_i_2_n_2 ),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_2_[1] ),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_2 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_2 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFFFFFD0000000)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(icmp_ln190_reg_194_pp0_iter1_reg),
        .I2(sof_2_reg_140),
        .I3(\B_V_data_1_payload_A[0]_i_2_n_2 ),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_2 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_2 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_2_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_2));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_2),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_2));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_2),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h88A0A8A0)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(B_V_data_1_sel_wr_reg_0),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(\B_V_data_1_state_reg_n_2_[1] ),
        .I4(video_out_TREADY),
        .O(\B_V_data_1_state[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(\B_V_data_1_state_reg_n_2_[1] ),
        .I2(\B_V_data_1_state_reg_n_2_[0] ),
        .I3(video_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_2 ),
        .Q(\B_V_data_1_state_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TUSER));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
