

================================================================
== Vivado HLS Report for 'mq_meta_table'
================================================================
* Date:           Mon Mar  1 13:04:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      16|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       12|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     195|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       12|      0|       6|     211|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |meta_table_next_V_U   |mq_meta_table_meta_table_next_V   |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |meta_table_valid_U    |mq_meta_table_meta_table_valid    |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |meta_table_isTail_U   |mq_meta_table_meta_table_valid    |        1|  0|   0|    0|  2048|    1|     1|         2048|
    |meta_table_value_V_U  |mq_meta_table_meta_table_value_V  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                  |       12|  0|   0|    0|  8192|   82|     4|       167936|
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_159                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state2    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op53          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  16|           8|           9|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   9|          2|    1|          2|
    |meta_table_isTail_address0    |  21|          4|   11|         44|
    |meta_table_isTail_d0          |  15|          3|    1|          3|
    |meta_table_next_V_address0    |  21|          4|   11|         44|
    |meta_table_valid_address0     |  15|          3|   11|         33|
    |meta_table_value_V_address0   |  15|          3|   11|         33|
    |mq_metaReqFifo_V_app_blk_n    |   9|          2|    1|          2|
    |mq_metaReqFifo_V_ent_1_blk_n  |   9|          2|    1|          2|
    |mq_metaReqFifo_V_ent_3_blk_n  |   9|          2|    1|          2|
    |mq_metaReqFifo_V_ent_4_blk_n  |   9|          2|    1|          2|
    |mq_metaReqFifo_V_ent_blk_n    |   9|          2|    1|          2|
    |mq_metaReqFifo_V_idx_blk_n    |   9|          2|    1|          2|
    |mq_metaReqFifo_V_wri_blk_n    |   9|          2|    1|          2|
    |mq_metaRspFifo_V_isT_blk_n    |   9|          2|    1|          2|
    |mq_metaRspFifo_V_nex_blk_n    |   9|          2|    1|          2|
    |mq_metaRspFifo_V_val_1_blk_n  |   9|          2|    1|          2|
    |mq_metaRspFifo_V_val_blk_n    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 195|         41|   57|        181|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |tmp_append_reg_277       |  1|   0|    1|          0|
    |tmp_reg_269              |  1|   0|    1|          0|
    |tmp_write_reg_273        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |      mq_meta_table     | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |      mq_meta_table     | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |      mq_meta_table     | return value |
|ap_done                         | out |    1| ap_ctrl_hs |      mq_meta_table     | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |      mq_meta_table     | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |      mq_meta_table     | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |      mq_meta_table     | return value |
|mq_metaReqFifo_V_idx_dout       |  in |   16|   ap_fifo  |  mq_metaReqFifo_V_idx  |    pointer   |
|mq_metaReqFifo_V_idx_empty_n    |  in |    1|   ap_fifo  |  mq_metaReqFifo_V_idx  |    pointer   |
|mq_metaReqFifo_V_idx_read       | out |    1|   ap_fifo  |  mq_metaReqFifo_V_idx  |    pointer   |
|mq_metaReqFifo_V_ent_dout       |  in |   64|   ap_fifo  |  mq_metaReqFifo_V_ent  |    pointer   |
|mq_metaReqFifo_V_ent_empty_n    |  in |    1|   ap_fifo  |  mq_metaReqFifo_V_ent  |    pointer   |
|mq_metaReqFifo_V_ent_read       | out |    1|   ap_fifo  |  mq_metaReqFifo_V_ent  |    pointer   |
|mq_metaReqFifo_V_ent_3_dout     |  in |   16|   ap_fifo  | mq_metaReqFifo_V_ent_3 |    pointer   |
|mq_metaReqFifo_V_ent_3_empty_n  |  in |    1|   ap_fifo  | mq_metaReqFifo_V_ent_3 |    pointer   |
|mq_metaReqFifo_V_ent_3_read     | out |    1|   ap_fifo  | mq_metaReqFifo_V_ent_3 |    pointer   |
|mq_metaReqFifo_V_ent_4_dout     |  in |    1|   ap_fifo  | mq_metaReqFifo_V_ent_4 |    pointer   |
|mq_metaReqFifo_V_ent_4_empty_n  |  in |    1|   ap_fifo  | mq_metaReqFifo_V_ent_4 |    pointer   |
|mq_metaReqFifo_V_ent_4_read     | out |    1|   ap_fifo  | mq_metaReqFifo_V_ent_4 |    pointer   |
|mq_metaReqFifo_V_ent_1_dout     |  in |    1|   ap_fifo  | mq_metaReqFifo_V_ent_1 |    pointer   |
|mq_metaReqFifo_V_ent_1_empty_n  |  in |    1|   ap_fifo  | mq_metaReqFifo_V_ent_1 |    pointer   |
|mq_metaReqFifo_V_ent_1_read     | out |    1|   ap_fifo  | mq_metaReqFifo_V_ent_1 |    pointer   |
|mq_metaReqFifo_V_wri_dout       |  in |    1|   ap_fifo  |  mq_metaReqFifo_V_wri  |    pointer   |
|mq_metaReqFifo_V_wri_empty_n    |  in |    1|   ap_fifo  |  mq_metaReqFifo_V_wri  |    pointer   |
|mq_metaReqFifo_V_wri_read       | out |    1|   ap_fifo  |  mq_metaReqFifo_V_wri  |    pointer   |
|mq_metaReqFifo_V_app_dout       |  in |    1|   ap_fifo  |  mq_metaReqFifo_V_app  |    pointer   |
|mq_metaReqFifo_V_app_empty_n    |  in |    1|   ap_fifo  |  mq_metaReqFifo_V_app  |    pointer   |
|mq_metaReqFifo_V_app_read       | out |    1|   ap_fifo  |  mq_metaReqFifo_V_app  |    pointer   |
|mq_metaRspFifo_V_val_din        | out |   64|   ap_fifo  |  mq_metaRspFifo_V_val  |    pointer   |
|mq_metaRspFifo_V_val_full_n     |  in |    1|   ap_fifo  |  mq_metaRspFifo_V_val  |    pointer   |
|mq_metaRspFifo_V_val_write      | out |    1|   ap_fifo  |  mq_metaRspFifo_V_val  |    pointer   |
|mq_metaRspFifo_V_nex_din        | out |   16|   ap_fifo  |  mq_metaRspFifo_V_nex  |    pointer   |
|mq_metaRspFifo_V_nex_full_n     |  in |    1|   ap_fifo  |  mq_metaRspFifo_V_nex  |    pointer   |
|mq_metaRspFifo_V_nex_write      | out |    1|   ap_fifo  |  mq_metaRspFifo_V_nex  |    pointer   |
|mq_metaRspFifo_V_val_1_din      | out |    1|   ap_fifo  | mq_metaRspFifo_V_val_1 |    pointer   |
|mq_metaRspFifo_V_val_1_full_n   |  in |    1|   ap_fifo  | mq_metaRspFifo_V_val_1 |    pointer   |
|mq_metaRspFifo_V_val_1_write    | out |    1|   ap_fifo  | mq_metaRspFifo_V_val_1 |    pointer   |
|mq_metaRspFifo_V_isT_din        | out |    1|   ap_fifo  |  mq_metaRspFifo_V_isT  |    pointer   |
|mq_metaRspFifo_V_isT_full_n     |  in |    1|   ap_fifo  |  mq_metaRspFifo_V_isT  |    pointer   |
|mq_metaRspFifo_V_isT_write      | out |    1|   ap_fifo  |  mq_metaRspFifo_V_isT  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

