{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "zynq_temp2pwm_0_0",
    "cell_name": "temp2pwm_0",
    "component_reference": "xilinx.com:module_ref:temp2pwm:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_temp2pwm_0_0",
    "parameters": {
      "component_parameters": {
        "FAN_0_TEMP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "FAN_100_TEMP": [ { "value": "6500", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "a": [ { "value": "3", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "b": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "zynq_temp2pwm_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "FAN_0_TEMP": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "FAN_100_TEMP": [ { "value": "6500", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "a": [ { "value": "3", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "b": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:kv260_som:part0:1.4" } ],
        "BOARD_CONNECTIONS": [ { "value": "som240_1_connector xilinx.com:kv260_carrier:som240_1_connector:1.3" } ],
        "DEVICE": [ { "value": "xck26" } ],
        "NEXTGEN_VERSAL": [ { "value": "0" } ],
        "PACKAGE": [ { "value": "sfvc784" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2LV" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "C" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../projectFPGA.gen/sources_1/bd/zynq/ip/zynq_temp2pwm_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "rdy": [ { "direction": "in" } ],
        "temp": [ { "direction": "in", "size_left": "9", "size_right": "0" } ],
        "pwm": [ { "direction": "out", "size_left": "7", "size_right": "0" } ]
      }
    }
  }
}