============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  03:07:11 pm
  Module:                 sdrc_core
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock   Period 
----------------
clk     10000.0 
pad_clk 10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk          4603.7   0.0          0 
default    No paths   0.0            
pad_clk      7895.1   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             2504 
Physical Instance count            0 
Sequential Instance Count        600 
Combinational Instance Count    1904 
Hierarchical Instance Count        0 

Area
----
Cell Area                          6768.522
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    6768.522
Net Area                           0.000
Total Area (Cell+Physical+Net)     6768.522

Max Fanout                         584 (clk)
Min Fanout                         0 (u_bank_ctl_bank0_fsm_timer0_tc_r[1])
Average Fanout                     2.5
Terms to net ratio                 3.4306
Terms to instance ratio            3.6813
Runtime                            145.927171 seconds
Elapsed Runtime                    160 seconds
Genus peak memory usage            1316.94 
Innovus peak memory usage          no_value 
Hostname                           vlsicadclient09
