// Seed: 746022221
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_19 = id_18;
  assign id_1 = 1 == 1'b0;
  always @(posedge id_17 == id_8 or posedge id_4) for (id_6 = 1'b0; 1; id_7 = 1) id_2 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri id_5,
    output wire id_6,
    input wire id_7,
    input wire id_8,
    input wor id_9,
    input supply1 id_10,
    input tri id_11,
    output wand id_12,
    input wire id_13,
    input supply1 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    output tri1 id_18,
    input tri id_19,
    input tri0 id_20,
    input tri id_21,
    input supply1 id_22,
    input tri id_23,
    output uwire id_24,
    output wire id_25,
    output uwire id_26,
    input wor id_27,
    input uwire id_28
    , id_31,
    output wor id_29
);
  always @(1 or posedge 1) id_31 = #1 1;
  wire id_32;
  wire id_33, id_34, id_35, id_36;
  wire id_37;
  module_0(
      id_36,
      id_35,
      id_32,
      id_37,
      id_35,
      id_33,
      id_35,
      id_32,
      id_34,
      id_35,
      id_36,
      id_33,
      id_36,
      id_33,
      id_33,
      id_34,
      id_32,
      id_34
  );
endmodule
