
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_038.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 2750110 heartbeat IPC: 3.63622 cumulative IPC: 3.63622 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5498861 heartbeat IPC: 3.63802 cumulative IPC: 3.63712 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8245545 heartbeat IPC: 3.64075 cumulative IPC: 3.63833 (Simulation time: 0 hr 6 min 57 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10993765 heartbeat IPC: 3.63872 cumulative IPC: 3.63843 (Simulation time: 0 hr 9 min 11 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 13742490 heartbeat IPC: 3.63805 cumulative IPC: 3.63835 (Simulation time: 0 hr 11 min 26 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 13742490 (Simulation time: 0 hr 11 min 26 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 25242351 heartbeat IPC: 0.869575 cumulative IPC: 0.869575 (Simulation time: 0 hr 14 min 1 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 36677010 heartbeat IPC: 0.874534 cumulative IPC: 0.872048 (Simulation time: 0 hr 16 min 33 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 48128089 heartbeat IPC: 0.87328 cumulative IPC: 0.872458 (Simulation time: 0 hr 19 min 5 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 59580904 heartbeat IPC: 0.873148 cumulative IPC: 0.87263 (Simulation time: 0 hr 21 min 36 sec) 
*** Reached end of trace for Core: 0 Repeating trace: ../IPC-traces//server_038.champsimtrace.xz
Heartbeat CPU 0 instructions: 100000002 cycles: 71038260 heartbeat IPC: 0.872802 cumulative IPC: 0.872665 (Simulation time: 0 hr 23 min 48 sec) 
Finished CPU 0 instructions: 50000003 cycles: 57295771 cumulative IPC: 0.872665 (Simulation time: 0 hr 23 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.872665 instructions: 50000003 cycles: 57295771

CPU 0 Average Load ROB stall cycles: 1.47008e+07
CPU 0 Fraction of times ROB stalled by Loads: 34.6775
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.26249e+08
Issued all: 25209443
Issued LT all: 19466980
rob_not_full_when_issued_lt_all: 19273292
Issued LT one: 14466368
rob_not_full_when_issued_lt_one: 14285921
FVP critical_dynamic_instances_0: 763892
FVP unique_critical_ips_0: 2023
 Total stall cycles: 45645421
 Total load stall cycles: 103272282643452
Unique Load IPs: 5269
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0.000494315
Critical_IP_Detector_Accuracy_80: 0.000494315
Critical_IP_Detector_Accuracy_90: 0.000494315
Critical_IP_Detector_Coverage_70: 1
Critical_IP_Detector_Coverage_80: 1
Critical_IP_Detector_Coverage_90: 1
stat_90_percent_critical_ip_stalls_freq: 25337
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709526279
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 94.0767
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 8.59995e-12
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 1090798
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 890662
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 321910
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 91333
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 19966
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 13102
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 8308
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_0_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 879818
Critical_ROB_Stalls_Percent_0_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 310868
Critical_ROB_Stalls_Percent_0_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 90809
Critical_ROB_Stalls_Percent_0_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 19966
Critical_ROB_Stalls_Percent_0_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 13101
Critical_ROB_Stalls_Percent_0_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 8308
Critical_ROB_Stalls_Percent_1_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_1_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 879818
Critical_ROB_Stalls_Percent_1_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 310868
Critical_ROB_Stalls_Percent_1_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 90809
Critical_ROB_Stalls_Percent_1_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 19966
Critical_ROB_Stalls_Percent_1_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 13101
Critical_ROB_Stalls_Percent_1_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 8308
Critical_ROB_Stalls_Percent_2_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_2_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 879818
Critical_ROB_Stalls_Percent_2_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 310868
Critical_ROB_Stalls_Percent_2_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 90809
Critical_ROB_Stalls_Percent_2_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 19966
Critical_ROB_Stalls_Percent_2_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 13101
Critical_ROB_Stalls_Percent_2_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 8308
Critical_ROB_Stalls_Percent_3_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_3_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 879818
Critical_ROB_Stalls_Percent_3_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 310868
Critical_ROB_Stalls_Percent_3_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 90809
Critical_ROB_Stalls_Percent_3_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 19966
Critical_ROB_Stalls_Percent_3_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 13101
Critical_ROB_Stalls_Percent_3_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 8308
Critical_ROB_Stalls_Percent_4_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_4_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 879818
Critical_ROB_Stalls_Percent_4_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 310868
Critical_ROB_Stalls_Percent_4_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 90809
Critical_ROB_Stalls_Percent_4_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 19966
Critical_ROB_Stalls_Percent_4_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 13101
Critical_ROB_Stalls_Percent_4_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 8308
Critical_ROB_Stalls_Percent_5_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_5_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 879818
Critical_ROB_Stalls_Percent_5_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 310868
Critical_ROB_Stalls_Percent_5_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 90809
Critical_ROB_Stalls_Percent_5_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 19966
Critical_ROB_Stalls_Percent_5_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 13101
Critical_ROB_Stalls_Percent_5_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 8308
Critical_ROB_Stalls_Percent_6_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_6_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 879818
Critical_ROB_Stalls_Percent_6_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 310868
Critical_ROB_Stalls_Percent_6_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 90809
Critical_ROB_Stalls_Percent_6_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 19966
Critical_ROB_Stalls_Percent_6_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 13101
Critical_ROB_Stalls_Percent_6_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 8308
Critical_ROB_Stalls_Percent_7_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_7_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 879818
Critical_ROB_Stalls_Percent_7_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 310868
Critical_ROB_Stalls_Percent_7_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 90809
Critical_ROB_Stalls_Percent_7_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 19966
Critical_ROB_Stalls_Percent_7_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 13101
Critical_ROB_Stalls_Percent_7_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 8308
Critical_ROB_Stalls_Percent_8_Bucket_0: 2926
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 1087872
Critical_ROB_Stalls_Percent_8_Bucket_1: 10844
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 879818
Critical_ROB_Stalls_Percent_8_Bucket_2: 11042
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 310868
Critical_ROB_Stalls_Percent_8_Bucket_3: 524
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 90809
Critical_ROB_Stalls_Percent_8_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 19966
Critical_ROB_Stalls_Percent_8_Bucket_5: 1
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 13101
Critical_ROB_Stalls_Percent_8_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 8308
Average ROB occupancy Load Stall Begin: 54.6752
Average ROB occupancy Load Stall End: 66.0999
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 1419544
 ROB Load Stall End Bucket Count 0: 1090798
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 697164
 ROB Load Stall End Bucket Count 1: 890662
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 232052
 ROB Load Stall End Bucket Count 2: 321910
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 58563
 ROB Load Stall End Bucket Count 3: 91333
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 9636
 ROB Load Stall End Bucket Count 4: 19966
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 12728
 ROB Load Stall End Bucket Count 5: 13102
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 6392
 ROB Load Stall End Bucket Count 6: 8308
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:   10586527  HIT:    9878179  MISS:     708348  HIT %:     93.309  MISS %:    6.69103   MPKI: 14.167
ITLB LOAD TRANSLATION ACCESS:    8007596  HIT:    7982807  MISS:      24789  HIT %:    99.6904  MISS %:   0.309569   MPKI: 0.49578
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2578931  HIT:    1895372  MISS:     683559  HIT %:    73.4945  MISS %:    26.5055   MPKI: 13.6712
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     645954  USELESS:      37605
ITLB USEFUL LOAD PREFETCHES:     645954 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     645954 LATE PREFETCHES: 3 DROPPED PREFETCHES: 79
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 167.388 cycles
ITLB RQ	ACCESS:   16260521	FORWARD:          0	MERGED:    5589885	TO_CACHE:   10670636

DTLB TOTAL     ACCESS:    9396862  HIT:    8876995  MISS:     519867  HIT %:    94.4677  MISS %:    5.53235   MPKI: 10.3973
DTLB LOAD TRANSLATION ACCESS:    9396862  HIT:    8876995  MISS:     519867  HIT %:    94.4677  MISS %:    5.53235   MPKI: 10.3973
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.85077 cycles
DTLB RQ	ACCESS:   13427259	FORWARD:          0	MERGED:    3988211	TO_CACHE:    9439048

STLB TOTAL     ACCESS:    1244620  HIT:    1238743  MISS:       5877  HIT %:    99.5278  MISS %:   0.472192   MPKI: 0.11754
STLB LOAD TRANSLATION ACCESS:     544653  HIT:     538896  MISS:       5757  HIT %:     98.943  MISS %:      1.057   MPKI: 0.11514
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     699967  HIT:     699847  MISS:        120  HIT %:    99.9829  MISS %:  0.0171437   MPKI: 0.0024
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         63  USELESS:         46
STLB USEFUL LOAD PREFETCHES:         63 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:         63 LATE PREFETCHES: 0 DROPPED PREFETCHES: 79
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 74.3022 cycles
STLB RQ	ACCESS:    1249391	FORWARD:          0	MERGED:       4692	TO_CACHE:    1244699

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13349508  HIT:   12898879  MISS:     450629  HIT %:    96.6244  MISS %:    3.37562   MPKI: 9.01258
L1D LOAD      ACCESS:    7079327  HIT:    6704730  MISS:     374597  HIT %:    94.7086  MISS %:    5.29142   MPKI: 7.49194
L1D RFO       ACCESS:    6249981  HIT:    6187298  MISS:      62683  HIT %:    98.9971  MISS %:    1.00293   MPKI: 1.25366
L1D PREFETCH  ACCESS:      20200  HIT:       6851  MISS:      13349  HIT %:    33.9158  MISS %:    66.0842   MPKI: 0.26698
L1D PREFETCH  REQUESTED:      42194  ISSUED:      42194  USEFUL:       4470  USELESS:       8866
L1D USEFUL LOAD PREFETCHES:       4470 PREFETCH ISSUED TO LOWER LEVEL:      14088  ACCURACY: 31.7291
L1D TIMELY PREFETCHES:       4470 LATE PREFETCHES: 738 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 14088 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 69742.2 cycles
L1D RQ	ACCESS:   10948076	FORWARD:          0	MERGED:    3701643	TO_CACHE:    7094312
L1D WQ	ACCESS:    6427456	FORWARD:     152121	MERGED:      94509	TO_CACHE:    6332947
L1D PQ	ACCESS:      21097	FORWARD:          0	MERGED:          0	TO_CACHE:      21097

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 22506
L1D ROI Sum of L1D PQ occupancy: 275552
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   16222852  HIT:   11477564  MISS:    4745288  HIT %:    70.7494  MISS %:    29.2506   MPKI: 94.9058
L1I LOAD      ACCESS:    9511374  HIT:    9496650  MISS:      14724  HIT %:    99.8452  MISS %:   0.154804   MPKI: 0.29448
L1I PREFETCH  ACCESS:    6711478  HIT:    1980914  MISS:    4730564  HIT %:    29.5153  MISS %:    70.4847   MPKI: 94.6113
L1I PREFETCH  REQUESTED:    6942258  ISSUED:    6917042  USEFUL:    4107042  USELESS:     623530
L1I USEFUL LOAD PREFETCHES:    4107042 PREFETCH ISSUED TO LOWER LEVEL:    4734162  ACCURACY: 86.7533
L1I TIMELY PREFETCHES:    4107042 LATE PREFETCHES: 3600 DROPPED PREFETCHES: 158
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 4734162 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 31111.3 cycles
L1I RQ	ACCESS:   14194797	FORWARD:          0	MERGED:    4682612	TO_CACHE:    9512185
L1I PQ	ACCESS:    6917042	FORWARD:          0	MERGED:     168706	TO_CACHE:    6748336

BTB TOTAL     ACCESS:    5373999  HIT:    4845470  MISS:     528529  HIT %:    90.1651  MISS %:    9.83493   MPKI: 10.5706
BTB BRANCH_DIRECT_JUMP	ACCESS:     541911  HIT:     528428  MISS:      13483
BTB BRANCH_INDIRECT	ACCESS:      59690  HIT:      59594  MISS:         96
BTB BRANCH_CONDITIONAL	ACCESS:    2296252  HIT:    2253029  MISS:      43223
BTB BRANCH_DIRECT_CALL	ACCESS:    1003585  HIT:     965030  MISS:      38555
BTB BRANCH_INDIRECT_CALL	ACCESS:     234499  HIT:     188656  MISS:      45843
BTB BRANCH_RETURN	ACCESS:    1238062  HIT:     850733  MISS:     387329
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    5437479  HIT:    5283442  MISS:     154037  HIT %:    97.1671  MISS %:    2.83288   MPKI: 3.08074
L2C LOAD      ACCESS:     384909  HIT:     275722  MISS:     109187  HIT %:     71.633  MISS %:     28.367   MPKI: 2.18374
L2C DATA LOAD MPKI: 2.17084
L2C INSTRUCTION LOAD MPKI: 0.0129
L2C RFO       ACCESS:      62682  HIT:      37875  MISS:      24807  HIT %:     60.424  MISS %:     39.576   MPKI: 0.49614
L2C PREFETCH  ACCESS:    4748251  HIT:    4737716  MISS:      10535  HIT %:    99.7781  MISS %:   0.221871   MPKI: 0.2107
L2C DATA PREFETCH MPKI: 0.10456
L2C INSTRUCTION PREFETCH MPKI: 0.10614
L2C WRITEBACK ACCESS:     233425  HIT:     228899  MISS:       4526  HIT %:     98.061  MISS %:    1.93895   MPKI: 0.09052
L2C LOAD TRANSLATION ACCESS:       7877  HIT:       3031  MISS:       4846  HIT %:    38.4791  MISS %:    61.5209   MPKI: 0.09692
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:        335  HIT:        199  MISS:        136  HIT %:     59.403  MISS %:     40.597   MPKI: 0.00272
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        348  USELESS:      10052
L2C USEFUL LOAD PREFETCHES:        348 PREFETCH ISSUED TO LOWER LEVEL:      10535  ACCURACY: 3.30327
L2C TIMELY PREFETCHES:        348 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 52.236 cycles
L2C RQ	ACCESS:     455877	FORWARD:          0	MERGED:          0	TO_CACHE:     455803
L2C WQ	ACCESS:     233425	FORWARD:         74	MERGED:          0	TO_CACHE:     233425
L2C PQ	ACCESS:    4748250	FORWARD:          0	MERGED:          0	TO_CACHE:    4748250

L2C Instructions Evicting Data 5450
L2C Translations Evicting Data 4516
L2C Data Evicting Data 129086
L2C Instructions Evicting Instructions 297
L2C Translations Evicting Instructions 203
L2C Data Evicting Instructions 5032
L2C Instructions Evicting Translations 205
L2C Translations Evicting Translations 263
L2C Data Evicting Translations 4459
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       5956  HIT:       5956  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       5757  HIT:       5757  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:        199  HIT:        199  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       5937  HIT:       5934  MISS:          3  HIT %:    99.9495  MISS %:  0.0505306   MPKI: 6e-05
PSCL4 LOAD TRANSLATION ACCESS:       5738  HIT:       5735  MISS:          3  HIT %:    99.9477  MISS %:   0.052283   MPKI: 6e-05
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:        199  HIT:        199  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       5947  HIT:       5941  MISS:          6  HIT %:    99.8991  MISS %:   0.100891   MPKI: 0.00012
PSCL3 LOAD TRANSLATION ACCESS:       5748  HIT:       5742  MISS:          6  HIT %:    99.8956  MISS %:   0.104384   MPKI: 0.00012
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:        199  HIT:        199  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       5877  HIT:       3686  MISS:       2191  HIT %:    62.7191  MISS %:    37.2809   MPKI: 0.04382
PSCL2 LOAD TRANSLATION ACCESS:       5814  HIT:       3623  MISS:       2191  HIT %:    62.3151  MISS %:    37.6849   MPKI: 0.04382
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:         63  HIT:         63  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     222303  HIT:     198974  MISS:      23329  HIT %:    89.5058  MISS %:    10.4942   MPKI: 0.46658
LLC LOAD      ACCESS:     109186  HIT:      94788  MISS:      14398  HIT %:    86.8133  MISS %:    13.1867   MPKI: 0.28796
LLC RFO       ACCESS:      24807  HIT:      19456  MISS:       5351  HIT %:    78.4295  MISS %:    21.5705   MPKI: 0.10702
LLC PREFETCH  ACCESS:      10535  HIT:       7380  MISS:       3155  HIT %:    70.0522  MISS %:    29.9478   MPKI: 0.0631
LLC WRITEBACK ACCESS:      72793  HIT:      72508  MISS:        285  HIT %:    99.6085  MISS %:   0.391521   MPKI: 0.0057
LLC LOAD TRANSLATION ACCESS:       4846  HIT:       4706  MISS:        140  HIT %:     97.111  MISS %:    2.88898   MPKI: 0.0028
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        136  HIT:        136  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          5  USELESS:        748
LLC USEFUL LOAD PREFETCHES:          5 PREFETCH ISSUED TO LOWER LEVEL:       3155  ACCURACY: 0.158479
LLC TIMELY PREFETCHES:          5 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 152.516 cycles
LLC RQ	ACCESS:     138976	FORWARD:          0	MERGED:          0	TO_CACHE:     138975
LLC WQ	ACCESS:      72793	FORWARD:          1	MERGED:          0	TO_CACHE:      72793
LLC PQ	ACCESS:      10535	FORWARD:          0	MERGED:          0	TO_CACHE:      10535

LLC Dense regions hint to LLC: 0

RAW hits: 1601415
Loads Generated: 12549491
Loads sent to L1D: 10948076
Stores Generated: 6427447
Stores sent to L1D: 6427456
Major fault: 0 Minor fault: 5748
Allocated PAGES: 5748
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats

stream: 
stream:times selected: 35630
stream:pref_filled: 9113
stream:pref_useful: 3206
stream:pref_late: 42
stream:misses: 58
stream:misses_by_poll: 0

CS: 
CS:times selected: 2090
CS:pref_filled: 1068
CS:pref_useful: 1016
CS:pref_late: 670
CS:misses: 725
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 32290
CPLX:pref_filled: 3783
CPLX:pref_useful: 431
CPLX:pref_late: 8
CPLX:misses: 98
CPLX:misses_by_poll: 1

NL_L1: 
NL:times selected: 216
NL:pref_filled: 88
NL:pref_useful: 54
NL:pref_late: 2
NL:misses: 0
NL:misses_by_poll: 0

total selections: 70226
total_filled: 13349
total_useful: 4470
total_late: 748
total_polluted: 1
total_misses_after_warmup: 19189
conflicts: 145704
Degree Incremented Times: 7
Degree Decremented Times: 2850

L1 IP Table Write Accesses: 235854
L1 IP Table Read Accesses: 90150
L1 RST Write Accesses: 34412
L1 RST Read Accesses: 68824
L1 CSPT Write Accesses: 34412
L1 CSPT Read Accesses: 68569
L1 RR Filter Tag Write Accesses: 21097
L1 RR Filter Tag Read Accesses: 1370904
L1 IP Table Tag Write Accesses: 400712
L1 IP Table Tag Read Accesses: 400712
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 266767
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 58025
test: 16504

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4705  ROW_BUFFER_MISS:      18337
 DBUS_CONGESTED:          3
 WQ ROW_BUFFER_HIT:        688  ROW_BUFFER_MISS:       7418  FULL:          0

 AVG_CONGESTED_CYCLE: 6
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 53904042
0banks busy for write cycles: 5465
1banks busy for read cycles: 1788675
1banks busy for write cycles: 866818
2banks busy for read cycles: 400894
2banks busy for write cycles: 180296
3banks busy for read cycles: 25645
3banks busy for write cycles: 25283
4banks busy for read cycles: 17854
4banks busy for write cycles: 18519
5banks busy for read cycles: 13869
5banks busy for write cycles: 5711
6banks busy for read cycles: 15977
6banks busy for write cycles: 6220
7banks busy for read cycles: 11854
7banks busy for write cycles: 6307
8banks busy for read cycles: 0
8banks busy for write cycles: 2343

CPU 0 Branch Prediction Accuracy: 99.9279% MPKI: 0.12968 Average ROB Occupancy at Mispredict: 52.9747
Branch types
NOT_BRANCH: 41006134 82.0123%
BRANCH_DIRECT_JUMP: 541911 1.08382%
BRANCH_INDIRECT: 59690 0.11938%
BRANCH_CONDITIONAL: 5915823 11.8316%
BRANCH_DIRECT_CALL: 1003585 2.00717%
BRANCH_INDIRECT_CALL: 234499 0.468998%
BRANCH_RETURN: 1238062 2.47612%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 5748
