Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb 16 18:54:01 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/fir_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu5eg
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------+
|      Characteristics      |                                            Path #1                                            |
+---------------------------+-----------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                        |
| Path Delay                | 1.804                                                                                         |
| Logic Delay               | 1.804(101%)                                                                                   |
| Net Delay                 | 0.000(0%)                                                                                     |
| Clock Skew                | -0.031                                                                                        |
| Slack                     | 8.140                                                                                         |
| Clock Uncertainty         | 0.035                                                                                         |
| Clock Relationship        | Timed                                                                                         |
| Clock Delay Group         | Same Clock                                                                                    |
| Logic Levels              | 4                                                                                             |
| Routes                    | NA                                                                                            |
| Logical Path              | DSP_A_B_DATA/CLK-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT/ALU_OUT[10] |
| Start Point Clock         | ap_clk                                                                                        |
| End Point Clock           | ap_clk                                                                                        |
| DSP Block                 | Seq                                                                                           |
| RAM Registers             | None-None                                                                                     |
| IO Crossings              | 0                                                                                             |
| SLR Crossings             | 0                                                                                             |
| PBlocks                   | 0                                                                                             |
| High Fanout               | 1                                                                                             |
| Dont Touch                | 0                                                                                             |
| Mark Debug                | 0                                                                                             |
| Start Point Pin Primitive | DSP_A_B_DATA/CLK                                                                              |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[10]                                                                        |
| Start Point Pin           | DSP_A_B_DATA_INST/CLK                                                                         |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[10]                                                                   |
+---------------------------+-----------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+----+
| End Point Clock | Requirement |  0 |  1  |  2  |  3 |  4 |
+-----------------+-------------+----+-----+-----+----+----+
| ap_clk          | 10.000ns    | 51 | 565 | 266 | 36 | 82 |
+-----------------+-------------+----+-----+-----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


