v 20031004 1
P 0 400 300 400 1 0 0
{
T 200 450 5 8 1 1 0 6
pinnumber=1
T 200 350 5 8 0 1 0 8
pinseq=1
T 350 400 5 8 0 1 0 2
pintype=in
T 350 400 9 8 0 1 0 0
pinlabel=A
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6
pinnumber=2
T 200 750 5 8 0 1 0 8
pinseq=2
T 350 800 5 8 0 1 0 2
pintype=in
T 350 800 9 8 0 1 0 0
pinlabel=B
}
A 0 800 300 0 42 3 0 0 0 -1 -1
A 100 800 300 0 42 3 0 0 0 -1 -1
A 0 400 300 318 42 3 0 0 0 -1 -1
A 100 400 300 318 42 3 0 0 0 -1 -1
L 300 800 300 400 3 0 0 0 -1 -1
L 400 800 400 400 3 0 0 0 -1 -1
A 1200 600 400 270 180 3 0 0 0 -1 -1
L 325 1000 1200 1000 3 0 0 0 -1 -1
L 325 200 1200 200 3 0 0 0 -1 -1
P 1600 600 1900 600 1 0 1
{
T 1700 650 5 8 1 1 0 0
pinnumber=3
T 1700 550 5 8 0 1 0 2
pinseq=3
T 1550 600 5 8 0 1 0 8
pintype=out
T 1550 600 9 8 0 1 0 6
pinlabel=Y
}
T 2200 0 5 10 0 0 0 0
net=VDD:14
T 2200 200 5 10 0 0 0 0
net=VSS:7
T 2200 400 5 10 0 0 0 0
device=4070
T 2200 600 5 10 0 0 0 0
footprint=DIP14
T 400 1100 8 10 1 1 0 0
refdes=U?
T 2200 800 5 10 0 0 0 0
numslots=4
T 2200 1000 5 10 0 0 0 0
slotdef=1:1,2,3
T 2200 1200 5 10 0 0 0 0
slotdef=2:5,6,4
T 2200 1400 5 10 0 0 0 0
slotdef=3:8,9,10
T 2200 1600 5 10 0 0 0 0
slotdef=4:12,13,11
T 2200 1800 5 10 0 0 0 0
slot=1
T 2200 2000 5 10 0 0 0 0
description=4 XOR gates with 2 inputs
T 2200 2200 5 10 0 0 0 0
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4070B_CNV_3.pdf
T 300 0 9 10 1 0 0 0
4070
