[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BlackBoxInstTop/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 121
LIB: work
FILE: ${SURELOG_DIR}/tests/BlackBox/dut.sv
n<> u<120> t<Top_level_rule> c<1> l<5:1> el<34:10>
  n<> u<1> t<Null_rule> p<120> s<119> l<5:1> el<5:1>
  n<> u<119> t<Source_text> p<120> c<21> l<5:1> el<34:10>
    n<> u<21> t<Description> p<119> c<20> s<76> l<5:1> el<9:10>
      n<> u<20> t<Module_declaration> p<21> c<5> l<5:1> el<9:10>
        n<> u<5> t<Module_nonansi_header> p<20> c<2> s<18> l<5:1> el<5:16>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<5:1> el<5:7>
          n<core> u<3> t<StringConst> p<5> s<4> l<5:8> el<5:12>
          n<> u<4> t<List_of_ports> p<5> l<5:13> el<5:15>
        n<> u<18> t<Module_item> p<20> c<17> s<19> l<7:1> el<7:21>
          n<> u<17> t<Non_port_module_item> p<18> c<16> l<7:1> el<7:21>
            n<> u<16> t<Module_or_generate_item> p<17> c<15> l<7:1> el<7:21>
              n<> u<15> t<Module_common_item> p<16> c<14> l<7:1> el<7:21>
                n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<7:1> el<7:21>
                  n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<7:1> el<7:21>
                    n<> u<12> t<Data_declaration> p<13> c<11> l<7:1> el<7:21>
                      n<> u<11> t<Variable_declaration> p<12> c<7> l<7:1> el<7:21>
                        n<> u<7> t<Data_type> p<11> c<6> s<10> l<7:1> el<7:4>
                          n<> u<6> t<IntegerAtomType_Int> p<7> l<7:1> el<7:4>
                        n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<7:5> el<7:20>
                          n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<7:5> el<7:20>
                            n<wb_writeback_en> u<8> t<StringConst> p<9> l<7:5> el<7:20>
        n<> u<19> t<ENDMODULE> p<20> l<9:1> el<9:10>
    n<> u<76> t<Description> p<119> c<75> s<118> l<12:1> el<21:10>
      n<> u<75> t<Module_declaration> p<76> c<25> l<12:1> el<21:10>
        n<> u<25> t<Module_nonansi_header> p<75> c<22> s<33> l<12:1> el<12:16>
          n<module> u<22> t<Module_keyword> p<25> s<23> l<12:1> el<12:7>
          n<nyuzi> u<23> t<StringConst> p<25> s<24> l<12:8> el<12:13>
          n<> u<24> t<List_of_ports> p<25> l<12:13> el<12:15>
        n<> u<33> t<Module_item> p<75> c<32> s<73> l<14:5> el<14:21>
          n<> u<32> t<Non_port_module_item> p<33> c<31> l<14:5> el<14:21>
            n<> u<31> t<Module_or_generate_item> p<32> c<30> l<14:5> el<14:21>
              n<> u<30> t<Module_common_item> p<31> c<29> l<14:5> el<14:21>
                n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<14:5> el<14:21>
                  n<> u<28> t<Genvar_declaration> p<29> c<27> l<14:5> el<14:21>
                    n<> u<27> t<Identifier_list> p<28> c<26> l<14:12> el<14:20>
                      n<core_idx> u<26> t<StringConst> p<27> l<14:12> el<14:20>
        n<> u<73> t<Module_item> p<75> c<72> s<74> l<15:5> el<20:16>
          n<> u<72> t<Non_port_module_item> p<73> c<71> l<15:5> el<20:16>
            n<> u<71> t<Generate_region> p<72> c<69> l<15:5> el<20:16>
              n<> u<69> t<Generate_item> p<71> c<68> s<70> l<16:9> el<19:12>
                n<> u<68> t<Module_or_generate_item> p<69> c<67> l<16:9> el<19:12>
                  n<> u<67> t<Module_common_item> p<68> c<66> l<16:9> el<19:12>
                    n<> u<66> t<Loop_generate_construct> p<67> c<39> l<16:9> el<19:12>
                      n<> u<39> t<Genvar_initialization> p<66> c<34> s<49> l<16:14> el<16:26>
                        n<core_idx> u<34> t<StringConst> p<39> s<38> l<16:14> el<16:22>
                        n<> u<38> t<Constant_expression> p<39> c<37> l<16:25> el<16:26>
                          n<> u<37> t<Constant_primary> p<38> c<36> l<16:25> el<16:26>
                            n<> u<36> t<Primary_literal> p<37> c<35> l<16:25> el<16:26>
                              n<0> u<35> t<IntConst> p<36> l<16:25> el<16:26>
                      n<> u<49> t<Constant_expression> p<66> c<43> s<52> l<16:28> el<16:40>
                        n<> u<43> t<Constant_expression> p<49> c<42> s<48> l<16:28> el<16:36>
                          n<> u<42> t<Constant_primary> p<43> c<41> l<16:28> el<16:36>
                            n<> u<41> t<Primary_literal> p<42> c<40> l<16:28> el<16:36>
                              n<core_idx> u<40> t<StringConst> p<41> l<16:28> el<16:36>
                        n<> u<48> t<BinOp_Less> p<49> s<47> l<16:37> el<16:38>
                        n<> u<47> t<Constant_expression> p<49> c<46> l<16:39> el<16:40>
                          n<> u<46> t<Constant_primary> p<47> c<45> l<16:39> el<16:40>
                            n<> u<45> t<Primary_literal> p<46> c<44> l<16:39> el<16:40>
                              n<1> u<44> t<IntConst> p<45> l<16:39> el<16:40>
                      n<> u<52> t<Genvar_iteration> p<66> c<50> s<65> l<16:42> el<16:52>
                        n<core_idx> u<50> t<StringConst> p<52> s<51> l<16:42> el<16:50>
                        n<> u<51> t<IncDec_PlusPlus> p<52> l<16:50> el<16:52>
                      n<> u<65> t<Generate_item> p<66> c<64> l<17:9> el<19:12>
                        n<> u<64> t<Generate_begin_end_block> p<65> c<53> l<17:9> el<19:12>
                          n<core_gen> u<53> t<StringConst> p<64> s<62> l<17:17> el<17:25>
                          n<> u<62> t<Generate_item> p<64> c<61> s<63> l<18:13> el<18:26>
                            n<> u<61> t<Module_or_generate_item> p<62> c<60> l<18:13> el<18:26>
                              n<> u<60> t<Module_instantiation> p<61> c<54> l<18:13> el<18:26>
                                n<core> u<54> t<StringConst> p<60> s<59> l<18:13> el<18:17>
                                n<> u<59> t<Hierarchical_instance> p<60> c<56> l<18:19> el<18:25>
                                  n<> u<56> t<Name_of_instance> p<59> c<55> s<58> l<18:19> el<18:23>
                                    n<core> u<55> t<StringConst> p<56> l<18:19> el<18:23>
                                  n<> u<58> t<List_of_port_connections> p<59> c<57> l<18:24> el<18:24>
                                    n<> u<57> t<Ordered_port_connection> p<58> l<18:24> el<18:24>
                          n<> u<63> t<END> p<64> l<19:9> el<19:12>
              n<> u<70> t<ENDGENERATE> p<71> l<20:5> el<20:16>
        n<> u<74> t<ENDMODULE> p<75> l<21:1> el<21:10>
    n<> u<118> t<Description> p<119> c<117> l<25:1> el<34:10>
      n<> u<117> t<Module_declaration> p<118> c<80> l<25:1> el<34:10>
        n<> u<80> t<Module_nonansi_header> p<117> c<77> s<90> l<25:1> el<25:14>
          n<module> u<77> t<Module_keyword> p<80> s<78> l<25:1> el<25:7>
          n<top> u<78> t<StringConst> p<80> s<79> l<25:8> el<25:11>
          n<> u<79> t<List_of_ports> p<80> l<25:11> el<25:13>
        n<> u<90> t<Module_item> p<117> c<89> s<115> l<29:1> el<29:16>
          n<> u<89> t<Non_port_module_item> p<90> c<88> l<29:1> el<29:16>
            n<> u<88> t<Module_or_generate_item> p<89> c<87> l<29:1> el<29:16>
              n<> u<87> t<Module_instantiation> p<88> c<81> l<29:1> el<29:16>
                n<nyuzi> u<81> t<StringConst> p<87> s<86> l<29:1> el<29:6>
                n<> u<86> t<Hierarchical_instance> p<87> c<83> l<29:8> el<29:15>
                  n<> u<83> t<Name_of_instance> p<86> c<82> s<85> l<29:8> el<29:13>
                    n<nyuzi> u<82> t<StringConst> p<83> l<29:8> el<29:13>
                  n<> u<85> t<List_of_port_connections> p<86> c<84> l<29:14> el<29:14>
                    n<> u<84> t<Ordered_port_connection> p<85> l<29:14> el<29:14>
        n<> u<115> t<Module_item> p<117> c<114> s<116> l<31:5> el<31:39>
          n<> u<114> t<Non_port_module_item> p<115> c<113> l<31:5> el<31:39>
            n<> u<113> t<Module_or_generate_item> p<114> c<112> l<31:5> el<31:39>
              n<> u<112> t<Module_common_item> p<113> c<111> l<31:5> el<31:39>
                n<> u<111> t<Continuous_assign> p<112> c<110> l<31:5> el<31:39>
                  n<> u<110> t<List_of_net_assignments> p<111> c<109> l<31:12> el<31:38>
                    n<> u<109> t<Net_assignment> p<110> c<95> l<31:12> el<31:38>
                      n<> u<95> t<Net_lvalue> p<109> c<92> s<108> l<31:12> el<31:13>
                        n<> u<92> t<Ps_or_hierarchical_identifier> p<95> c<91> s<94> l<31:12> el<31:13>
                          n<o> u<91> t<StringConst> p<92> l<31:12> el<31:13>
                        n<> u<94> t<Constant_select> p<95> c<93> l<31:14> el<31:14>
                          n<> u<93> t<Constant_bit_select> p<94> l<31:14> el<31:14>
                      n<> u<108> t<Expression> p<109> c<107> l<31:16> el<31:38>
                        n<> u<107> t<Primary> p<108> c<106> l<31:16> el<31:38>
                          n<> u<106> t<Complex_func_call> p<107> c<96> l<31:16> el<31:38>
                            n<nyuzi> u<96> t<StringConst> p<106> s<97> l<27:15> el<27:20>
                            n<core_gen> u<97> t<StringConst> p<106> s<101> l<27:21> el<27:29>
                            n<> u<101> t<Constant_expression> p<106> c<100> s<102> l<27:30> el<27:31>
                              n<> u<100> t<Constant_primary> p<101> c<99> l<27:30> el<27:31>
                                n<> u<99> t<Primary_literal> p<100> c<98> l<27:30> el<27:31>
                                  n<0> u<98> t<IntConst> p<99> l<27:30> el<27:31>
                            n<core> u<102> t<StringConst> p<106> s<103> l<27:33> el<27:37>
                            n<wb_writeback_en> u<103> t<StringConst> p<106> s<105> l<31:23> el<31:38>
                            n<> u<105> t<Select> p<106> c<104> l<31:38> el<31:38>
                              n<> u<104> t<Bit_select> p<105> l<31:38> el<31:38>
        n<> u<116> t<ENDMODULE> p<117> l<34:1> el<34:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: No timescale set for "core".
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: No timescale set for "nyuzi".
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: Compile module "work@core".
[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: Compile module "work@nyuzi".
[INF:CP0343] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: Skipping blackboxed instance "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  2
Constant                                               2
Design                                                 1
GenFor                                                 1
GenRegion                                              1
GenVar                                                 1
IntTypespec                                            1
IntVar                                                 1
Module                                                 3
ModuleTypespec                                         1
Operation                                              2
RefModule                                              1
RefObj                                                 2
RefTypespec                                            1
RefVar                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BlackBoxInstTop/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@core
  |vpiVariables:
  \_IntVar: (work@core.wb_writeback_en), line:7:5, endln:7:20
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@core.wb_writeback_en), line:7:1, endln:7:4
      |vpiParent:
      \_IntVar: (work@core.wb_writeback_en), line:7:5, endln:7:20
      |vpiFullName:work@core.wb_writeback_en
      |vpiActual:
      \_IntTypespec: , line:7:1, endln:7:4
    |vpiName:wb_writeback_en
    |vpiFullName:work@core.wb_writeback_en
    |vpiSigned:1
    |vpiVisibility:1
  |vpiTypedef:
  \_IntTypespec: , line:7:1, endln:7:4
    |vpiParent:
    \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:7:1, endln:7:4
  |vpiImportTypespec:
  \_IntVar: (work@core.wb_writeback_en), line:7:5, endln:7:20
  |vpiDefName:work@core
|vpiAllModules:
\_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@nyuzi
  |vpiGenVar:
  \_GenVar: (work@nyuzi.core_idx), line:14:12, endln:14:20
    |vpiParent:
    \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
    |vpiName:core_idx
    |vpiFullName:work@nyuzi.core_idx
  |vpiInternalScope:
  \_GenRegion: (work@nyuzi), line:15:5, endln:20:16
    |vpiParent:
    \_Module: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
    |vpiFullName:work@nyuzi
    |vpiInternalScope:
    \_Begin: (work@nyuzi), line:16:9, endln:19:12
      |vpiParent:
      \_GenRegion: (work@nyuzi), line:15:5, endln:20:16
      |vpiFullName:work@nyuzi
      |vpiInternalScope:
      \_GenFor: (work@nyuzi), line:16:9, endln:19:12
        |vpiParent:
        \_Begin: (work@nyuzi), line:16:9, endln:19:12
        |vpiFullName:work@nyuzi
        |vpiVariables:
        \_RefVar: (work@nyuzi.core_idx), line:16:14, endln:16:22
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiName:core_idx
          |vpiFullName:work@nyuzi.core_idx
        |vpiInternalScope:
        \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiName:core_gen
          |vpiFullName:work@nyuzi.core_gen
          |vpiTypedef:
          \_ModuleTypespec: (core), line:18:13, endln:18:17
            |vpiParent:
            \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
            |vpiName:core
          |vpiImportTypespec:
          \_ModuleTypespec: (core), line:18:13, endln:18:17
          |vpiStmt:
          \_RefModule: work@core (core), line:18:13, endln:18:17
            |vpiParent:
            \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
            |vpiName:core
            |vpiDefName:work@core
            |vpiActual:
            \_Module: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
        |vpiImportTypespec:
        \_RefVar: (work@nyuzi.core_idx), line:16:14, endln:16:22
        |vpiForInitStmt:
        \_Assignment: , line:16:14, endln:16:26
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiRhs:
          \_Constant: , line:16:25, endln:16:26
            |vpiParent:
            \_Assignment: , line:16:14, endln:16:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_RefVar: (work@nyuzi.core_idx), line:16:14, endln:16:22
        |vpiCondition:
        \_Operation: , line:16:28, endln:16:40
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@nyuzi.core_idx), line:16:28, endln:16:36
            |vpiParent:
            \_Operation: , line:16:28, endln:16:40
            |vpiName:core_idx
            |vpiFullName:work@nyuzi.core_idx
            |vpiActual:
            \_GenVar: (work@nyuzi.core_idx), line:14:12, endln:14:20
          |vpiOperand:
          \_Constant: , line:16:39, endln:16:40
            |vpiParent:
            \_Operation: , line:16:28, endln:16:40
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiForIncStmt:
        \_Operation: , line:16:42, endln:16:52
          |vpiParent:
          \_GenFor: (work@nyuzi), line:16:9, endln:19:12
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (work@nyuzi.core_idx), line:16:42, endln:16:50
            |vpiParent:
            \_Operation: , line:16:42, endln:16:52
            |vpiName:core_idx
            |vpiFullName:work@nyuzi.core_idx
            |vpiActual:
            \_GenVar: (work@nyuzi.core_idx), line:14:12, endln:14:20
        |vpiStmt:
        \_Begin: (work@nyuzi.core_gen), line:17:9, endln:19:12
      |vpiStmt:
      \_GenFor: (work@nyuzi), line:16:9, endln:19:12
    |vpiStmt:
    \_Begin: (work@nyuzi), line:16:9, endln:19:12
  |vpiDefName:work@nyuzi
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
