INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab04/lab04.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab04/lab04.srcs/sim_1/new/timer_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_test
