# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 825 \
    name weights_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_7 \
    op interface \
    ports { weights_7_address0 { O 2 vector } weights_7_ce0 { O 1 bit } weights_7_we0 { O 1 bit } weights_7_d0 { O 25 vector } weights_7_address1 { O 2 vector } weights_7_ce1 { O 1 bit } weights_7_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 826 \
    name weights_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_6 \
    op interface \
    ports { weights_6_address0 { O 2 vector } weights_6_ce0 { O 1 bit } weights_6_we0 { O 1 bit } weights_6_d0 { O 25 vector } weights_6_address1 { O 2 vector } weights_6_ce1 { O 1 bit } weights_6_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 827 \
    name weights_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_5 \
    op interface \
    ports { weights_5_address0 { O 2 vector } weights_5_ce0 { O 1 bit } weights_5_we0 { O 1 bit } weights_5_d0 { O 25 vector } weights_5_address1 { O 2 vector } weights_5_ce1 { O 1 bit } weights_5_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 828 \
    name weights_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_4 \
    op interface \
    ports { weights_4_address0 { O 2 vector } weights_4_ce0 { O 1 bit } weights_4_we0 { O 1 bit } weights_4_d0 { O 25 vector } weights_4_address1 { O 2 vector } weights_4_ce1 { O 1 bit } weights_4_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 829 \
    name weights_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_3 \
    op interface \
    ports { weights_3_address0 { O 2 vector } weights_3_ce0 { O 1 bit } weights_3_we0 { O 1 bit } weights_3_d0 { O 25 vector } weights_3_address1 { O 2 vector } weights_3_ce1 { O 1 bit } weights_3_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 830 \
    name weights_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_2 \
    op interface \
    ports { weights_2_address0 { O 2 vector } weights_2_ce0 { O 1 bit } weights_2_we0 { O 1 bit } weights_2_d0 { O 25 vector } weights_2_address1 { O 2 vector } weights_2_ce1 { O 1 bit } weights_2_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 831 \
    name weights_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_1 \
    op interface \
    ports { weights_1_address0 { O 2 vector } weights_1_ce0 { O 1 bit } weights_1_we0 { O 1 bit } weights_1_d0 { O 25 vector } weights_1_address1 { O 2 vector } weights_1_ce1 { O 1 bit } weights_1_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 832 \
    name weights_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename weights_0 \
    op interface \
    ports { weights_0_address0 { O 2 vector } weights_0_ce0 { O 1 bit } weights_0_we0 { O 1 bit } weights_0_d0 { O 25 vector } weights_0_address1 { O 2 vector } weights_0_ce1 { O 1 bit } weights_0_q1 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'weights_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 833 \
    name update_temp_mat \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat \
    op interface \
    ports { update_temp_mat_address0 { O 2 vector } update_temp_mat_ce0 { O 1 bit } update_temp_mat_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 834 \
    name update_temp_mat_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat_8 \
    op interface \
    ports { update_temp_mat_8_address0 { O 2 vector } update_temp_mat_8_ce0 { O 1 bit } update_temp_mat_8_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 835 \
    name update_temp_mat_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat_9 \
    op interface \
    ports { update_temp_mat_9_address0 { O 2 vector } update_temp_mat_9_ce0 { O 1 bit } update_temp_mat_9_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 836 \
    name update_temp_mat_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat_10 \
    op interface \
    ports { update_temp_mat_10_address0 { O 2 vector } update_temp_mat_10_ce0 { O 1 bit } update_temp_mat_10_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 837 \
    name update_temp_mat_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat_11 \
    op interface \
    ports { update_temp_mat_11_address0 { O 2 vector } update_temp_mat_11_ce0 { O 1 bit } update_temp_mat_11_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 838 \
    name update_temp_mat_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat_12 \
    op interface \
    ports { update_temp_mat_12_address0 { O 2 vector } update_temp_mat_12_ce0 { O 1 bit } update_temp_mat_12_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 839 \
    name update_temp_mat_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat_13 \
    op interface \
    ports { update_temp_mat_13_address0 { O 2 vector } update_temp_mat_13_ce0 { O 1 bit } update_temp_mat_13_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 840 \
    name update_temp_mat_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename update_temp_mat_14 \
    op interface \
    ports { update_temp_mat_14_address0 { O 2 vector } update_temp_mat_14_ce0 { O 1 bit } update_temp_mat_14_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'update_temp_mat_14'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 821 \
    name biases_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_biases_0 \
    op interface \
    ports { biases_0_i { I 25 vector } biases_0_o { O 25 vector } biases_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 822 \
    name biases_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_biases_3 \
    op interface \
    ports { biases_3_i { I 25 vector } biases_3_o { O 25 vector } biases_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 823 \
    name biases_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_biases_2 \
    op interface \
    ports { biases_2_i { I 25 vector } biases_2_o { O 25 vector } biases_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 824 \
    name biases_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_biases_1 \
    op interface \
    ports { biases_1_i { I 25 vector } biases_1_o { O 25 vector } biases_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 841 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 25 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 842 \
    name p_read1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1 \
    op interface \
    ports { p_read1 { I 25 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 843 \
    name p_read2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2 \
    op interface \
    ports { p_read2 { I 25 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 844 \
    name p_read3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read3 \
    op interface \
    ports { p_read3 { I 25 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_flow_control_loop_pipe_sequential_init_U
set CompName top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


