tst r0, r1 
mvnne r2, r0 
mov r0, r2 
ror r0, r0, #14 
