#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5591a696e480 .scope module, "top" "top" 2 5;
 .timescale -9 -10;
v0x5591a698c630_0 .var "ck", 0 0;
v0x5591a698c6f0_0 .var "iomem_addr", 31 0;
v0x5591a698c790_0 .var "iomem_data", 31 0;
v0x5591a698c830_0 .var "iomem_valid", 0 0;
v0x5591a698c8d0_0 .var "iomem_wstrb", 3 0;
v0x5591a698c9c0_0 .net "re", 0 0, L_0x5591a699d5b0;  1 drivers
v0x5591a698ca90_0 .net "ready", 0 0, v0x5591a698bbe0_0;  1 drivers
v0x5591a698cb60_0 .var "rst", 0 0;
v0x5591a698cc30_0 .net "we", 0 0, L_0x5591a699d380;  1 drivers
S_0x5591a6936220 .scope module, "io" "iomem" 2 26, 3 8 0, S_0x5591a696e480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "iomem_valid"
    .port_info 3 /INPUT 4 "iomem_wstrb"
    .port_info 4 /INPUT 32 "iomem_addr"
    .port_info 5 /OUTPUT 1 "ready"
    .port_info 6 /OUTPUT 1 "we"
    .port_info 7 /OUTPUT 1 "re"
P_0x5591a696c3d0 .param/l "ADDR" 0 3 22, C4<0110000000000000>;
L_0x5591a696c540 .functor AND 1, v0x5591a698cb60_0, v0x5591a698c830_0, C4<1>, C4<1>;
L_0x5591a6960b10 .functor AND 1, L_0x5591a696c540, L_0x5591a698cd80, C4<1>, C4<1>;
L_0x5591a699d150 .functor AND 1, L_0x5591a6960b10, L_0x5591a699d010, C4<1>, C4<1>;
L_0x5591a699d380 .functor AND 1, L_0x5591a699d150, L_0x5591a699d260, C4<1>, C4<1>;
L_0x5591a699d5b0 .functor AND 1, L_0x5591a699d150, L_0x5591a699d510, C4<1>, C4<1>;
v0x5591a695fc30_0 .net *"_s0", 0 0, L_0x5591a696c540;  1 drivers
v0x5591a694ad50_0 .net *"_s10", 0 0, L_0x5591a699d010;  1 drivers
v0x5591a694b2a0_0 .net *"_s19", 0 0, L_0x5591a699d510;  1 drivers
v0x5591a695b4e0_0 .net *"_s3", 0 0, L_0x5591a698cd80;  1 drivers
v0x5591a694a080_0 .net *"_s4", 0 0, L_0x5591a6960b10;  1 drivers
v0x5591a694a8e0_0 .net *"_s7", 15 0, L_0x5591a698cf10;  1 drivers
L_0x7f8ad38e5018 .functor BUFT 1, C4<0110000000000000>, C4<0>, C4<0>, C4<0>;
v0x5591a694aaf0_0 .net/2u *"_s8", 15 0, L_0x7f8ad38e5018;  1 drivers
v0x5591a698b720_0 .net "ck", 0 0, v0x5591a698c630_0;  1 drivers
v0x5591a698b7e0_0 .net "enable", 0 0, L_0x5591a699d150;  1 drivers
v0x5591a698b8a0_0 .net "iomem_addr", 31 0, v0x5591a698c6f0_0;  1 drivers
v0x5591a698b980_0 .net "iomem_valid", 0 0, v0x5591a698c830_0;  1 drivers
v0x5591a698ba40_0 .net "iomem_wstrb", 3 0, v0x5591a698c8d0_0;  1 drivers
v0x5591a698bb20_0 .net "re", 0 0, L_0x5591a699d5b0;  alias, 1 drivers
v0x5591a698bbe0_0 .var "ready", 0 0;
v0x5591a698bca0_0 .net "rst", 0 0, v0x5591a698cb60_0;  1 drivers
v0x5591a698bd60_0 .net "we", 0 0, L_0x5591a699d380;  alias, 1 drivers
v0x5591a698be20_0 .net "write", 0 0, L_0x5591a699d260;  1 drivers
E_0x5591a696c390 .event negedge, v0x5591a698b720_0;
L_0x5591a698cd80 .reduce/nor v0x5591a698bbe0_0;
L_0x5591a698cf10 .part v0x5591a698c6f0_0, 16, 16;
L_0x5591a699d010 .cmp/eq 16, L_0x5591a698cf10, L_0x7f8ad38e5018;
L_0x5591a699d260 .reduce/or v0x5591a698c8d0_0;
L_0x5591a699d510 .reduce/nor L_0x5591a699d260;
S_0x5591a698bfe0 .scope task, "read" "read" 2 43, 2 43 0, S_0x5591a696e480;
 .timescale -9 -10;
v0x5591a698c1a0_0 .var "addr", 31 0;
v0x5591a698c2a0_0 .var "data", 31 0;
E_0x5591a696bf90 .event posedge, v0x5591a698b720_0;
TD_top.read ;
    %wait E_0x5591a696c390;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5591a698c830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5591a698c8d0_0, 0;
    %load/vec4 v0x5591a698c1a0_0;
    %assign/vec4 v0x5591a698c6f0_0, 0;
    %wait E_0x5591a696bf90;
    %load/vec4 v0x5591a698c2a0_0;
    %assign/vec4 v0x5591a698c790_0, 0;
    %wait E_0x5591a696c390;
    %wait E_0x5591a696c390;
    %end;
S_0x5591a698c380 .scope task, "write" "write" 2 30, 2 30 0, S_0x5591a696e480;
 .timescale -9 -10;
v0x5591a698c550_0 .var "addr", 31 0;
TD_top.write ;
    %wait E_0x5591a696c390;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5591a698c830_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5591a698c8d0_0, 0;
    %load/vec4 v0x5591a698c550_0;
    %assign/vec4 v0x5591a698c6f0_0, 0;
    %wait E_0x5591a696c390;
    %wait E_0x5591a696c390;
    %end;
    .scope S_0x5591a6936220;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5591a698bbe0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5591a6936220;
T_3 ;
    %wait E_0x5591a696c390;
    %load/vec4 v0x5591a698bca0_0;
    %load/vec4 v0x5591a698b7e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %pad/s 1;
    %assign/vec4 v0x5591a698bbe0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5591a696e480;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5591a698c630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5591a698cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5591a698c830_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5591a698c8d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5591a698c6f0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5591a698c790_0, 0, 32;
    %end;
    .thread T_4, $init;
    .scope S_0x5591a696e480;
T_5 ;
    %delay 420, 0;
    %load/vec4 v0x5591a698c630_0;
    %nor/r;
    %assign/vec4 v0x5591a698c630_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5591a696e480;
T_6 ;
    %wait E_0x5591a696c390;
    %load/vec4 v0x5591a698ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5591a698c830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5591a698c8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5591a698c6f0_0, 0;
T_6.0 ;
    %load/vec4 v0x5591a698ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5591a698c790_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5591a696e480;
T_7 ;
    %vpi_call/w 2 70 "$dumpfile", "iomem.vcd" {0 0 0};
    %vpi_call/w 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5591a696e480 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5591a698cb60_0, 0;
    %delay 5000, 0;
    %pushi/vec4 1610612736, 0, 32;
    %store/vec4 v0x5591a698c550_0, 0, 32;
    %fork TD_top.write, S_0x5591a698c380;
    %join;
    %pushi/vec4 1610612740, 0, 32;
    %store/vec4 v0x5591a698c550_0, 0, 32;
    %fork TD_top.write, S_0x5591a698c380;
    %join;
    %pushi/vec4 1610612740, 0, 32;
    %store/vec4 v0x5591a698c1a0_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5591a698c2a0_0, 0, 32;
    %fork TD_top.read, S_0x5591a698bfe0;
    %join;
    %delay 50000000, 0;
    %vpi_call/w 2 82 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "iomem_tb.v";
    "iomem.v";
