static SUNXI_CCU_GATE ( bus_de_clk , "bus-de" , "ahb1" , 0x064 , BIT ( 12 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_gpu_clk , "bus-gpu" , "ahb1" , 0x064 , BIT ( 20 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_msgbox_clk , "bus-msgbox" , "ahb1" , 0x064 , BIT ( 21 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_spinlock_clk , "bus-spinlock" , "ahb1" , 0x064 , BIT ( 22 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_codec_clk , "bus-codec" , "apb1" , 0x068 , BIT ( 0 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_spdif_clk , "bus-spdif" , "apb1" , 0x068 , BIT ( 1 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_pio_clk , "bus-pio" , "apb1" , 0x068 , BIT ( 5 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_ths_clk , "bus-ths" , "apb1" , 0x068 , BIT ( 8 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2s0_clk , "bus-i2s0" , "apb1" , 0x068 , BIT ( 12 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2s1_clk , "bus-i2s1" , "apb1" , 0x068 , BIT ( 13 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2s2_clk , "bus-i2s2" , "apb1" , 0x068 , BIT ( 14 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2c0_clk , "bus-i2c0" , "apb2" , 0x06c , BIT ( 0 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2c1_clk , "bus-i2c1" , "apb2" , 0x06c , BIT ( 1 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_i2c2_clk , "bus-i2c2" , "apb2" , 0x06c , BIT ( 2 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart0_clk , "bus-uart0" , "apb2" , 0x06c , BIT ( 16 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart1_clk , "bus-uart1" , "apb2" , 0x06c , BIT ( 17 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart2_clk , "bus-uart2" , "apb2" , 0x06c , BIT ( 18 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_uart3_clk , "bus-uart3" , "apb2" , 0x06c , BIT ( 19 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_scr0_clk , "bus-scr0" , "apb2" , 0x06c , BIT ( 20 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_scr1_clk , "bus-scr1" , "apb2" , 0x06c , BIT ( 21 ) , 0 ) ; static SUNXI_CCU_GATE ( bus_ephy_clk , "bus-ephy" , "ahb1" , 0x070 , BIT ( 0 ) , 0 ) ; static struct clk_div_table ths_div_table [ ] { { . val = 0 . div = 1 } { . val = 1 . div = 2 } { . val = 2 . div = 4 } { . val = 3 . div = 6 } } ; ; 