<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logipi_camera.twx logipi_camera.ncd -o logipi_camera.twr
logipi_camera.pcf -ucf logipi_ra2.ucf

</twCmdLine><twDesign>logipi_camera.ncd</twDesign><twDesignPath>logipi_camera.ncd</twDesignPath><twPCF>logipi_camera.pcf</twPCF><twPcfPath>logipi_camera.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.21 2012-04-23</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="17.780" period="20.000" constraintValue="20.000" deviceLimit="2.220" freqLimit="450.450" physResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" logResource="sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_PER_CLK32 = PERIOD &quot;clk32_grp&quot; 20.0 ns;" ScopeName="">TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>859</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>212</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.604</twMinPer></twConstHead><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_3 (SLICE_X17Y49.C1), 13 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.396</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_7</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_3</twDest><twTotPathDel>5.573</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_7</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9</twBEL><twBEL>mem_interface0/data_out_sr_3</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>4.230</twRouteDel><twTotDel>5.573</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.482</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_6</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_3</twDest><twTotPathDel>5.487</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_6</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9</twBEL><twBEL>mem_interface0/data_out_sr_3</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>4.190</twRouteDel><twTotDel>5.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.638</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_3</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_3</twDest><twTotPathDel>5.331</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_3</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT9</twBEL><twBEL>mem_interface0/data_out_sr_3</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>4.034</twRouteDel><twTotDel>5.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_2 (SLICE_X17Y49.B3), 13 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.546</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_7</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>5.423</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_7</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>4.080</twRouteDel><twTotDel>5.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.632</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_6</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>5.337</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_6</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>4.040</twRouteDel><twTotDel>5.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.788</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_3</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_2</twDest><twTotPathDel>5.181</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_3</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT8</twBEL><twBEL>mem_interface0/data_out_sr_2</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>3.884</twRouteDel><twTotDel>5.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_out_sr_4 (SLICE_X17Y49.D2), 13 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.578</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_7</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_4</twDest><twTotPathDel>5.391</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_7</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X10Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;10&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT10</twBEL><twBEL>mem_interface0/data_out_sr_4</twBEL></twPathDel><twLogDel>1.343</twLogDel><twRouteDel>4.048</twRouteDel><twTotDel>5.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.664</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_6</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_4</twDest><twTotPathDel>5.305</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_6</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT10</twBEL><twBEL>mem_interface0/data_out_sr_4</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>4.008</twRouteDel><twTotDel>5.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.820</twSlack><twSrc BELType="FF">mem_interface0/addr_bus_latched_3</twSrc><twDest BELType="FF">mem_interface0/data_out_sr_4</twDest><twTotPathDel>5.149</twTotPathDel><twClkSkew dest = "0.750" src = "0.746">-0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_interface0/addr_bus_latched_3</twSrc><twDest BELType='FF'>mem_interface0/data_out_sr_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;6&gt;</twComp><twBEL>mem_interface0/addr_bus_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>mem_interface0/addr_bus_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>fifo_preview/fifo_B/rd_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y44.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.185</twDelInfo><twComp>cs_preview_fifo&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_preview/fifo_A/wr_old</twComp><twBEL>cs_preview_fifo&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>cs_preview_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mem_interface0/data_out_sr&lt;4&gt;</twComp><twBEL>mem_interface0/Mmux_data_out_sr[14]_data_out_temp[14]_mux_4_OUT10</twBEL><twBEL>mem_interface0/data_out_sr_4</twBEL></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>3.852</twRouteDel><twTotDel>5.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_3 (SLICE_X10Y30.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_2</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_3</twDest><twTotPathDel>0.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_2</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>mem_interface0/data_in_sr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>mem_interface0/data_in_sr&lt;3&gt;</twComp><twBEL>mem_interface0/data_in_sr_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_in_sr_7 (SLICE_X9Y30.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">mem_interface0/data_in_sr_6</twSrc><twDest BELType="FF">mem_interface0/data_in_sr_7</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_in_sr_6</twSrc><twDest BELType='FF'>mem_interface0/data_in_sr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_in_sr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.149</twDelInfo><twComp>mem_interface0/data_in_sr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>mem_interface0/data_in_sr&lt;7&gt;</twComp><twBEL>mem_interface0/data_in_sr_7</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_interface0/data_byte (SLICE_X11Y37.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">mem_interface0/data_byte</twSrc><twDest BELType="FF">mem_interface0/data_byte</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_interface0/data_byte</twSrc><twDest BELType='FF'>mem_interface0/data_byte</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/data_byte</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>mem_interface0/data_byte</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>mem_interface0/bit_count&lt;1&gt;</twComp><twBEL>mem_interface0/data_byte_rstpot</twBEL><twBEL>mem_interface0/data_byte</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">SYS_SPI_SCK_BUFGP</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_PER_CLK32 = PERIOD TIMEGRP &quot;clk32_grp&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="17.334" period="20.000" constraintValue="20.000" deviceLimit="2.666" freqLimit="375.094" physResource="SYS_SPI_SCK_BUFGP/BUFG/I0" logResource="SYS_SPI_SCK_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="SYS_SPI_SCK_BUFGP/IBUFG"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/addr_bus_latched&lt;15&gt;/CLK" logResource="mem_interface0/addr_bus_latched_11/CK" locationPin="SLICE_X8Y34.CLK" clockNet="SYS_SPI_SCK_BUFGP"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="19.520" period="20.000" constraintValue="20.000" deviceLimit="0.480" freqLimit="2083.333" physResource="mem_interface0/addr_bus_latched&lt;15&gt;/CLK" logResource="mem_interface0/addr_bus_latched_12/CK" locationPin="SLICE_X8Y34.CLK" clockNet="SYS_SPI_SCK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;</twConstName><twItemCnt>4131</twItemCnt><twErrCntSetup>90</twErrCntSetup><twErrCntEndPt>90</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>549</twEndPtCnt><twPathErrCnt>90</twPathErrCnt><twMinPer>106.065</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_3 (SLICE_X21Y16.C5), 10 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.575</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>3.250</twTotPathDel><twClkSkew dest = "1.462" src = "2.182">0.720</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>camera_conf_block/n0021&lt;15&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;7&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>1.851</twRouteDel><twTotDel>3.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.919</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>4.516</twTotPathDel><twClkSkew dest = "0.606" src = "0.686">0.080</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y7.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y7.DOADO11</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>rom_data&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;7&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>2.432</twLogDel><twRouteDel>2.084</twRouteDel><twTotDel>4.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.258</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_3</twDest><twTotPathDel>4.177</twTotPathDel><twClkSkew dest = "0.606" src = "0.686">0.080</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y7.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y7.DOADO3</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>rom_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>camera_conf_block/i2c_data&lt;7&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW10</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>N245</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;3&gt;</twComp><twBEL>camera_conf_block/i2c_data_3_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_3</twBEL></twPathDel><twLogDel>2.432</twLogDel><twRouteDel>1.745</twRouteDel><twTotDel>4.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_2 (SLICE_X21Y14.C6), 10 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.474</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_2</twDest><twTotPathDel>3.212</twTotPathDel><twClkSkew dest = "1.525" src = "2.182">0.657</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>camera_conf_block/n0021&lt;15&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N251</twComp><twBEL>camera_conf_block/_n0110_inv_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N248</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;2&gt;</twComp><twBEL>camera_conf_block/i2c_data_2_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_2</twBEL></twPathDel><twLogDel>1.394</twLogDel><twRouteDel>1.818</twRouteDel><twTotDel>3.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.226</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_2</twDest><twTotPathDel>4.279</twTotPathDel><twClkSkew dest = "0.303" src = "0.313">0.010</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y7.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y7.DOADO10</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>rom_data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N251</twComp><twBEL>camera_conf_block/_n0110_inv_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N248</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;2&gt;</twComp><twBEL>camera_conf_block/i2c_data_2_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_2</twBEL></twPathDel><twLogDel>2.427</twLogDel><twRouteDel>1.852</twRouteDel><twTotDel>4.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.335</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_2</twDest><twTotPathDel>4.170</twTotPathDel><twClkSkew dest = "0.303" src = "0.313">0.010</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y7.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y7.DOADO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>rom_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N251</twComp><twBEL>camera_conf_block/_n0110_inv_SW12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>N248</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>camera_conf_block/i2c_data&lt;2&gt;</twComp><twBEL>camera_conf_block/i2c_data_2_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_2</twBEL></twPathDel><twLogDel>2.427</twLogDel><twRouteDel>1.743</twRouteDel><twTotDel>4.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="1" sType="EndPoint">Paths for end point camera_conf_block/i2c_data_6 (SLICE_X20Y16.C5), 10 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.431</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_6</twDest><twTotPathDel>3.106</twTotPathDel><twClkSkew dest = "1.462" src = "2.182">0.720</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>camera_conf_block/n0021&lt;15&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>N236</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_data_6_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_6</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>1.746</twRouteDel><twTotDel>3.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.321</twSlack><twSrc BELType="RAM">conf_rom/Mram_rom</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_6</twDest><twTotPathDel>4.114</twTotPathDel><twClkSkew dest = "0.606" src = "0.686">0.080</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>conf_rom/Mram_rom</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB8_X1Y7.CLKAWRCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>RAMB8_X1Y7.DOADO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>conf_rom/Mram_rom</twComp><twBEL>conf_rom/Mram_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>rom_data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>N236</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_data_6_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_6</twBEL></twPathDel><twLogDel>2.393</twLogDel><twRouteDel>1.721</twRouteDel><twTotDel>4.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.545</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/ack_byte</twSrc><twDest BELType="FF">camera_conf_block/i2c_data_6</twDest><twTotPathDel>3.892</twTotPathDel><twClkSkew dest = "0.606" src = "0.684">0.078</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.293" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/ack_byte</twSrc><twDest BELType='FF'>camera_conf_block/i2c_data_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X19Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>camera_conf_block/i2c_master0/ack_byte</twComp><twBEL>camera_conf_block/i2c_master0/ack_byte</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>camera_conf_block/i2c_master0/ack_byte</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>camera_conf_block/n0021&lt;15&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>N160</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/_n0110_inv_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>N236</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>camera_conf_block/i2c_data&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_data_6_rstpot</twBEL><twBEL>camera_conf_block/i2c_data_6</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>2.532</twRouteDel><twTotDel>3.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">PMOD4_4_OBUF</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/slave_addr_i_5 (SLICE_X23Y16.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_4</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/slave_addr_i_5</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_4</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/slave_addr_i_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X23Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/slave_addr_i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>camera_conf_block/i2c_master0/slave_addr_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/Mmux__n037151</twBEL><twBEL>camera_conf_block/i2c_master0/slave_addr_i_5</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/data_i_6 (SLICE_X22Y15.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/data_i_6</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/data_i_6</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/data_i_6</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/data_i_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>camera_conf_block/i2c_master0/data_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/data_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>camera_conf_block/i2c_master0/data_i&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>camera_conf_block/i2c_master0/data_i&lt;6&gt;</twComp><twBEL>camera_conf_block/i2c_master0/data_i_6_dpot</twBEL><twBEL>camera_conf_block/i2c_master0/data_i_6</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point camera_conf_block/i2c_master0/data_i_0 (SLICE_X22Y13.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">camera_conf_block/i2c_master0/data_i_0</twSrc><twDest BELType="FF">camera_conf_block/i2c_master0/data_i_0</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>camera_conf_block/i2c_master0/data_i_0</twSrc><twDest BELType='FF'>camera_conf_block/i2c_master0/data_i_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twSrcClk><twPathDel><twSite>SLICE_X22Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>camera_conf_block/i2c_master0/data_i&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_master0/data_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>camera_conf_block/i2c_master0/data_i&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>camera_conf_block/i2c_master0/data_i&lt;4&gt;</twComp><twBEL>camera_conf_block/i2c_master0/data_i_0_dpot</twBEL><twBEL>camera_conf_block/i2c_master0/data_i_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PMOD4_4_OBUF</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;
        TS_PER_CLK50 / 0.48 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="38.096" period="41.666" constraintValue="41.666" deviceLimit="3.570" freqLimit="280.112" physResource="conf_rom/Mram_rom/CLKAWRCLK" logResource="conf_rom/Mram_rom/CLKAWRCLK" locationPin="RAMB8_X1Y7.CLKAWRCLK" clockNet="PMOD4_4_OBUF"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I" slack="39.000" period="41.666" constraintValue="41.666" deviceLimit="2.666" freqLimit="375.094" physResource="sys_clocks_gen/clkout2_buf/I0" logResource="sys_clocks_gen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="sys_clocks_gen/clkout1"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="41.186" period="41.666" constraintValue="41.666" deviceLimit="0.480" freqLimit="2083.333" physResource="camera_conf_block/reg_addr_temp&lt;3&gt;/CLK" logResource="camera_conf_block/reg_addr_temp_0/CK" locationPin="SLICE_X20Y8.CLK" clockNet="PMOD4_4_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_PER_CLK50 = PERIOD &quot;clk50_grp&quot; 20.0 ns ;" ScopeName="">TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 2 HIGH 50%;</twConstName><twItemCnt>141071</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9420</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.921</twMinPer></twConstHead><twPathRptBanner iPaths="264" iCriticalPaths="0" sType="EndPoint">Paths for end point ds_image/line_ram0/Mram_RAM (RAMB8_X1Y17.DIADI2), 264 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.079</twSlack><twSrc BELType="FF">sobel0/raw_from_conv1_latched_15</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.784</twTotPathDel><twClkSkew dest = "0.688" src = "0.707">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv1_latched_15</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X12Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X12Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv1_latched_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sobel0/raw_from_conv1_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv1_latched[1]_raw_from_conv1_latched[15]_XOR_249_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>sobel0/raw_from_conv1_latched[1]_raw_from_conv1_latched[15]_XOR_249_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;2</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL><twBEL>pixel_from_sobel&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>pixel_from_sobel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>ds_image/pixel_data_out&lt;1&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;2&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>ds_image/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N55</twComp><twBEL>ds_image/Mmux_line_ram_data_in91</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y17.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>ds_image/line_ram_data_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y17.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.249</twLogDel><twRouteDel>5.535</twRouteDel><twTotDel>8.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.094</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.771</twTotPathDel><twClkSkew dest = "0.688" src = "0.705">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X15Y24.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>sobel0/raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_lut&lt;0&gt;4</twBEL><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL><twBEL>pixel_from_sobel&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>pixel_from_sobel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>ds_image/pixel_data_out&lt;1&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;2&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>ds_image/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N55</twComp><twBEL>ds_image/Mmux_line_ram_data_in91</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y17.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>ds_image/line_ram_data_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y17.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>3.141</twLogDel><twRouteDel>5.630</twRouteDel><twTotDel>8.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.095</twSlack><twSrc BELType="FF">sobel0/raw_from_conv2_latched_3</twSrc><twDest BELType="RAM">ds_image/line_ram0/Mram_RAM</twDest><twTotPathDel>8.770</twTotPathDel><twClkSkew dest = "0.688" src = "0.705">0.017</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sobel0/raw_from_conv2_latched_3</twSrc><twDest BELType='RAM'>ds_image/line_ram0/Mram_RAM</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X15Y24.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/raw_from_conv2_latched_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sobel0/raw_from_conv2_latched&lt;15&gt;</twComp><twBEL>sobel0/Mxor_raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>sobel0/raw_from_conv2_latched[3]_raw_from_conv2_latched[15]_XOR_262_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>pixel_from_sobel&lt;0&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>sobel0/Madd_sobel_response_Madd3</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y28.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>pixel_from_sobel&lt;4&gt;</twComp><twBEL>sobel0/Madd_sobel_response_Madd_cy&lt;0&gt;_6</twBEL><twBEL>pixel_from_sobel&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.072</twDelInfo><twComp>pixel_from_sobel&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y33.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>ds_image/pixel_data_out&lt;1&gt;</twComp><twBEL>ds_image/Madd_sum_lut&lt;2&gt;</twBEL><twBEL>ds_image/Madd_sum_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y34.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>ds_image/sum&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y34.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N55</twComp><twBEL>ds_image/Mmux_line_ram_data_in91</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y17.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>ds_image/line_ram_data_in&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y17.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ds_image/line_ram0/Mram_RAM</twComp><twBEL>ds_image/line_ram0/Mram_RAM</twBEL></twPathDel><twLogDel>2.901</twLogDel><twRouteDel>5.869</twRouteDel><twTotDel>8.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_preview/fifo_B/rd_addr_12 (SLICE_X20Y54.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.091</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">fifo_preview/fifo_B/rd_addr_12</twDest><twTotPathDel>8.756</twTotPathDel><twClkSkew dest = "0.747" src = "0.782">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>fifo_preview/fifo_B/rd_addr_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>camera_conf_block/i2c_master0/scl</twComp><twBEL>camera_conf_block/i2c_master0/resetn_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>230</twFanCnt><twDelInfo twEdge="twRising">7.315</twDelInfo><twComp>camera0/delay_sync/gen_delay[0].gen_input.latch_0/resetn_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y54.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>fifo_preview/fifo_B/rd_addr&lt;12&gt;</twComp><twBEL>fifo_preview/fifo_B/rd_addr_12</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>7.912</twRouteDel><twTotDel>8.756</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_preview/fifo_B/rd_addr_11 (SLICE_X20Y53.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.238</twSlack><twSrc BELType="FF">reset0/resetn_0</twSrc><twDest BELType="FF">fifo_preview/fifo_B/rd_addr_11</twDest><twTotPathDel>8.611</twTotPathDel><twClkSkew dest = "0.749" src = "0.782">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reset0/resetn_0</twSrc><twDest BELType='FF'>fifo_preview/fifo_B/rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X21Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>reset0/counter0&lt;0&gt;</twComp><twBEL>reset0/resetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y11.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>reset0/resetn_0</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y11.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>camera_conf_block/i2c_master0/scl</twComp><twBEL>camera_conf_block/i2c_master0/resetn_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>230</twFanCnt><twDelInfo twEdge="twRising">7.128</twDelInfo><twComp>camera0/delay_sync/gen_delay[0].gen_input.latch_0/resetn_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y53.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>fifo_preview/fifo_B/rd_addr&lt;11&gt;</twComp><twBEL>fifo_preview/fifo_B/rd_addr_11</twBEL></twPathDel><twLogDel>0.886</twLogDel><twRouteDel>7.725</twRouteDel><twTotDel>8.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sobel0/block0/lines0/Mram_RAM (RAMB8_X1Y13.ADDRAWRADDR8), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.297</twSlack><twSrc BELType="FF">harris_detector/sobel0/block0/delay_counter/Qp_4</twSrc><twDest BELType="RAM">sobel0/block0/lines0/Mram_RAM</twDest><twTotPathDel>0.307</twTotPathDel><twClkSkew dest = "0.071" src = "0.061">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>harris_detector/sobel0/block0/delay_counter/Qp_4</twSrc><twDest BELType='RAM'>sobel0/block0/lines0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X18Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>harris_detector/sobel0/block0/delay_counter/Qp&lt;5&gt;</twComp><twBEL>harris_detector/sobel0/block0/delay_counter/Qp_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.ADDRAWRADDR8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>harris_detector/sobel0/block0/delay_counter/Qp&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>sobel0/block0/lines0/Mram_RAM</twComp><twBEL>sobel0/block0/lines0/Mram_RAM</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sobel0/block0/lines0/Mram_RAM (RAMB8_X1Y13.DIADI10), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2</twSrc><twDest BELType="RAM">sobel0/block0/lines0/Mram_RAM</twDest><twTotPathDel>0.309</twTotPathDel><twClkSkew dest = "0.071" src = "0.066">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2</twSrc><twDest BELType='RAM'>sobel0/block0/lines0/Mram_RAM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X17Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;6&gt;</twComp><twBEL>sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_2</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y13.DIADI10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y13.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>sobel0/block0/lines0/Mram_RAM</twComp><twBEL>sobel0/block0/lines0/Mram_RAM</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_preview/fifo_B/dp_ram0/Mram_RAM2 (RAMB16_X1Y24.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">fifo_preview/fifo_B/wr_addr_6</twSrc><twDest BELType="RAM">fifo_preview/fifo_B/dp_ram0/Mram_RAM2</twDest><twTotPathDel>0.310</twTotPathDel><twClkSkew dest = "0.078" src = "0.073">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo_preview/fifo_B/wr_addr_6</twSrc><twDest BELType='RAM'>fifo_preview/fifo_B/dp_ram0/Mram_RAM2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twSrcClk><twPathDel><twSite>SLICE_X18Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo_preview/fifo_B/wr_addr&lt;7&gt;</twComp><twBEL>fifo_preview/fifo_B/wr_addr_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y24.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>fifo_preview/fifo_B/wr_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y24.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo_preview/fifo_B/dp_ram0/Mram_RAM2</twComp><twBEL>fifo_preview/fifo_B/dp_ram0/Mram_RAM2</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_96</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="85"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;
        TS_PER_CLK50 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="clk_96"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM1/CLKB" locationPin="RAMB16_X0Y16.CLKB" clockNet="clk_96"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA" logResource="harris_detector/gen_square_acc/ram_gradx/Mram_RAM2/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_96"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="89"><twConstRollup name="TS_PER_CLK50" fullName="TS_PER_CLK50 = PERIOD TIMEGRP &quot;clk50_grp&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="50.911" errors="0" errorRollup="90" items="0" itemsRollup="145202"/><twConstRollup name="TS_sys_clocks_gen_clkout1" fullName="TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout1&quot;         TS_PER_CLK50 / 0.48 HIGH 50%;" type="child" depth="1" requirement="41.667" prefType="period" actual="106.065" actualRollup="N/A" errors="90" errorRollup="0" items="4131" itemsRollup="0"/><twConstRollup name="TS_sys_clocks_gen_clkout2" fullName="TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP &quot;sys_clocks_gen_clkout2&quot;         TS_PER_CLK50 / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.921" actualRollup="N/A" errors="0" errorRollup="0" items="141071" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="90">1</twUnmetConstCnt><twDataSheet anchorID="91" twNameLen="15"><twClk2SUList anchorID="92" twDestWidth="8"><twDest>OSC_FPGA</twDest><twClk2SU><twSrc>OSC_FPGA</twSrc><twRiseRise>8.921</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="93" twDestWidth="11"><twDest>SYS_SPI_SCK</twDest><twClk2SU><twSrc>SYS_SPI_SCK</twSrc><twRiseRise>5.604</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="94"><twErrCnt>90</twErrCnt><twScore>145131</twScore><twSetupScore>145131</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>146061</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7942</twConnCnt></twConstCov><twStats anchorID="95"><twMinPer>106.065</twMinPer><twFootnote number="1" /><twMaxFreq>9.428</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Oct 30 03:42:31 2013 </twTimestamp></twFoot><twClientInfo anchorID="96"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 438 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
