

================================================================
== Vivado HLS Report for 'merge'
================================================================
* Date:           Wed Feb 28 22:51:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   59|    9|   59|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- MERGE_WHILE  |    2|   18|         2|          -|          -|  1 ~ 9 |    no    |
        |- MERGE_FOR1   |    0|   18|         2|          -|          -|  0 ~ 9 |    no    |
        |- MERGE_FOR2   |    0|   10|         2|          -|          -|  0 ~ 5 |    no    |
        |- MERGE_FOR3   |    4|   20|         2|          -|          -| 2 ~ 10 |    no    |
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     290|    322|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     128|     10|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     201|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     619|    547|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    |x_U    |merge_x  |        0|  128|  10|    10|   64|     1|          640|
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    |Total  |         |        0|  128|  10|    10|   64|     1|          640|
    +-------+---------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |i1_assign_fu_303_p2  |     +    |      0|  29|  13|           8|           1|
    |i2_2_fu_318_p2       |     +    |      0|  29|  13|           8|           1|
    |i2_fu_249_p2         |     +    |      0|  29|  13|           1|           8|
    |i_1_fu_281_p2        |     +    |      0|  29|  13|           8|           1|
    |i_5_fu_376_p2        |     +    |      0|  29|  13|           8|           1|
    |i_6_fu_365_p2        |     +    |      0|  29|  13|           8|           1|
    |i_7_fu_396_p2        |     +    |      0|  29|  13|           8|           1|
    |tmp_16_fu_343_p2     |     +    |      0|  29|  13|           8|           1|
    |tmp_21_fu_407_p2     |     +    |      0|  29|  13|           8|           1|
    |tmp_9_fu_359_p2      |     +    |      0|  29|  13|           8|           1|
    |tmp_12_fu_338_p2     |   icmp   |      0|   0|  32|          64|          64|
    |tmp_19_fu_391_p2     |   icmp   |      0|   0|  32|          64|          64|
    |tmp_1_fu_276_p2      |   icmp   |      0|   0|  32|          64|          64|
    |tmp_3_fu_292_p2      |   icmp   |      0|   0|  32|          64|          64|
    |tmp_6_fu_354_p2      |   icmp   |      0|   0|  32|          64|          64|
    |tmp_7_fu_297_p2      |   icmp   |      0|   0|  32|          64|          64|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 290| 322|         457|         401|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  50|          9|    1|          9|
    |arr_address0    |  21|          4|    4|         16|
    |arr_address1    |  15|          3|    4|         12|
    |i2_1_fu_58      |   9|          2|    8|         16|
    |i_2_reg_194     |   9|          2|    8|         16|
    |i_3_reg_214     |   9|          2|    8|         16|
    |i_4_reg_234     |   9|          2|    8|         16|
    |i_reg_173       |   9|          2|    8|         16|
    |p_0_fu_54       |   9|          2|    8|         16|
    |tmp_10_reg_185  |   9|          2|    8|         16|
    |tmp_17_reg_225  |   9|          2|    8|         16|
    |tmp_4_reg_205   |   9|          2|    8|         16|
    |x_address0      |  33|          6|    4|         24|
    |x_d0            |  15|          3|   64|        192|
    +----------------+----+-----------+-----+-----------+
    |Total           | 215|         43|  149|        397|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   8|   0|    8|          0|
    |i2_1_fu_58         |   8|   0|    8|          0|
    |i2_1_load_reg_457  |   8|   0|    8|          0|
    |i_1_reg_467        |   8|   0|    8|          0|
    |i_2_reg_194        |   8|   0|    8|          0|
    |i_3_reg_214        |   8|   0|    8|          0|
    |i_4_reg_234        |   8|   0|    8|          0|
    |i_7_reg_532        |   8|   0|    8|          0|
    |i_reg_173          |   8|   0|    8|          0|
    |p_0_fu_54          |   8|   0|    8|          0|
    |p_0_load_reg_451   |   8|   0|    8|          0|
    |tmp_10_reg_185     |   8|   0|    8|          0|
    |tmp_16_reg_496     |   8|   0|    8|          0|
    |tmp_17_reg_225     |   8|   0|    8|          0|
    |tmp_18_reg_524     |  64|   0|   64|          0|
    |tmp_1_reg_463      |   1|   0|    1|          0|
    |tmp_21_reg_542     |   8|   0|    8|          0|
    |tmp_4_reg_205      |   8|   0|    8|          0|
    |tmp_9_reg_509      |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 201|   0|  201|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     merge    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     merge    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     merge    | return value |
|i1            |  in |    8|   ap_none  |      i1      |    scalar    |
|f1            |  in |   64|   ap_none  |      f1      |    scalar    |
|f2            |  in |   64|   ap_none  |      f2      |    scalar    |
|arr_address0  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce0       | out |    1|  ap_memory |      arr     |     array    |
|arr_q0        |  in |   64|  ap_memory |      arr     |     array    |
|arr_address1  | out |    4|  ap_memory |      arr     |     array    |
|arr_ce1       | out |    1|  ap_memory |      arr     |     array    |
|arr_we1       | out |    1|  ap_memory |      arr     |     array    |
|arr_d1        | out |   64|  ap_memory |      arr     |     array    |
|arr_q1        |  in |   64|  ap_memory |      arr     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_1 & !tmp_3)
	4  / (tmp_1) | (tmp_3)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_1 & !tmp_12)
	6  / (tmp_1 & !tmp_6)
	7  / (!tmp_1 & tmp_12) | (tmp_1 & tmp_6)
5 --> 
	4  / true
6 --> 
	4  / true
7 --> 
	8  / (!tmp_19)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 3.91ns
ST_1: p_0 (6)  [1/1] 0.00ns
:0  %p_0 = alloca i8

ST_1: i2_1 (7)  [1/1] 0.00ns
:1  %i2_1 = alloca i8

ST_1: f2_read (8)  [1/1] 0.00ns
:2  %f2_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %f2)

ST_1: f1_read (9)  [1/1] 0.00ns
:3  %f1_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %f1)

ST_1: i1_read (10)  [1/1] 0.00ns
:4  %i1_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %i1)

ST_1: x (11)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:8
:5  %x = alloca [10 x i64], align 16

ST_1: tmp (12)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:9
:6  %tmp = trunc i64 %f1_read to i8

ST_1: i2 (13)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:9
:7  %i2 = add i8 1, %tmp

ST_1: StgValue_17 (14)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:9
:8  store i8 %i2, i8* %i2_1

ST_1: StgValue_18 (15)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:6
:9  store i8 %i1_read, i8* %p_0

ST_1: StgValue_19 (16)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:10  br label %1


 <State 2>: 3.73ns
ST_2: i (18)  [1/1] 0.00ns
:0  %i = phi i8 [ 0, %0 ], [ %i_1, %6 ]

ST_2: p_0_load (19)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:1  %p_0_load = load i8* %p_0

ST_2: i2_1_load (20)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:2  %i2_1_load = load i8* %i2_1

ST_2: tmp_s (21)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:3  %tmp_s = sext i8 %p_0_load to i64

ST_2: tmp_1 (22)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:4  %tmp_1 = icmp sgt i64 %tmp_s, %f1_read

ST_2: i_1 (23)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:5  %i_1 = add i8 %i, 1

ST_2: StgValue_26 (24)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:6  br i1 %tmp_1, label %.preheader.preheader, label %2

ST_2: tmp_2 (26)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:0  %tmp_2 = sext i8 %i2_1_load to i64

ST_2: tmp_3 (27)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:1  %tmp_3 = icmp sgt i64 %tmp_2, %f2_read

ST_2: StgValue_29 (28)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:13
:2  br i1 %tmp_3, label %.preheader3.preheader, label %3

ST_2: arr_addr_1 (33)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:3  %arr_addr_1 = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_s

ST_2: arr_load (34)  [2/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:4  %arr_load = load i64* %arr_addr_1, align 8

ST_2: arr_addr_2 (35)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:5  %arr_addr_2 = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_2

ST_2: arr_load_1 (36)  [2/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:6  %arr_load_1 = load i64* %arr_addr_2, align 8

ST_2: StgValue_34 (57)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
.preheader3.preheader:0  br label %.preheader3

ST_2: StgValue_35 (80)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
.preheader.preheader:0  br label %.preheader


 <State 3>: 6.05ns
ST_3: StgValue_36 (30)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:14
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

ST_3: tmp_23 (31)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:14
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_3: StgValue_38 (32)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 9, i32 5, [1 x i8]* @p_str1) nounwind

ST_3: arr_load (34)  [1/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:4  %arr_load = load i64* %arr_addr_1, align 8

ST_3: arr_load_1 (36)  [1/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:6  %arr_load_1 = load i64* %arr_addr_2, align 8

ST_3: tmp_7 (37)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:7  %tmp_7 = icmp sgt i64 %arr_load, %arr_load_1

ST_3: StgValue_42 (38)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:15
:8  br i1 %tmp_7, label %5, label %4

ST_3: i1_assign (40)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:0  %i1_assign = add i8 %p_0_load, 1

ST_3: tmp_14 (41)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:1  %tmp_14 = sext i8 %i to i64

ST_3: x_addr_2 (42)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:2  %x_addr_2 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %tmp_14

ST_3: StgValue_46 (43)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:3  store i64 %arr_load, i64* %x_addr_2, align 8

ST_3: StgValue_47 (44)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:4  store i8 %i1_assign, i8* %p_0

ST_3: StgValue_48 (45)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:16
:5  br label %6

ST_3: i2_2 (47)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:0  %i2_2 = add i8 %i2_1_load, 1

ST_3: tmp_13 (48)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:1  %tmp_13 = sext i8 %i to i64

ST_3: x_addr_1 (49)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:2  %x_addr_1 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %tmp_13

ST_3: StgValue_52 (50)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:3  store i64 %arr_load_1, i64* %x_addr_1, align 8

ST_3: StgValue_53 (51)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:18
:4  store i8 %i2_2, i8* %i2_1

ST_3: StgValue_54 (52)  [1/1] 0.00ns
:5  br label %6

ST_3: empty (54)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:19
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_23)

ST_3: StgValue_56 (55)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:19
:1  br label %1


 <State 4>: 3.73ns
ST_4: tmp_10 (59)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
.preheader3:0  %tmp_10 = phi i8 [ %tmp_16, %7 ], [ %p_0_load, %.preheader3.preheader ]

ST_4: i_2 (60)  [1/1] 0.00ns
.preheader3:1  %i_2 = phi i8 [ %i_6, %7 ], [ %i, %.preheader3.preheader ]

ST_4: tmp_11 (61)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
.preheader3:2  %tmp_11 = sext i8 %tmp_10 to i64

ST_4: tmp_12 (62)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
.preheader3:3  %tmp_12 = icmp sgt i64 %tmp_11, %f1_read

ST_4: StgValue_61 (63)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
.preheader3:4  br i1 %tmp_12, label %.loopexit.loopexit13, label %7

ST_4: arr_addr_3 (68)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:3  %arr_addr_3 = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_11

ST_4: arr_load_3 (69)  [2/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:4  %arr_load_3 = load i64* %arr_addr_3, align 8

ST_4: tmp_16 (75)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:10  %tmp_16 = add i8 %tmp_10, 1

ST_4: StgValue_65 (78)  [1/1] 0.00ns
.loopexit.loopexit13:0  br label %.loopexit

ST_4: tmp_4 (82)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
.preheader:0  %tmp_4 = phi i8 [ %tmp_9, %8 ], [ %i2_1_load, %.preheader.preheader ]

ST_4: i_3 (83)  [1/1] 0.00ns
.preheader:1  %i_3 = phi i8 [ %i_5, %8 ], [ %i, %.preheader.preheader ]

ST_4: tmp_5 (84)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
.preheader:2  %tmp_5 = sext i8 %tmp_4 to i64

ST_4: tmp_6 (85)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
.preheader:3  %tmp_6 = icmp sgt i64 %tmp_5, %f2_read

ST_4: StgValue_70 (86)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
.preheader:4  br i1 %tmp_6, label %.loopexit.loopexit, label %8

ST_4: arr_addr (91)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:3  %arr_addr = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_5

ST_4: arr_load_2 (92)  [2/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:4  %arr_load_2 = load i64* %arr_addr, align 8

ST_4: tmp_9 (98)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:10  %tmp_9 = add i8 %tmp_4, 1

ST_4: StgValue_74 (101)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_4: StgValue_75 (103)  [1/1] 1.59ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
.loopexit:0  br label %9


 <State 5>: 4.64ns
ST_5: StgValue_76 (65)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

ST_5: tmp_24 (66)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

ST_5: StgValue_78 (67)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:26
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 9, i32 4, [1 x i8]* @p_str1) nounwind

ST_5: arr_load_3 (69)  [1/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:4  %arr_load_3 = load i64* %arr_addr_3, align 8

ST_5: i_6 (70)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:5  %i_6 = add i8 %i_2, 1

ST_5: tmp_15 (71)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:6  %tmp_15 = sext i8 %i_2 to i64

ST_5: x_addr_3 (72)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:7  %x_addr_3 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %tmp_15

ST_5: StgValue_83 (73)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:8  store i64 %arr_load_3, i64* %x_addr_3, align 8

ST_5: empty_4 (74)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:25
:9  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_24)

ST_5: StgValue_85 (76)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:24
:11  br label %.preheader3


 <State 6>: 4.64ns
ST_6: StgValue_86 (88)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind

ST_6: tmp_22 (89)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)

ST_6: StgValue_88 (90)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:31
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 5, i32 2, [1 x i8]* @p_str1) nounwind

ST_6: arr_load_2 (92)  [1/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:4  %arr_load_2 = load i64* %arr_addr, align 8

ST_6: i_5 (93)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:5  %i_5 = add i8 %i_3, 1

ST_6: tmp_8 (94)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:6  %tmp_8 = sext i8 %i_3 to i64

ST_6: x_addr (95)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:7  %x_addr = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %tmp_8

ST_6: StgValue_93 (96)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:8  store i64 %arr_load_2, i64* %x_addr, align 8

ST_6: empty_5 (97)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:30
:9  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_22)

ST_6: StgValue_95 (99)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:29
:11  br label %.preheader


 <State 7>: 3.73ns
ST_7: tmp_17 (105)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:0  %tmp_17 = phi i8 [ %i1_read, %.loopexit ], [ %tmp_21, %10 ]

ST_7: i_4 (106)  [1/1] 0.00ns
:1  %i_4 = phi i8 [ 0, %.loopexit ], [ %i_7, %10 ]

ST_7: tmp_18 (107)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:2  %tmp_18 = sext i8 %tmp_17 to i64

ST_7: tmp_19 (108)  [1/1] 3.73ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:3  %tmp_19 = icmp sgt i64 %tmp_18, %f2_read

ST_7: i_7 (109)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:4  %i_7 = add i8 %i_4, 1

ST_7: StgValue_101 (110)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:5  br i1 %tmp_19, label %11, label %10

ST_7: tmp_20 (115)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:3  %tmp_20 = sext i8 %i_4 to i64

ST_7: x_addr_4 (116)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:4  %x_addr_4 = getelementptr inbounds [10 x i64]* %x, i64 0, i64 %tmp_20

ST_7: x_load (117)  [2/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:5  %x_load = load i64* %x_addr_4, align 8

ST_7: tmp_21 (121)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:9  %tmp_21 = add i8 %tmp_17, 1

ST_7: StgValue_106 (124)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:0  store i8 %tmp_17, i8* @h, align 1

ST_7: StgValue_107 (125)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:36
:1  ret void


 <State 8>: 4.64ns
ST_8: StgValue_108 (112)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_8: tmp_25 (113)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4)

ST_8: StgValue_110 (114)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:36
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 10, i32 5, [1 x i8]* @p_str1) nounwind

ST_8: x_load (117)  [1/2] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:5  %x_load = load i64* %x_addr_4, align 8

ST_8: arr_addr_4 (118)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:6  %arr_addr_4 = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_18

ST_8: StgValue_113 (119)  [1/1] 2.32ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:7  store i64 %x_load, i64* %arr_addr_4, align 8

ST_8: empty_6 (120)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:35
:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_25)

ST_8: StgValue_115 (122)  [1/1] 0.00ns  loc: RTL_mergesort.prj/solution1/mergesort.c:34
:10  br label %9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ h]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0          (alloca           ) [ 011100000]
i2_1         (alloca           ) [ 011100000]
f2_read      (read             ) [ 001111111]
f1_read      (read             ) [ 001111100]
i1_read      (read             ) [ 001111111]
x            (alloca           ) [ 001111111]
tmp          (trunc            ) [ 000000000]
i2           (add              ) [ 000000000]
StgValue_17  (store            ) [ 000000000]
StgValue_18  (store            ) [ 000000000]
StgValue_19  (br               ) [ 011100000]
i            (phi              ) [ 001111100]
p_0_load     (load             ) [ 001111100]
i2_1_load    (load             ) [ 001111100]
tmp_s        (sext             ) [ 000000000]
tmp_1        (icmp             ) [ 001111100]
i_1          (add              ) [ 011100000]
StgValue_26  (br               ) [ 000000000]
tmp_2        (sext             ) [ 000000000]
tmp_3        (icmp             ) [ 001100000]
StgValue_29  (br               ) [ 000000000]
arr_addr_1   (getelementptr    ) [ 000100000]
arr_addr_2   (getelementptr    ) [ 000100000]
StgValue_34  (br               ) [ 001111100]
StgValue_35  (br               ) [ 001111100]
StgValue_36  (specloopname     ) [ 000000000]
tmp_23       (specregionbegin  ) [ 000000000]
StgValue_38  (speclooptripcount) [ 000000000]
arr_load     (load             ) [ 000000000]
arr_load_1   (load             ) [ 000000000]
tmp_7        (icmp             ) [ 001100000]
StgValue_42  (br               ) [ 000000000]
i1_assign    (add              ) [ 000000000]
tmp_14       (sext             ) [ 000000000]
x_addr_2     (getelementptr    ) [ 000000000]
StgValue_46  (store            ) [ 000000000]
StgValue_47  (store            ) [ 000000000]
StgValue_48  (br               ) [ 000000000]
i2_2         (add              ) [ 000000000]
tmp_13       (sext             ) [ 000000000]
x_addr_1     (getelementptr    ) [ 000000000]
StgValue_52  (store            ) [ 000000000]
StgValue_53  (store            ) [ 000000000]
StgValue_54  (br               ) [ 000000000]
empty        (specregionend    ) [ 000000000]
StgValue_56  (br               ) [ 011100000]
tmp_10       (phi              ) [ 000010000]
i_2          (phi              ) [ 000011100]
tmp_11       (sext             ) [ 000000000]
tmp_12       (icmp             ) [ 000011100]
StgValue_61  (br               ) [ 000000000]
arr_addr_3   (getelementptr    ) [ 000001000]
tmp_16       (add              ) [ 001011100]
StgValue_65  (br               ) [ 000000000]
tmp_4        (phi              ) [ 000010000]
i_3          (phi              ) [ 000011100]
tmp_5        (sext             ) [ 000000000]
tmp_6        (icmp             ) [ 000011100]
StgValue_70  (br               ) [ 000000000]
arr_addr     (getelementptr    ) [ 000000100]
tmp_9        (add              ) [ 001011100]
StgValue_74  (br               ) [ 000000000]
StgValue_75  (br               ) [ 000011111]
StgValue_76  (specloopname     ) [ 000000000]
tmp_24       (specregionbegin  ) [ 000000000]
StgValue_78  (speclooptripcount) [ 000000000]
arr_load_3   (load             ) [ 000000000]
i_6          (add              ) [ 001011100]
tmp_15       (sext             ) [ 000000000]
x_addr_3     (getelementptr    ) [ 000000000]
StgValue_83  (store            ) [ 000000000]
empty_4      (specregionend    ) [ 000000000]
StgValue_85  (br               ) [ 001011100]
StgValue_86  (specloopname     ) [ 000000000]
tmp_22       (specregionbegin  ) [ 000000000]
StgValue_88  (speclooptripcount) [ 000000000]
arr_load_2   (load             ) [ 000000000]
i_5          (add              ) [ 001011100]
tmp_8        (sext             ) [ 000000000]
x_addr       (getelementptr    ) [ 000000000]
StgValue_93  (store            ) [ 000000000]
empty_5      (specregionend    ) [ 000000000]
StgValue_95  (br               ) [ 001011100]
tmp_17       (phi              ) [ 000000010]
i_4          (phi              ) [ 000000010]
tmp_18       (sext             ) [ 000000001]
tmp_19       (icmp             ) [ 000000011]
i_7          (add              ) [ 000010011]
StgValue_101 (br               ) [ 000000000]
tmp_20       (sext             ) [ 000000000]
x_addr_4     (getelementptr    ) [ 000000001]
tmp_21       (add              ) [ 000010011]
StgValue_106 (store            ) [ 000000000]
StgValue_107 (ret              ) [ 000000000]
StgValue_108 (specloopname     ) [ 000000000]
tmp_25       (specregionbegin  ) [ 000000000]
StgValue_110 (speclooptripcount) [ 000000000]
x_load       (load             ) [ 000000000]
arr_addr_4   (getelementptr    ) [ 000000000]
StgValue_113 (store            ) [ 000000000]
empty_6      (specregionend    ) [ 000000000]
StgValue_115 (br               ) [ 000010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_0_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i2_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="f2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="f1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="arr_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="103" dir="0" index="3" bw="4" slack="0"/>
<pin id="104" dir="0" index="4" bw="64" slack="0"/>
<pin id="94" dir="1" index="2" bw="64" slack="0"/>
<pin id="105" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/2 arr_load_1/2 arr_load_3/4 arr_load_2/4 StgValue_113/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arr_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_2/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="x_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_2/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_46/3 StgValue_52/3 StgValue_83/5 StgValue_93/6 x_load/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="x_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="arr_addr_3_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_3/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="arr_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_addr_3_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_3/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_4/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arr_addr_4_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="1"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_4/8 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_10_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_10_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="8" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_2_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_2_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="8" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_4_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_4_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="8" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_3_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="8" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_17_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_17_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="3"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_4_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_4_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="StgValue_17_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="StgValue_18_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_0_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_load/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i2_1_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_1_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="1"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i1_assign_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_assign/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_14_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="StgValue_47_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="2"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i2_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_2/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_13_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="StgValue_53_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="2"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_11_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_12_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="2"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_16_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="2"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_6_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="1"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_15_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="i_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_18_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_19_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="3"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="i_7_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_20_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_21_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="StgValue_106_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/7 "/>
</bind>
</comp>

<comp id="419" class="1005" name="p_0_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="426" class="1005" name="i2_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="f2_read_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f2_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="f1_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="f1_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="i1_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="3"/>
<pin id="448" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="i1_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="p_0_load_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="i2_1_load_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="1"/>
<pin id="459" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i2_1_load "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="i_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="arr_addr_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="1"/>
<pin id="477" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="arr_addr_2_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="arr_addr_3_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="1"/>
<pin id="493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_16_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="504" class="1005" name="arr_addr_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_9_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_6_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="519" class="1005" name="i_5_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_18_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="532" class="1005" name="i_7_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="537" class="1005" name="x_addr_4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_4 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_21_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="3"/><net_sink comp="91" pin=3"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="91" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="91" pin="5"/><net_sink comp="113" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="157" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="113" pin="2"/><net_sink comp="91" pin=4"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="91" pin=3"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="203"><net_src comp="173" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="223"><net_src comp="173" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="72" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="78" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="177" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="268" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="91" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="91" pin="5"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="173" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="317"><net_src comp="303" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="173" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="332"><net_src comp="318" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="188" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="188" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="18" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="208" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="208" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="194" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="18" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="194" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="380"><net_src comp="214" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="214" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="390"><net_src comp="228" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="238" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="18" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="238" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="411"><net_src comp="228" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="18" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="228" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="8" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="54" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="429"><net_src comp="58" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="436"><net_src comp="66" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="443"><net_src comp="72" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="449"><net_src comp="78" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="454"><net_src comp="265" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="460"><net_src comp="268" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="466"><net_src comp="276" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="281" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="478"><net_src comp="84" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="483"><net_src comp="96" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="91" pin=3"/></net>

<net id="494"><net_src comp="127" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="499"><net_src comp="343" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="507"><net_src comp="135" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="512"><net_src comp="359" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="517"><net_src comp="365" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="522"><net_src comp="376" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="527"><net_src comp="387" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="535"><net_src comp="396" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="540"><net_src comp="157" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="545"><net_src comp="407" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="228" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr | {8 }
	Port: h | {7 }
 - Input state : 
	Port: merge : i1 | {1 }
	Port: merge : f1 | {1 }
	Port: merge : f2 | {1 }
	Port: merge : arr | {2 3 4 5 6 }
	Port: merge : h | {}
  - Chain level:
	State 1
		i2 : 1
		StgValue_17 : 2
	State 2
		tmp_s : 1
		tmp_1 : 2
		i_1 : 1
		StgValue_26 : 3
		tmp_2 : 1
		tmp_3 : 2
		StgValue_29 : 3
		arr_addr_1 : 2
		arr_load : 3
		arr_addr_2 : 2
		arr_load_1 : 3
	State 3
		tmp_7 : 1
		StgValue_42 : 2
		x_addr_2 : 1
		StgValue_46 : 2
		StgValue_47 : 1
		x_addr_1 : 1
		StgValue_52 : 2
		StgValue_53 : 1
		empty : 1
	State 4
		tmp_11 : 1
		tmp_12 : 2
		StgValue_61 : 3
		arr_addr_3 : 2
		arr_load_3 : 3
		tmp_16 : 1
		tmp_5 : 1
		tmp_6 : 2
		StgValue_70 : 3
		arr_addr : 2
		arr_load_2 : 3
		tmp_9 : 1
	State 5
		x_addr_3 : 1
		StgValue_83 : 2
		empty_4 : 1
	State 6
		x_addr : 1
		StgValue_93 : 2
		empty_5 : 1
	State 7
		tmp_18 : 1
		tmp_19 : 2
		i_7 : 1
		StgValue_101 : 3
		tmp_20 : 1
		x_addr_4 : 2
		x_load : 3
		tmp_21 : 1
		StgValue_106 : 1
	State 8
		StgValue_113 : 1
		empty_6 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      i2_fu_249     |    29   |    13   |
|          |     i_1_fu_281     |    29   |    13   |
|          |  i1_assign_fu_303  |    29   |    13   |
|          |     i2_2_fu_318    |    29   |    13   |
|    add   |    tmp_16_fu_343   |    29   |    13   |
|          |    tmp_9_fu_359    |    29   |    13   |
|          |     i_6_fu_365     |    29   |    13   |
|          |     i_5_fu_376     |    29   |    13   |
|          |     i_7_fu_396     |    29   |    13   |
|          |    tmp_21_fu_407   |    29   |    13   |
|----------|--------------------|---------|---------|
|          |    tmp_1_fu_276    |    0    |    32   |
|          |    tmp_3_fu_292    |    0    |    32   |
|   icmp   |    tmp_7_fu_297    |    0    |    32   |
|          |    tmp_12_fu_338   |    0    |    32   |
|          |    tmp_6_fu_354    |    0    |    32   |
|          |    tmp_19_fu_391   |    0    |    32   |
|----------|--------------------|---------|---------|
|          | f2_read_read_fu_66 |    0    |    0    |
|   read   | f1_read_read_fu_72 |    0    |    0    |
|          | i1_read_read_fu_78 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |     tmp_fu_245     |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_s_fu_271    |    0    |    0    |
|          |    tmp_2_fu_287    |    0    |    0    |
|          |    tmp_14_fu_308   |    0    |    0    |
|          |    tmp_13_fu_323   |    0    |    0    |
|   sext   |    tmp_11_fu_333   |    0    |    0    |
|          |    tmp_5_fu_349    |    0    |    0    |
|          |    tmp_15_fu_371   |    0    |    0    |
|          |    tmp_8_fu_382    |    0    |    0    |
|          |    tmp_18_fu_387   |    0    |    0    |
|          |    tmp_20_fu_402   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   290   |   322   |
|----------|--------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  x |    0   |   128  |   10   |
+----+--------+--------+--------+
|Total|    0   |   128  |   10   |
+----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|arr_addr_1_reg_475|    4   |
|arr_addr_2_reg_480|    4   |
|arr_addr_3_reg_491|    4   |
| arr_addr_reg_504 |    4   |
|  f1_read_reg_440 |   64   |
|  f2_read_reg_433 |   64   |
|  i1_read_reg_446 |    8   |
| i2_1_load_reg_457|    8   |
|   i2_1_reg_426   |    8   |
|    i_1_reg_467   |    8   |
|    i_2_reg_194   |    8   |
|    i_3_reg_214   |    8   |
|    i_4_reg_234   |    8   |
|    i_5_reg_519   |    8   |
|    i_6_reg_514   |    8   |
|    i_7_reg_532   |    8   |
|     i_reg_173    |    8   |
| p_0_load_reg_451 |    8   |
|    p_0_reg_419   |    8   |
|  tmp_10_reg_185  |    8   |
|  tmp_16_reg_496  |    8   |
|  tmp_17_reg_225  |    8   |
|  tmp_18_reg_524  |   64   |
|   tmp_1_reg_463  |    1   |
|  tmp_21_reg_542  |    8   |
|   tmp_4_reg_205  |    8   |
|   tmp_9_reg_509  |    8   |
| x_addr_4_reg_537 |    4   |
+------------------+--------+
|       Total      |   365  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_91 |  p3  |   3  |   4  |   12   ||    15   |
| grp_access_fu_113 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_113 |  p1  |   2  |  64  |   128  ||    9    |
|     i_reg_173     |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  ||  9.605  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   290  |   322  |
|   Memory  |    0   |    -   |   128  |   10   |
|Multiplexer|    -   |    9   |    -   |   99   |
|  Register |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   783  |   431  |
+-----------+--------+--------+--------+--------+
