

================================================================
== Vivado HLS Report for 'image_filter_CvtColor'
================================================================
* Date:           Wed Mar 30 11:12:48 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2082241|    1|  2082241|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2082240| 3 ~ 1928 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1925|         7|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     71|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|     141|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     141|     96|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |              Instance              |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |image_filter_mul_8ns_22ns_30_3_U44  |image_filter_mul_8ns_22ns_30_3  |        0|      1|  0|   0|
    |image_filter_mul_8ns_24ns_31_3_U43  |image_filter_mul_8ns_24ns_31_3  |        0|      1|  0|   0|
    |image_filter_mul_8ns_25ns_32_3_U45  |image_filter_mul_8ns_25ns_32_3  |        0|      1|  0|   0|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |Total                               |                                |        0|      3|  0|   0|
    +------------------------------------+--------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_165_p2                   |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_180_p2                   |     +    |      0|  0|  11|          11|           1|
    |p_Val2_4_fu_262_p2              |     +    |      0|  0|   8|           8|           8|
    |p_dst_data_stream_V_din         |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_102                  |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_160_p2             |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_175_p2              |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_86                   |    or    |      0|  0|   1|           1|           1|
    |not_carry_fu_281_p2             |    or    |      0|  0|   1|           1|           1|
    |p_Result_2_i_i_i_not_fu_276_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  71|          59|          47|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it6  |   1|          2|    1|          2|
    |i_reg_133              |  11|          2|   11|         22|
    |j_reg_144              |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         11|   24|         51|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_reg_ppiten_pp0_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_11_reg_327_pp0_it2  |   8|   0|    8|          0|
    |exitcond_reg_313                     |   1|   0|    1|          0|
    |i_1_reg_308                          |  11|   0|   11|          0|
    |i_reg_133                            |  11|   0|   11|          0|
    |j_reg_144                            |  11|   0|   11|          0|
    |p_Val2_4_reg_362                     |   8|   0|    8|          0|
    |r_V_4_i_reg_347                      |  31|   0|   31|          0|
    |tmp_10_reg_322                       |   8|   0|    8|          0|
    |tmp_11_reg_327                       |   8|   0|    8|          0|
    |tmp_7_reg_357                        |   1|   0|    1|          0|
    |tmp_8_reg_367                        |   1|   0|    1|          0|
    |tmp_i_cast_reg_352                   |  31|   0|   32|          1|
    |exitcond_reg_313                     |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 141|   1|  143|          1|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | image_filter_CvtColor | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | image_filter_CvtColor | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | image_filter_CvtColor | return value |
|ap_done                        | out |    1| ap_ctrl_hs | image_filter_CvtColor | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | image_filter_CvtColor | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | image_filter_CvtColor | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |   p_src_rows_V_read   |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |   p_src_cols_V_read   |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_V_din        | out |    8|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_full_n     |  in |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_write      | out |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	10  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_11 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str164, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str165, [1 x i8]* @str165, [8 x i8]* @str164)

ST_1: stg_12 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str141, [1 x i8]* @str141, [8 x i8]* @str140)

ST_1: stg_13 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @str136, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str137, [1 x i8]* @str137, [8 x i8]* @str136)

ST_1: stg_14 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str133, [1 x i8]* @str133, [8 x i8]* @str132)

ST_1: p_src_cols_V_read_1 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:4  %p_src_cols_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_1 [1/1] 0.00ns
ap_fixed_base.exit27.i.i:5  %p_src_rows_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: stg_17 [1/1] 1.57ns
ap_fixed_base.exit27.i.i:6  br label %.preheader


 <State 2>: 2.14ns
ST_2: i [1/1] 0.00ns
.preheader:0  %i = phi i11 [ %i_1, %2 ], [ 0, %ap_fixed_base.exit27.i.i ]

ST_2: i_cast [1/1] 0.00ns
.preheader:1  %i_cast = zext i11 %i to i12

ST_2: exitcond2 [1/1] 2.14ns
.preheader:2  %exitcond2 = icmp eq i12 %i_cast, %p_src_rows_V_read_1

ST_2: stg_21 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_1 [1/1] 1.84ns
.preheader:4  %i_1 = add i11 %i, 1

ST_2: stg_23 [1/1] 0.00ns
.preheader:5  br i1 %exitcond2, label %3, label %0

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1813) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1813)

ST_2: stg_26 [1/1] 1.57ns
:2  br label %1

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.14ns
ST_3: j [1/1] 0.00ns
:0  %j = phi i11 [ 0, %0 ], [ %j_1, %"operator>>.exit_ifconv" ]

ST_3: j_cast [1/1] 0.00ns
:1  %j_cast = zext i11 %j to i12

ST_3: exitcond [1/1] 2.14ns
:2  %exitcond = icmp eq i12 %j_cast, %p_src_cols_V_read_1

ST_3: stg_31 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_1 [1/1] 1.84ns
:4  %j_1 = add i11 %j, 1

ST_3: stg_33 [1/1] 0.00ns
:5  br i1 %exitcond, label %2, label %"operator>>.exit_ifconv"


 <State 4>: 5.59ns
ST_4: tmp_2 [1/1] 0.00ns
operator>>.exit_ifconv:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1818)

ST_4: stg_35 [1/1] 0.00ns
operator>>.exit_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_10 [1/1] 1.70ns
operator>>.exit_ifconv:5  %tmp_10 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_11 [1/1] 1.70ns
operator>>.exit_ifconv:6  %tmp_11 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_12 [1/1] 1.70ns
operator>>.exit_ifconv:7  %tmp_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1818, i32 %tmp_2)

ST_4: OP2_V_2_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:13  %OP2_V_2_i_cast = zext i8 %tmp_12 to i31

ST_4: r_V_4_i [3/3] 3.89ns
operator>>.exit_ifconv:14  %r_V_4_i = mul i31 %OP2_V_2_i_cast, 5016387


 <State 5>: 3.89ns
ST_5: OP2_V_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:9  %OP2_V_i_cast = zext i8 %tmp_10 to i30

ST_5: r_V [3/3] 1.05ns
operator>>.exit_ifconv:10  %r_V = mul i30 %OP2_V_i_cast, 1912602

ST_5: r_V_4_i [2/3] 3.89ns
operator>>.exit_ifconv:14  %r_V_4_i = mul i31 %OP2_V_2_i_cast, 5016387


 <State 6>: 3.89ns
ST_6: r_V [2/3] 1.05ns
operator>>.exit_ifconv:10  %r_V = mul i30 %OP2_V_i_cast, 1912602

ST_6: OP2_V_1_i [1/1] 0.00ns
operator>>.exit_ifconv:11  %OP2_V_1_i = zext i8 %tmp_11 to i32

ST_6: r_V_3_i [3/3] 1.05ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i32 %OP2_V_1_i, 9848225

ST_6: r_V_4_i [1/3] 3.89ns
operator>>.exit_ifconv:14  %r_V_4_i = mul i31 %OP2_V_2_i_cast, 5016387


 <State 7>: 3.02ns
ST_7: r_V [1/3] 0.00ns
operator>>.exit_ifconv:10  %r_V = mul i30 %OP2_V_i_cast, 1912602

ST_7: r_V_3_i [2/3] 1.05ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i32 %OP2_V_1_i, 9848225

ST_7: tmp1_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:15  %tmp1_i_cast = zext i30 %r_V to i31

ST_7: p_Val2_1 [1/1] 3.02ns
operator>>.exit_ifconv:16  %p_Val2_1 = add i31 %r_V_4_i, %tmp1_i_cast

ST_7: tmp_i_cast [1/1] 0.00ns
operator>>.exit_ifconv:17  %tmp_i_cast = zext i31 %p_Val2_1 to i32


 <State 8>: 4.74ns
ST_8: r_V_3_i [1/3] 0.00ns
operator>>.exit_ifconv:12  %r_V_3_i = mul i32 %OP2_V_1_i, 9848225

ST_8: r_V_1 [1/1] 3.02ns
operator>>.exit_ifconv:18  %r_V_1 = add i32 %r_V_3_i, %tmp_i_cast

ST_8: p_Val2_3 [1/1] 0.00ns
operator>>.exit_ifconv:19  %p_Val2_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %r_V_1, i32 24, i32 31)

ST_8: tmp [1/1] 0.00ns
operator>>.exit_ifconv:20  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_1, i32 23)

ST_8: tmp_3_i_i_i [1/1] 0.00ns
operator>>.exit_ifconv:21  %tmp_3_i_i_i = zext i1 %tmp to i8

ST_8: tmp_7 [1/1] 0.00ns
operator>>.exit_ifconv:22  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_1, i32 31)

ST_8: p_Val2_4 [1/1] 1.72ns
operator>>.exit_ifconv:23  %p_Val2_4 = add i8 %p_Val2_3, %tmp_3_i_i_i

ST_8: tmp_8 [1/1] 0.00ns
operator>>.exit_ifconv:24  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)


 <State 9>: 5.81ns
ST_9: stg_62 [1/1] 0.00ns
operator>>.exit_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1814) nounwind

ST_9: tmp_1 [1/1] 0.00ns
operator>>.exit_ifconv:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1814)

ST_9: stg_64 [1/1] 0.00ns
operator>>.exit_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_9: p_Result_2_i_i_i_not [1/1] 1.37ns
operator>>.exit_ifconv:25  %p_Result_2_i_i_i_not = xor i1 %tmp_7, true

ST_9: not_carry [1/1] 1.37ns
operator>>.exit_ifconv:26  %not_carry = or i1 %tmp_8, %p_Result_2_i_i_i_not

ST_9: p_Val2_s [1/1] 1.37ns
operator>>.exit_ifconv:27  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_4, i8 -1

ST_9: tmp_3 [1/1] 0.00ns
operator>>.exit_ifconv:28  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

ST_9: stg_69 [1/1] 0.00ns
operator>>.exit_ifconv:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_9: stg_70 [1/1] 1.70ns
operator>>.exit_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_9: empty_40 [1/1] 0.00ns
operator>>.exit_ifconv:31  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_3)

ST_9: empty_41 [1/1] 0.00ns
operator>>.exit_ifconv:32  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1814, i32 %tmp_1)

ST_9: stg_73 [1/1] 0.00ns
operator>>.exit_ifconv:33  br label %1


 <State 10>: 0.00ns
ST_10: empty_42 [1/1] 0.00ns
:0  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1813, i32 %tmp_s)

ST_10: stg_75 [1/1] 0.00ns
:1  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10763dd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x107643a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10764970; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10764f40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10765ae0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10766230; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11               (specinterface    ) [ 00000000000]
stg_12               (specinterface    ) [ 00000000000]
stg_13               (specinterface    ) [ 00000000000]
stg_14               (specinterface    ) [ 00000000000]
p_src_cols_V_read_1  (read             ) [ 00111111111]
p_src_rows_V_read_1  (read             ) [ 00111111111]
stg_17               (br               ) [ 01111111111]
i                    (phi              ) [ 00100000000]
i_cast               (zext             ) [ 00000000000]
exitcond2            (icmp             ) [ 00111111111]
stg_21               (speclooptripcount) [ 00000000000]
i_1                  (add              ) [ 01111111111]
stg_23               (br               ) [ 00000000000]
stg_24               (specloopname     ) [ 00000000000]
tmp_s                (specregionbegin  ) [ 00011111111]
stg_26               (br               ) [ 00111111111]
stg_27               (ret              ) [ 00000000000]
j                    (phi              ) [ 00010000000]
j_cast               (zext             ) [ 00000000000]
exitcond             (icmp             ) [ 00111111111]
stg_31               (speclooptripcount) [ 00000000000]
j_1                  (add              ) [ 00111111111]
stg_33               (br               ) [ 00000000000]
tmp_2                (specregionbegin  ) [ 00000000000]
stg_35               (specprotocol     ) [ 00000000000]
tmp_10               (read             ) [ 00010100000]
tmp_11               (read             ) [ 00010110000]
tmp_12               (read             ) [ 00000000000]
empty                (specregionend    ) [ 00000000000]
OP2_V_2_i_cast       (zext             ) [ 00010110000]
OP2_V_i_cast         (zext             ) [ 00010011000]
OP2_V_1_i            (zext             ) [ 00010001100]
r_V_4_i              (mul              ) [ 00010001000]
r_V                  (mul              ) [ 00000000000]
tmp1_i_cast          (zext             ) [ 00000000000]
p_Val2_1             (add              ) [ 00000000000]
tmp_i_cast           (zext             ) [ 00010000100]
r_V_3_i              (mul              ) [ 00000000000]
r_V_1                (add              ) [ 00000000000]
p_Val2_3             (partselect       ) [ 00000000000]
tmp                  (bitselect        ) [ 00000000000]
tmp_3_i_i_i          (zext             ) [ 00000000000]
tmp_7                (bitselect        ) [ 00010000010]
p_Val2_4             (add              ) [ 00010000010]
tmp_8                (bitselect        ) [ 00010000010]
stg_62               (specloopname     ) [ 00000000000]
tmp_1                (specregionbegin  ) [ 00000000000]
stg_64               (specpipeline     ) [ 00000000000]
p_Result_2_i_i_i_not (xor              ) [ 00000000000]
not_carry            (or               ) [ 00000000000]
p_Val2_s             (select           ) [ 00000000000]
tmp_3                (specregionbegin  ) [ 00000000000]
stg_69               (specprotocol     ) [ 00000000000]
stg_70               (write            ) [ 00000000000]
empty_40             (specregionend    ) [ 00000000000]
empty_41             (specregionend    ) [ 00000000000]
stg_73               (br               ) [ 00111111111]
empty_42             (specregionend    ) [ 00000000000]
stg_75               (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str164"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str165"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str141"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str136"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1818"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1828"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="p_src_cols_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="0" index="1" bw="12" slack="0"/>
<pin id="99" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_src_rows_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_10_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_11_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_12_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stg_70_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_70/9 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="1"/>
<pin id="135" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="1"/>
<pin id="146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="11" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="12" slack="1"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="2"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="OP2_V_2_i_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_i_cast/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4_i/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="OP2_V_i_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_i_cast/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="22" slack="0"/>
<pin id="202" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="OP2_V_1_i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_i/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="25" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_i/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp1_i_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="30" slack="0"/>
<pin id="216" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_i_cast/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Val2_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="31" slack="1"/>
<pin id="220" dir="0" index="1" bw="30" slack="0"/>
<pin id="221" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_i_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_V_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="31" slack="1"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Val2_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_3_i_i_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i_i/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Val2_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_2_i_i_i_not_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_2_i_i_i_not/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="not_carry_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry/9 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Val2_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/9 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_src_cols_V_read_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="2"/>
<pin id="296" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_read_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_src_rows_V_read_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_read_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="exitcond2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="exitcond_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_10_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_11_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="2"/>
<pin id="329" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="332" class="1005" name="OP2_V_2_i_cast_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="1"/>
<pin id="334" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2_i_cast "/>
</bind>
</comp>

<comp id="337" class="1005" name="OP2_V_i_cast_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="30" slack="1"/>
<pin id="339" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_i_cast "/>
</bind>
</comp>

<comp id="342" class="1005" name="OP2_V_1_i_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1_i "/>
</bind>
</comp>

<comp id="347" class="1005" name="r_V_4_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="31" slack="1"/>
<pin id="349" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4_i "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_i_cast_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_7_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="362" class="1005" name="p_Val2_4_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_8_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="94" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="137" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="137" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="148" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="148" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="199" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="208" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="72" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="247"><net_src comp="74" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="227" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="74" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="227" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="72" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="232" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="78" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="80" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="88" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="90" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="297"><net_src comp="96" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="302"><net_src comp="102" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="307"><net_src comp="160" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="165" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="316"><net_src comp="175" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="180" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="325"><net_src comp="108" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="330"><net_src comp="114" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="335"><net_src comp="186" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="340"><net_src comp="196" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="345"><net_src comp="205" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="350"><net_src comp="190" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="355"><net_src comp="223" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="360"><net_src comp="254" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="365"><net_src comp="262" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="370"><net_src comp="268" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="281" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_0_V | {}
	Port: p_src_data_stream_1_V | {}
	Port: p_src_data_stream_2_V | {}
	Port: p_dst_data_stream_V | {9 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond2 : 2
		i_1 : 1
		stg_23 : 3
	State 3
		j_cast : 1
		exitcond : 2
		j_1 : 1
		stg_33 : 3
	State 4
		empty : 1
		r_V_4_i : 1
	State 5
		r_V : 1
	State 6
		r_V_3_i : 1
	State 7
		tmp1_i_cast : 1
		p_Val2_1 : 2
		tmp_i_cast : 3
	State 8
		r_V_1 : 1
		p_Val2_3 : 2
		tmp : 2
		tmp_3_i_i_i : 3
		tmp_7 : 2
		p_Val2_4 : 4
		tmp_8 : 5
	State 9
		stg_70 : 1
		empty_40 : 1
		empty_41 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            i_1_fu_165           |    0    |    0    |    11   |
|          |            j_1_fu_180           |    0    |    0    |    11   |
|    add   |         p_Val2_1_fu_218         |    0    |    0    |    0    |
|          |           r_V_1_fu_227          |    0    |    0    |    0    |
|          |         p_Val2_4_fu_262         |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         exitcond2_fu_160        |    0    |    0    |    14   |
|          |         exitcond_fu_175         |    0    |    0    |    14   |
|----------|---------------------------------|---------|---------|---------|
|  select  |         p_Val2_s_fu_286         |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_190           |    1    |    0    |    0    |
|    mul   |            grp_fu_199           |    1    |    0    |    0    |
|          |            grp_fu_208           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    xor   |   p_Result_2_i_i_i_not_fu_276   |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|    or    |         not_carry_fu_281        |    0    |    0    |    1    |
|----------|---------------------------------|---------|---------|---------|
|          |  p_src_cols_V_read_1_read_fu_96 |    0    |    0    |    0    |
|          | p_src_rows_V_read_1_read_fu_102 |    0    |    0    |    0    |
|   read   |        tmp_10_read_fu_108       |    0    |    0    |    0    |
|          |        tmp_11_read_fu_114       |    0    |    0    |    0    |
|          |        tmp_12_read_fu_120       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |       stg_70_write_fu_126       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          i_cast_fu_156          |    0    |    0    |    0    |
|          |          j_cast_fu_171          |    0    |    0    |    0    |
|          |      OP2_V_2_i_cast_fu_186      |    0    |    0    |    0    |
|   zext   |       OP2_V_i_cast_fu_196       |    0    |    0    |    0    |
|          |         OP2_V_1_i_fu_205        |    0    |    0    |    0    |
|          |        tmp1_i_cast_fu_214       |    0    |    0    |    0    |
|          |        tmp_i_cast_fu_223        |    0    |    0    |    0    |
|          |        tmp_3_i_i_i_fu_250       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|         p_Val2_3_fu_232         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_242           |    0    |    0    |    0    |
| bitselect|           tmp_7_fu_254          |    0    |    0    |    0    |
|          |           tmp_8_fu_268          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    3    |    0    |    68   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     OP2_V_1_i_reg_342     |   32   |
|   OP2_V_2_i_cast_reg_332  |   31   |
|    OP2_V_i_cast_reg_337   |   30   |
|     exitcond2_reg_304     |    1   |
|      exitcond_reg_313     |    1   |
|        i_1_reg_308        |   11   |
|         i_reg_133         |   11   |
|        j_1_reg_317        |   11   |
|         j_reg_144         |   11   |
|      p_Val2_4_reg_362     |    8   |
|p_src_cols_V_read_1_reg_294|   12   |
|p_src_rows_V_read_1_reg_299|   12   |
|      r_V_4_i_reg_347      |   31   |
|       tmp_10_reg_322      |    8   |
|       tmp_11_reg_327      |    8   |
|       tmp_7_reg_357       |    1   |
|       tmp_8_reg_367       |    1   |
|     tmp_i_cast_reg_352    |   32   |
+---------------------------+--------+
|           Total           |   252  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_190 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_199 |  p0  |   2  |   8  |   16   ||    8    |
| grp_fu_208 |  p0  |   2  |   8  |   16   ||    8    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   ||  4.713  ||    24   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   68   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   24   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   252  |   92   |
+-----------+--------+--------+--------+--------+
