
*** Running vivado
    with args -log test_phasegen_1_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_phasegen_1_axi_smc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_phasegen_1_axi_smc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 349.820 ; gain = 88.004
INFO: [Synth 8-638] synthesizing module 'test_phasegen_1_axi_smc_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/synth/test_phasegen_1_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_9SZLOC' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:1715]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_one_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_b6d7_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_one_0' (2#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_b6d7_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_psr_aclk_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_b6d7_psr_aclk_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_psr_aclk_0' (9#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_b6d7_psr_aclk_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_9SZLOC' (10#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:1715]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1P19NDZ' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:1771]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m00e_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_b6d7_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m00e_0' (34#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_b6d7_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1P19NDZ' (35#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:1771]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_12SFGQZ' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2072]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m00arn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_b6d7_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (41#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (44#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m00arn_0' (50#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_b6d7_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m00awn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_b6d7_m00awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m00awn_0' (51#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_b6d7_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m00bn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_b6d7_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (51#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (51#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m00bn_0' (52#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_b6d7_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m00rn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_b6d7_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (52#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m00rn_0' (53#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_b6d7_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m00wn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_b6d7_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (53#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (53#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m00wn_0' (54#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_b6d7_m00wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_12SFGQZ' (55#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2072]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m00s2a_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_b6d7_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m00s2a_0' (57#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_b6d7_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'm01_exit_pipeline_imp_1KTW3MV' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2377]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m01e_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_b6d7_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m01e_0' (58#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_38/synth/bd_b6d7_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_exit_pipeline_imp_1KTW3MV' (59#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2377]
INFO: [Synth 8-638] synthesizing module 'm01_nodes_imp_6BD3WD' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2678]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m01arn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_b6d7_m01arn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m01arn_0' (60#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_b6d7_m01arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m01awn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_b6d7_m01awn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m01awn_0' (61#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_35/synth/bd_b6d7_m01awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m01bn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_b6d7_m01bn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m01bn_0' (62#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_37/synth/bd_b6d7_m01bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m01rn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_b6d7_m01rn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m01rn_0' (63#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_34/synth/bd_b6d7_m01rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m01wn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_b6d7_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m01wn_0' (64#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_36/synth/bd_b6d7_m01wn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_nodes_imp_6BD3WD' (65#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2678]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_m01s2a_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_b6d7_m01s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_m01s2a_0' (66#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_b6d7_m01s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s00a2s_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_b6d7_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s00a2s_0' (68#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_b6d7_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_ON52N8' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2983]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s00mmu_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_b6d7_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s00mmu_0' (72#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_b6d7_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s00sic_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_b6d7_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s00sic_0' (78#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_b6d7_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s00tr_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_b6d7_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s00tr_0' (81#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_b6d7_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_ON52N8' (82#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:2983]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_LH8KHQ' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:3631]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_sarn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_b6d7_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (82#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_sarn_0' (83#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_b6d7_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_sawn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_b6d7_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_sawn_0' (84#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_b6d7_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_sbn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_b6d7_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (84#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_sbn_0' (85#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_b6d7_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_srn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_b6d7_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized8' (85#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_srn_0' (86#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_b6d7_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_swn_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_b6d7_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized9' (86#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_swn_0' (87#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_b6d7_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_LH8KHQ' (88#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:3631]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s01a2s_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_b6d7_s01a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s01a2s_0' (89#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_b6d7_s01a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's01_entry_pipeline_imp_1IA6MI8' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:3927]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s01mmu_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_b6d7_s01mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s01mmu_0' (90#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_b6d7_s01mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s01sic_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_b6d7_s01sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s01sic_0' (91#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_b6d7_s01sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_s01tr_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_b6d7_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_s01tr_0' (93#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_b6d7_s01tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_entry_pipeline_imp_1IA6MI8' (94#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:3927]
INFO: [Synth 8-638] synthesizing module 's01_nodes_imp_1LTO1QG' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:4570]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_sarn_1' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_b6d7_sarn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_sarn_1' (95#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_b6d7_sarn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_sawn_1' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_b6d7_sawn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_sawn_1' (96#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_b6d7_sawn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_sbn_1' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_b6d7_sbn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_sbn_1' (97#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_b6d7_sbn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_srn_1' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_b6d7_srn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_srn_1' (98#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_b6d7_srn_1.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_swn_1' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_b6d7_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_swn_1' (99#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_b6d7_swn_1.sv:58]
INFO: [Synth 8-256] done synthesizing module 's01_nodes_imp_1LTO1QG' (100#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:4570]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_APRHRE' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:4866]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_arsw_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_b6d7_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_arsw_0' (103#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_b6d7_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_awsw_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_b6d7_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_awsw_0' (104#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_b6d7_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_bsw_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_b6d7_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_bsw_0' (105#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_b6d7_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_rsw_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_b6d7_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_rsw_0' (106#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_b6d7_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_b6d7_wsw_0' [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_b6d7_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7_wsw_0' (107#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_b6d7_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_APRHRE' (108#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:4866]
INFO: [Synth 8-256] done synthesizing module 'bd_b6d7' (109#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/bd_0/hdl/bd_b6d7.v:13]
INFO: [Synth 8-256] done synthesizing module 'test_phasegen_1_axi_smc_0' (110#1) [z:/Documents/workspace/zysh101/src/tcl/testphasegen/test_phasegen/test_phasegen.srcs/sources_1/bd/test_phasegen_1/ip/test_phasegen_1_axi_smc_0/synth/test_phasegen_1_axi_smc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 582.652 ; gain = 320.836
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 582.652 ; gain = 320.836
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1921.996 ; gain = 165.324
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:18 ; elapsed = 00:02:24 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:49 ; elapsed = 00:04:06 . Memory (MB): peak = 1921.996 ; gain = 1660.180
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27    | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27    | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 54              | RAM32M x 9     | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12    | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27    | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27    | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 54              | RAM32M x 9     | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12    | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24    | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24    | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 72              | RAM32M x 12    | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9     | 
|inst/i_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24    | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24    | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|inst/i_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/i_0/\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 72              | RAM32M x 12    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory                            | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:00 ; elapsed = 00:04:18 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Timing Optimization : Time (s): cpu = 00:04:08 ; elapsed = 00:04:25 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Technology Mapping : Time (s): cpu = 00:04:20 ; elapsed = 00:04:39 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished IO Insertion : Time (s): cpu = 00:04:22 ; elapsed = 00:04:40 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Renaming Generated Instances : Time (s): cpu = 00:04:22 ; elapsed = 00:04:40 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:24 ; elapsed = 00:04:42 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Renaming Generated Ports : Time (s): cpu = 00:04:24 ; elapsed = 00:04:43 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Handling Custom Attributes : Time (s): cpu = 00:04:25 ; elapsed = 00:04:43 . Memory (MB): peak = 1921.996 ; gain = 1660.180
Finished Renaming Generated Nets : Time (s): cpu = 00:04:25 ; elapsed = 00:04:43 . Memory (MB): peak = 1921.996 ; gain = 1660.180

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    52|
|2     |LUT1     |   301|
|3     |LUT2     |   445|
|4     |LUT3     |  1390|
|5     |LUT4     |  2242|
|6     |LUT5     |   979|
|7     |LUT6     |  2236|
|8     |MUXF7    |     2|
|9     |RAM16X1D |     4|
|10    |RAM32M   |   342|
|11    |RAM32X1D |    10|
|12    |SRL16    |     1|
|13    |SRL16E   |    38|
|14    |SRLC32E  |   568|
|15    |FDR      |     4|
|16    |FDRE     |  6801|
|17    |FDSE     |   355|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:25 ; elapsed = 00:04:43 . Memory (MB): peak = 1921.996 ; gain = 1660.180
synth_design: Time (s): cpu = 00:04:34 ; elapsed = 00:04:52 . Memory (MB): peak = 1921.996 ; gain = 1667.945
