$date
	Thu Jul 24 18:08:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rrc_filter_tb $end
$var wire 16 ! dout [15:0] $end
$var reg 1 " clk $end
$var reg 4 # din [3:0] $end
$var reg 1 $ rst $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 & din [3:0] $end
$var wire 1 $ rst $end
$var reg 16 ' acc [15:0] $end
$var reg 16 ( dout [15:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 )
b0 (
bx '
b0 &
bx %
1$
b0 #
0"
b0 !
$end
#5000
b1011 )
1"
#10000
0"
#15000
b1011 )
1"
#20000
0"
b1000 #
b1000 &
0$
#25000
b0 '
b1011 )
1"
#30000
0"
b0 #
b0 &
b0 %
#35000
b1111111111100000 !
b1111111111100000 (
b1111111111100000 '
b1011 )
1"
#40000
0"
b1 %
#45000
b1111111111010000 !
b1111111111010000 (
b1111111111010000 '
b1011 )
1"
#50000
0"
b10 %
#55000
b1111111111000000 !
b1111111111000000 (
b1111111111000000 '
b1011 )
1"
#60000
0"
b11 %
#65000
b1111111110110000 !
b1111111110110000 (
b1111111110110000 '
b1011 )
1"
#70000
0"
b100 %
#75000
b1111111110100000 !
b1111111110100000 (
b1111111110100000 '
b1011 )
1"
#80000
0"
b101 %
#85000
b1111111110010000 !
b1111111110010000 (
b1111111110010000 '
b1011 )
1"
#90000
0"
b110 %
#95000
b1111111110100000 !
b1111111110100000 (
b1111111110100000 '
b1011 )
1"
#100000
0"
b111 %
#105000
b1111111110110000 !
b1111111110110000 (
b1111111110110000 '
b1011 )
1"
#110000
0"
b1000 %
#115000
b1111111111000000 !
b1111111111000000 (
b1111111111000000 '
b1011 )
1"
#120000
0"
b1001 %
#125000
b1111111111010000 !
b1111111111010000 (
b1111111111010000 '
b1011 )
1"
#130000
0"
b10 #
b10 &
b1010 %
#135000
b1111111111100000 !
b1111111111100000 (
b1111111111100000 '
b1011 )
1"
#140000
0"
b0 #
b0 &
b0 %
#145000
b1000 !
b1000 (
b1000 '
b1011 )
1"
#150000
0"
b1 %
#155000
b1100 !
b1100 (
b1100 '
b1011 )
1"
#160000
0"
b10 %
#165000
b10000 !
b10000 (
b10000 '
b1011 )
1"
#170000
0"
b11 %
#175000
b10100 !
b10100 (
b10100 '
b1011 )
1"
#180000
0"
b100 %
#185000
b11000 !
b11000 (
b11000 '
b1011 )
1"
#190000
0"
b101 %
#195000
b11100 !
b11100 (
b11100 '
b1011 )
1"
#200000
0"
b110 %
#205000
b11000 !
b11000 (
b11000 '
b1011 )
1"
#210000
0"
b111 %
#215000
b10100 !
b10100 (
b10100 '
b1011 )
1"
#220000
0"
b1000 %
#225000
b10000 !
b10000 (
b10000 '
b1011 )
1"
#230000
0"
b1001 %
#235000
b1100 !
b1100 (
b1100 '
b1011 )
1"
#240000
0"
b100 #
b100 &
b1010 %
#245000
b1000 !
b1000 (
b1000 '
b1011 )
1"
#250000
0"
b0 #
b0 &
b0 %
#255000
b10000 !
b10000 (
b10000 '
b1011 )
1"
#260000
0"
b1 %
#265000
b11000 !
b11000 (
b11000 '
b1011 )
1"
#270000
0"
b10 %
#275000
b100000 !
b100000 (
b100000 '
b1011 )
1"
#280000
0"
b11 %
#285000
b101000 !
b101000 (
b101000 '
b1011 )
1"
#290000
0"
b100 %
#295000
b110000 !
b110000 (
b110000 '
b1011 )
1"
#300000
0"
b101 %
#305000
b111000 !
b111000 (
b111000 '
b1011 )
1"
#310000
0"
b110 %
#315000
b110000 !
b110000 (
b110000 '
b1011 )
1"
#320000
0"
b111 %
#325000
b101000 !
b101000 (
b101000 '
b1011 )
1"
#330000
0"
b1000 %
#335000
b100000 !
b100000 (
b100000 '
b1011 )
1"
#340000
0"
b1001 %
#345000
b11000 !
b11000 (
b11000 '
b1011 )
1"
#350000
0"
b1010 %
