

================================================================
== Vitis HLS Report for 'rerArray'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rerArray_Loop_compute_col_proc2_fu_126  |rerArray_Loop_compute_col_proc2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |call_ln12_entry_proc_fu_139                 |entry_proc                       |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_rerArray_Loop_input_batch_proc3_fu_152  |rerArray_Loop_input_batch_proc3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_size" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 5 'read' 'output_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%featrue_length_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %featrue_length" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 6 'read' 'featrue_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%node_cnt_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 7 'alloca' 'node_cnt_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_size_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 8 'alloca' 'output_size_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 9 'alloca' 'p_read1_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%featrue_length_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 10 'alloca' 'featrue_length_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_c = alloca i64 1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 11 'alloca' 'p_read_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%property_input = alloca i64 1" [test2/systolic.cpp:21]   --->   Operation 12 'alloca' 'property_input' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_input = alloca i64 1" [test2/systolic.cpp:22]   --->   Operation 13 'alloca' 'weight_input' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [test2/systolic.cpp:23]   --->   Operation 14 'alloca' 'output' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [2/2] (3.40ns)   --->   "%call_ln12 = call void @rerArray_Loop_compute_col_proc2, i32 %output_size_read, i32 %output, i32 %featrue_length_read, i32 %property_input, i32 %weight_input, i32 %featrue_length_c, i32 %output_size_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 15 'call' 'call_ln12' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%node_cnt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_cnt" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 16 'read' 'node_cnt_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 17 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 18 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.40ns)   --->   "%call_ln12 = call void @entry_proc, i32 %p_read_4, i32 %p_read_c, i32 %p_read_3, i32 %p_read1_c, i32 %node_cnt_read, i32 %node_cnt_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 19 'call' 'call_ln12' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln12 = call void @rerArray_Loop_compute_col_proc2, i32 %output_size_read, i32 %output, i32 %featrue_length_read, i32 %property_input, i32 %weight_input, i32 %featrue_length_c, i32 %output_size_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 20 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln12 = call void @rerArray_Loop_input_batch_proc3, i32 %node_cnt_c, i32 %output_size_c, i32 %output_data, i32 %output, i32 %featrue_length_c, i32 %p_read1_c, i32 %weight_input, i32 %p_read_c, i32 %property_input" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 21 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @node_cnt_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %node_cnt_c, i32 %node_cnt_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 22 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %node_cnt_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 23 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @output_size_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %output_size_c, i32 %output_size_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 24 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %output_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 25 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read1_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %p_read1_c, i32 %p_read1_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 26 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read1_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 27 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @featrue_length_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %featrue_length_c, i32 %featrue_length_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 28 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %featrue_length_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 29 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_read_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %p_read_c, i32 %p_read_c" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 30 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 31 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln12 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_10" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @property_input_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %property_input, i32 %property_input" [test2/systolic.cpp:21]   --->   Operation 33 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln21 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [test2/systolic.cpp:21]   --->   Operation 34 'specinterface' 'specinterface_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @weight_input_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %weight_input, i32 %weight_input" [test2/systolic.cpp:22]   --->   Operation 35 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln22 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [test2/systolic.cpp:22]   --->   Operation 36 'specinterface' 'specinterface_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @output_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %output, i32 %output" [test2/systolic.cpp:23]   --->   Operation 37 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln23 = specinterface void @_ssdm_op_SpecInterface, i32 %output, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0" [test2/systolic.cpp:23]   --->   Operation 38 'specinterface' 'specinterface_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (2.77ns)   --->   "%call_ln12 = call void @rerArray_Loop_input_batch_proc3, i32 %node_cnt_c, i32 %output_size_c, i32 %output_data, i32 %output, i32 %featrue_length_c, i32 %p_read1_c, i32 %weight_input, i32 %p_read_c, i32 %property_input" [/home/ubuntu/VitisCodes/test2/solution1/directives.tcl:12]   --->   Operation 39 'call' 'call_ln12' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [test2/systolic.cpp:72]   --->   Operation 40 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ featrue_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ node_cnt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_size_read          (read                ) [ 00100]
featrue_length_read       (read                ) [ 00100]
node_cnt_c                (alloca              ) [ 00111]
output_size_c             (alloca              ) [ 01111]
p_read1_c                 (alloca              ) [ 00111]
featrue_length_c          (alloca              ) [ 01111]
p_read_c                  (alloca              ) [ 00111]
property_input            (alloca              ) [ 01111]
weight_input              (alloca              ) [ 01111]
output                    (alloca              ) [ 01111]
node_cnt_read             (read                ) [ 00000]
p_read_3                  (read                ) [ 00000]
p_read_4                  (read                ) [ 00000]
call_ln12                 (call                ) [ 00000]
call_ln12                 (call                ) [ 00000]
empty                     (specchannel         ) [ 00000]
specinterface_ln12        (specinterface       ) [ 00000]
empty_25                  (specchannel         ) [ 00000]
specinterface_ln12        (specinterface       ) [ 00000]
empty_26                  (specchannel         ) [ 00000]
specinterface_ln12        (specinterface       ) [ 00000]
empty_27                  (specchannel         ) [ 00000]
specinterface_ln12        (specinterface       ) [ 00000]
empty_28                  (specchannel         ) [ 00000]
specinterface_ln12        (specinterface       ) [ 00000]
specdataflowpipeline_ln12 (specdataflowpipeline) [ 00000]
empty_29                  (specchannel         ) [ 00000]
specinterface_ln21        (specinterface       ) [ 00000]
empty_30                  (specchannel         ) [ 00000]
specinterface_ln22        (specinterface       ) [ 00000]
empty_31                  (specchannel         ) [ 00000]
specinterface_ln23        (specinterface       ) [ 00000]
call_ln12                 (call                ) [ 00000]
ret_ln72                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="featrue_length">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featrue_length"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="node_cnt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_cnt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rerArray_Loop_compute_col_proc2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rerArray_Loop_input_batch_proc3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_cnt_c_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size_c_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read1_c_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="featrue_length_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_read_c_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="property_input_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_input_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="node_cnt_c_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="node_cnt_c/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_size_c_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_size_c/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read1_c_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read1_c/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="featrue_length_c_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="featrue_length_c/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_read_c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="property_input_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="property_input/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="weight_input_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_input/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_size_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_size_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="featrue_length_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="featrue_length_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="node_cnt_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_cnt_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_3_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_4_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_rerArray_Loop_compute_col_proc2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="0" index="4" bw="32" slack="0"/>
<pin id="132" dir="0" index="5" bw="32" slack="0"/>
<pin id="133" dir="0" index="6" bw="32" slack="0"/>
<pin id="134" dir="0" index="7" bw="32" slack="0"/>
<pin id="135" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="call_ln12_entry_proc_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="1"/>
<pin id="143" dir="0" index="3" bw="32" slack="0"/>
<pin id="144" dir="0" index="4" bw="32" slack="1"/>
<pin id="145" dir="0" index="5" bw="32" slack="0"/>
<pin id="146" dir="0" index="6" bw="32" slack="1"/>
<pin id="147" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_rerArray_Loop_input_batch_proc3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2"/>
<pin id="155" dir="0" index="2" bw="32" slack="2"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="2"/>
<pin id="158" dir="0" index="5" bw="32" slack="2"/>
<pin id="159" dir="0" index="6" bw="32" slack="2"/>
<pin id="160" dir="0" index="7" bw="32" slack="2"/>
<pin id="161" dir="0" index="8" bw="32" slack="2"/>
<pin id="162" dir="0" index="9" bw="32" slack="2"/>
<pin id="163" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="output_size_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_size_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="featrue_length_read_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="featrue_length_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="node_cnt_c_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="node_cnt_c "/>
</bind>
</comp>

<comp id="182" class="1005" name="output_size_c_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="output_size_c "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_read1_c_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1_c "/>
</bind>
</comp>

<comp id="194" class="1005" name="featrue_length_c_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="featrue_length_c "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_read_c_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_c "/>
</bind>
</comp>

<comp id="206" class="1005" name="property_input_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="property_input "/>
</bind>
</comp>

<comp id="212" class="1005" name="weight_input_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weight_input "/>
</bind>
</comp>

<comp id="218" class="1005" name="output_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="output "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="96" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="102" pin="2"/><net_sink comp="126" pin=3"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="120" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="114" pin="2"/><net_sink comp="139" pin=3"/></net>

<net id="151"><net_src comp="108" pin="2"/><net_sink comp="139" pin=5"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="169"><net_src comp="96" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="174"><net_src comp="102" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="179"><net_src comp="64" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="139" pin=6"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="185"><net_src comp="68" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="126" pin=7"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="191"><net_src comp="72" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="152" pin=6"/></net>

<net id="197"><net_src comp="76" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="126" pin=6"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="152" pin=5"/></net>

<net id="203"><net_src comp="80" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="152" pin=8"/></net>

<net id="209"><net_src comp="84" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="152" pin=9"/></net>

<net id="215"><net_src comp="88" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="126" pin=5"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="152" pin=7"/></net>

<net id="221"><net_src comp="92" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="152" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data | {3 4 }
 - Input state : 
	Port: rerArray : p_read | {2 }
	Port: rerArray : featrue_length | {1 }
	Port: rerArray : p_read1 | {2 }
	Port: rerArray : output_size | {1 }
	Port: rerArray : node_cnt | {2 }
  - Chain level:
	State 1
		call_ln12 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_rerArray_Loop_compute_col_proc2_fu_126 |    0    |    3    |    0    |   292   |   142   |    0    |
|   call   |         call_ln12_entry_proc_fu_139        |    0    |    0    |    0    |    0    |    0    |    0    |
|          | grp_rerArray_Loop_input_batch_proc3_fu_152 |    1    |    0    |  1.298  |   709   |   437   |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         output_size_read_read_fu_96        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       featrue_length_read_read_fu_102      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |          node_cnt_read_read_fu_108         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_read_3_read_fu_114            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_read_4_read_fu_120            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                            |    1    |    3    |  1.298  |   1001  |   579   |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  featrue_length_c_reg_194 |   32   |
|featrue_length_read_reg_171|   32   |
|     node_cnt_c_reg_176    |   32   |
|       output_reg_218      |   32   |
|   output_size_c_reg_182   |   32   |
|  output_size_read_reg_166 |   32   |
|     p_read1_c_reg_188     |   32   |
|      p_read_c_reg_200     |   32   |
|   property_input_reg_206  |   32   |
|    weight_input_reg_212   |   32   |
+---------------------------+--------+
|           Total           |   320  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
| grp_rerArray_Loop_compute_col_proc2_fu_126 |  p1  |   2  |  32  |   64   ||    9    |
| grp_rerArray_Loop_compute_col_proc2_fu_126 |  p3  |   2  |  32  |   64   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   128  ||  2.596  ||    18   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |    3   |    1   |  1001  |   579  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   320  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    3   |    3   |  1321  |   597  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
