# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/ip/multiplier_69_18_1dsp_ip/multiplier_69_18_1dsp_ip_funcsim.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/ip/multiplier_35_1dsp_ip/multiplier_35_1dsp_ip_funcsim.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/ip/complex_abs_power2_35_1dsp_ip/complex_abs_power2_35_1dsp_ip_funcsim.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/fine_sync/lambda.v"
verilog xil_defaultlib  "../../../OFDM_Synchronization.srcs/sources_1/code/fine_sync/test_lambad.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
