-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
-- Date        : Tue Dec  5 02:51:15 2023
-- Host        : francescosLaptop running 64-bit Ubuntu 22.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_floating_point_adder_0_0_sim_netlist.vhdl
-- Design      : system_floating_point_adder_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o : out STD_LOGIC;
    \axi_rdata_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \slv_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder is
  signal \FSM_sequential_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_next_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_next_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_next_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_next_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_next_state[2]_i_2_n_0\ : STD_LOGIC;
  signal L : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal current_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of current_state : signal is "yes";
  signal done_o_i_1_n_0 : STD_LOGIC;
  signal exponent_a : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \exponent_a[7]_i_1_n_0\ : STD_LOGIC;
  signal exponent_b : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in23 : STD_LOGIC_VECTOR ( 1047 downto 1023 );
  signal \mantissa_a_aux[1022]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1023]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1024]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1024]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1024]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1025]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1025]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1026]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1026]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1026]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1027]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1027]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1027]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1027]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1028]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1028]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1029]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1029]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1029]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1030]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1030]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1030]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1031]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1031]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1032]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1032]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1033]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1033]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1034]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1034]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1035]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1035]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1036]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1036]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1037]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1037]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1038]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1038]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1039]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1039]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1040]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1040]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1041]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1041]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1041]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1042]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1042]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1043]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1043]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1043]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1043]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1043]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1043]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1043]_i_8_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1044]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1044]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1044]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1045]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1045]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1046]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[1046]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[512]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[513]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[514]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[514]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[515]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[516]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[517]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[517]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[517]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[517]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[517]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[517]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[518]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[519]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[520]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[521]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[522]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[523]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[524]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[525]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[526]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[527]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[528]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[528]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[528]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[529]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[529]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[530]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[531]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[532]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[532]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[533]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[534]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[534]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[534]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[535]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[536]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[537]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[538]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[539]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[540]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[541]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[542]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[543]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[544]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[545]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[546]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[547]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[548]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[549]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[550]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[551]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[552]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[553]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[554]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[555]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[556]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[557]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[558]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[559]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[560]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[561]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[562]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[563]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[564]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[565]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[566]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[567]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[568]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[569]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[570]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[571]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[572]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[573]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[574]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[575]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[576]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[577]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[578]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[579]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[580]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[581]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[582]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[583]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[584]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[585]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[586]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[587]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[588]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[589]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[590]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[591]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[592]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[593]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[594]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[595]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[596]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[597]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[598]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[599]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[600]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[601]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[602]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[603]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[604]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[605]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[606]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[607]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[608]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[609]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[610]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[611]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[612]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[613]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[614]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[615]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[616]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[617]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[618]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[619]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[620]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[621]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[622]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[623]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[624]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[625]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[626]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[627]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[628]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[629]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[630]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[631]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[632]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[633]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[634]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[635]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[636]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[637]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[638]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[639]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[640]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[640]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[641]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[641]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[642]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[642]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[642]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[643]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[644]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[644]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[645]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[645]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[645]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[646]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[646]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[647]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[648]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[649]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[650]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[651]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[652]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[653]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[654]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[655]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[656]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[656]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[656]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[657]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[657]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[657]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[658]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[658]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[659]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[660]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[660]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[660]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[661]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[661]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[662]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[662]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[663]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[664]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[665]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[666]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[667]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[668]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[669]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[670]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[671]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[672]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[672]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[673]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[674]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[675]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[675]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[676]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[677]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[678]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[678]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[679]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[680]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[681]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[682]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[683]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[684]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[685]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[686]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[687]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[688]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[688]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[689]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[690]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[691]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[691]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[692]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[693]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[694]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[694]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[695]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[696]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[697]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[698]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[699]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[700]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[701]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[702]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[703]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[704]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[704]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[705]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[705]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[705]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[706]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[706]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[706]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[707]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[707]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[707]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[708]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[708]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[708]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[709]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[709]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[709]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[710]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[710]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[711]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[712]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[713]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[714]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[715]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[716]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[717]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[718]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[719]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[719]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[720]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[720]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[721]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[721]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[721]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[722]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[722]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[722]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[723]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[723]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[723]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[724]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[724]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[724]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[725]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[725]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[725]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[726]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[726]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[727]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[728]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[729]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[730]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[731]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[732]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[733]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[734]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[735]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[736]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[736]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[737]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[737]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[738]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[738]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[739]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[739]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[739]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[740]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[740]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[741]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[741]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[742]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[742]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[742]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[743]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[743]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[744]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[745]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[746]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[747]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[747]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[748]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[748]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[749]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[749]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[750]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[750]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[751]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[751]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[752]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[752]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[752]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[753]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[753]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[754]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[754]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[755]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[755]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[755]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[755]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[756]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[756]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[757]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[757]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[758]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[758]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[759]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[759]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[759]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[760]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[760]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[760]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[760]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[761]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[761]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[761]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[761]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[762]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[762]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[762]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[762]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[763]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[763]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[763]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[764]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[764]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[764]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[764]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[764]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[764]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[764]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[765]_i_8_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[766]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[766]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[766]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[766]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[766]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[766]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[766]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[767]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[767]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[767]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[767]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[767]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[767]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[767]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[768]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[768]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[769]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[770]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[771]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[771]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[771]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[772]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[773]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[774]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[774]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[774]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[775]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[775]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[775]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[776]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[776]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[776]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[776]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[776]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[777]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[777]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[777]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[777]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[777]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[778]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[778]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[778]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[778]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[779]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[779]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[780]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[781]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[782]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[783]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[784]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[785]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[786]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[786]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[787]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[787]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[787]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[788]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[789]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[789]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[790]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[790]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux[790]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_1\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_2\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_3\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_4\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_5\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_6\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1043]_i_2_n_7\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[1046]_i_2_n_3\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_1\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_2\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_3\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_4\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_5\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_6\ : STD_LOGIC;
  signal \mantissa_a_aux_reg[517]_i_3_n_7\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1000]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1001]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1002]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1003]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1004]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1005]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1006]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1007]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1008]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1009]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1010]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1011]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1012]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1013]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1014]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1015]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1016]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1017]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1018]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1019]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1020]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1022]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1023]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1024]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1025]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1026]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1027]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1028]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1029]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1030]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1031]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1032]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1033]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1034]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1035]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1036]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1037]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1038]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1039]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1040]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1041]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1042]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1043]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1044]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1045]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[1046]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[512]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[513]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[514]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[515]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[516]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[517]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[518]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[519]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[520]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[521]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[522]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[523]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[524]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[525]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[526]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[527]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[528]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[529]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[530]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[531]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[532]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[533]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[534]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[535]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[536]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[537]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[538]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[539]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[540]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[541]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[542]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[543]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[544]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[545]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[546]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[547]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[548]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[549]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[550]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[551]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[552]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[553]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[554]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[555]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[556]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[557]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[558]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[559]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[560]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[561]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[562]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[563]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[564]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[565]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[566]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[567]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[568]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[569]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[570]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[571]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[572]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[573]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[574]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[575]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[576]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[577]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[578]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[579]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[580]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[581]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[582]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[583]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[584]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[585]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[586]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[587]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[588]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[589]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[590]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[591]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[592]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[593]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[594]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[595]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[596]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[597]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[598]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[599]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[600]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[601]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[602]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[603]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[604]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[605]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[606]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[607]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[608]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[609]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[610]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[611]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[612]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[613]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[614]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[615]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[616]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[617]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[618]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[619]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[620]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[621]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[622]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[623]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[624]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[625]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[626]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[627]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[628]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[629]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[630]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[631]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[632]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[633]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[634]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[635]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[636]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[637]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[638]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[639]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[640]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[641]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[642]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[643]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[644]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[645]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[646]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[647]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[648]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[649]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[650]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[651]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[652]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[653]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[654]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[655]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[656]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[657]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[658]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[659]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[660]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[661]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[662]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[663]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[664]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[665]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[666]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[667]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[668]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[669]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[670]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[671]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[672]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[673]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[674]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[675]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[676]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[677]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[678]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[679]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[680]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[681]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[682]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[683]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[684]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[685]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[686]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[687]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[688]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[689]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[690]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[691]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[692]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[693]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[694]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[695]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[696]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[697]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[698]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[699]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[700]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[701]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[702]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[703]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[704]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[705]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[706]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[707]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[708]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[709]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[710]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[711]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[712]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[713]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[714]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[715]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[716]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[717]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[718]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[719]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[720]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[721]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[722]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[723]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[724]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[725]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[726]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[727]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[728]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[729]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[730]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[731]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[732]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[733]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[734]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[735]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[736]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[737]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[738]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[739]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[740]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[741]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[742]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[743]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[744]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[745]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[746]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[747]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[748]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[749]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[750]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[751]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[752]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[753]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[754]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[755]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[756]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[757]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[758]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[759]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[760]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[761]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[762]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[763]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[764]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[765]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[766]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[767]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[768]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[769]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[770]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[771]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[772]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[773]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[774]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[775]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[776]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[777]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[778]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[779]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[780]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[781]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[782]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[783]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[784]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[785]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[786]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[787]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[788]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[789]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[790]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[791]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[792]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[793]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[794]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[795]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[796]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[797]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[798]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[799]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[800]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[801]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[802]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[803]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[804]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[805]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[806]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[807]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[808]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[809]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[810]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[811]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[812]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[813]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[814]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[815]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[816]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[817]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[818]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[819]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[820]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[821]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[822]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[823]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[824]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[825]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[826]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[827]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[828]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[829]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[830]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[831]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[832]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[833]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[834]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[835]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[836]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[837]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[838]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[839]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[840]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[841]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[842]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[843]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[844]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[845]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[846]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[847]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[848]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[849]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[850]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[851]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[852]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[853]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[854]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[855]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[856]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[857]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[858]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[859]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[860]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[861]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[862]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[863]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[864]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[865]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[866]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[867]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[868]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[869]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[870]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[871]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[872]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[873]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[874]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[875]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[876]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[877]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[878]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[879]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[880]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[881]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[882]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[883]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[884]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[885]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[886]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[887]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[888]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[889]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[890]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[891]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[892]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[893]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[894]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[895]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[896]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[897]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[898]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[899]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[900]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[901]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[902]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[903]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[904]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[905]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[906]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[907]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[908]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[909]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[910]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[911]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[912]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[913]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[914]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[915]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[916]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[917]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[918]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[919]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[920]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[921]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[922]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[923]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[924]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[925]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[926]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[927]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[928]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[929]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[930]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[931]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[932]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[933]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[934]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[935]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[936]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[937]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[938]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[939]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[940]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[941]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[942]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[943]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[944]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[945]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[946]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[947]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[948]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[949]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[950]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[951]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[952]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[953]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[954]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[955]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[956]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[957]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[958]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[959]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[960]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[961]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[962]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[963]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[964]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[965]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[966]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[967]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[968]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[969]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[970]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[971]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[972]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[973]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[974]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[975]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[976]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[977]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[978]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[979]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[980]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[981]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[982]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[983]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[984]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[985]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[986]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[987]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[988]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[989]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[990]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[991]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[992]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[993]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[994]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[995]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[996]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[997]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[998]\ : STD_LOGIC;
  signal \mantissa_a_aux_reg_n_0_[999]\ : STD_LOGIC;
  signal mantissa_b : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \mantissa_b_aux[1022]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1023]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1024]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1024]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1024]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1025]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1025]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1026]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1026]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1026]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1027]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1027]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1027]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1027]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1028]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1028]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1029]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1029]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1029]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1030]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1030]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1030]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1031]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1031]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1032]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1032]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1033]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1033]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1034]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1034]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1035]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1035]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1036]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1036]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1037]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1037]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1038]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1038]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1039]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1039]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1040]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1040]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1041]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1041]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1041]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1042]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1042]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1043]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1043]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1043]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1043]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1043]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1043]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1043]_i_8_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1044]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1044]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1044]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1045]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1045]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_10_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_11_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_12_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_13_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_14_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_15_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_16_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_17_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_18_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_19_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_20_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_21_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_22_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_23_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_24_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_25_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_26_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_27_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_8_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[1046]_i_9_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[512]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[513]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[514]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[514]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[515]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[516]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[517]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[517]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[517]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[517]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[517]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[517]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[518]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[519]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[520]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[521]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[522]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[523]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[524]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[525]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[526]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[527]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[528]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[528]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[528]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[529]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[529]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[530]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[531]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[532]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[532]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[533]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[534]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[534]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[534]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[535]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[536]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[537]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[538]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[539]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[540]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[541]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[542]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[543]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[544]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[545]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[546]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[547]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[548]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[549]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[550]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[551]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[552]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[553]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[554]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[555]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[556]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[557]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[558]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[559]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[560]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[561]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[562]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[563]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[564]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[565]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[566]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[567]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[568]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[569]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[570]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[571]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[572]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[573]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[574]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[575]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[576]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[577]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[578]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[579]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[580]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[581]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[582]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[583]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[584]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[585]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[586]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[587]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[588]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[589]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[590]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[591]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[592]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[593]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[594]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[595]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[596]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[597]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[598]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[599]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[600]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[601]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[602]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[603]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[604]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[605]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[606]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[607]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[608]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[609]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[610]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[611]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[612]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[613]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[614]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[615]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[616]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[617]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[618]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[619]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[620]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[621]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[622]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[623]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[624]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[625]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[626]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[627]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[628]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[629]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[630]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[631]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[632]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[633]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[634]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[635]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[636]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[637]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[638]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[639]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[640]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[640]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[641]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[641]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[642]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[642]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[642]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[643]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[644]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[644]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[645]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[645]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[645]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[646]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[646]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[647]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[648]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[649]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[650]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[651]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[652]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[653]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[654]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[655]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[656]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[656]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[656]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[657]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[657]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[657]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[658]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[658]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[659]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[660]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[660]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[660]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[661]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[661]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[662]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[662]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[663]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[664]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[665]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[666]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[667]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[668]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[669]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[670]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[671]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[672]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[672]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[673]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[674]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[675]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[675]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[676]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[677]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[678]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[678]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[679]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[680]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[681]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[682]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[683]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[684]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[685]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[686]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[687]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[688]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[688]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[689]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[690]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[691]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[691]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[692]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[693]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[694]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[694]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[695]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[696]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[697]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[698]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[699]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[700]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[701]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[702]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[703]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[704]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[704]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[705]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[705]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[705]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[706]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[706]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[706]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[707]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[707]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[707]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[708]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[708]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[708]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[709]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[709]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[709]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[710]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[710]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[711]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[712]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[713]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[714]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[715]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[716]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[717]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[718]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[719]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[719]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[720]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[720]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[721]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[721]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[721]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[722]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[722]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[722]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[723]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[723]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[723]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[724]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[724]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[724]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[725]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[725]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[725]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[726]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[726]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[727]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[728]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[729]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[730]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[731]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[732]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[733]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[734]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[735]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[736]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[736]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[737]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[737]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[738]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[738]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[739]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[739]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[739]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[740]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[740]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[741]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[741]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[742]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[742]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[742]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[743]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[743]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[744]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[745]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[746]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[747]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[747]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[748]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[748]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[749]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[749]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[750]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[750]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[751]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[751]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[752]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[752]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[752]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[753]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[753]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[754]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[754]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[755]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[755]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[755]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[755]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[756]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[756]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[757]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[757]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[758]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[758]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[759]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[759]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[759]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[760]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[760]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[760]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[760]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[761]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[761]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[761]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[761]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[762]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[762]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[762]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[762]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[763]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[763]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[763]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[764]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[764]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[764]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[764]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[764]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[764]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[764]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[765]_i_8_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[766]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[766]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[766]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[766]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[766]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[766]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[766]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[767]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[767]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[767]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[767]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[767]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[767]_i_6_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[767]_i_7_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[768]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[768]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[769]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[770]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[771]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[771]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[771]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[772]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[773]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[774]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[774]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[774]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[775]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[775]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[775]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[776]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[776]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[776]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[776]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[776]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[777]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[777]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[777]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[777]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[777]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[778]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[778]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[778]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[778]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[779]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[779]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[780]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[781]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[782]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[783]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[784]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[785]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[786]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[786]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[787]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[787]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[787]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[788]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[789]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[789]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[790]_i_1_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[790]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux[790]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_1\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_2\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_3\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_4\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_5\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_6\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1043]_i_2_n_7\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_4_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_4_n_1\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_4_n_2\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_4_n_3\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_5_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_5_n_1\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_5_n_2\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_5_n_3\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[1046]_i_7_n_3\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_0\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_1\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_2\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_3\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_4\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_5\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_6\ : STD_LOGIC;
  signal \mantissa_b_aux_reg[517]_i_3_n_7\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1000]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1001]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1002]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1003]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1004]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1005]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1006]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1007]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1008]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1009]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1010]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1011]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1012]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1013]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1014]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1015]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1016]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1017]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1018]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1019]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1020]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1021]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1022]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1023]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1024]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1025]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1026]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1027]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1028]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1029]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1030]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1031]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1032]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1033]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1034]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1035]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1036]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1037]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1038]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1039]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1040]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1041]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1042]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1043]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1044]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1045]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[1046]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[512]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[513]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[514]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[515]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[516]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[517]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[518]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[519]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[520]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[521]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[522]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[523]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[524]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[525]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[526]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[527]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[528]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[529]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[530]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[531]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[532]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[533]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[534]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[535]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[536]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[537]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[538]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[539]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[540]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[541]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[542]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[543]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[544]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[545]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[546]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[547]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[548]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[549]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[550]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[551]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[552]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[553]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[554]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[555]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[556]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[557]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[558]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[559]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[560]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[561]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[562]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[563]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[564]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[565]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[566]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[567]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[568]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[569]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[570]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[571]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[572]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[573]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[574]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[575]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[576]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[577]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[578]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[579]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[580]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[581]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[582]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[583]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[584]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[585]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[586]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[587]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[588]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[589]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[590]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[591]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[592]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[593]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[594]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[595]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[596]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[597]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[598]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[599]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[600]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[601]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[602]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[603]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[604]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[605]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[606]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[607]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[608]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[609]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[610]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[611]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[612]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[613]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[614]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[615]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[616]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[617]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[618]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[619]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[620]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[621]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[622]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[623]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[624]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[625]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[626]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[627]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[628]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[629]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[630]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[631]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[632]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[633]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[634]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[635]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[636]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[637]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[638]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[639]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[640]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[641]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[642]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[643]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[644]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[645]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[646]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[647]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[648]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[649]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[650]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[651]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[652]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[653]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[654]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[655]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[656]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[657]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[658]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[659]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[660]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[661]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[662]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[663]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[664]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[665]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[666]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[667]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[668]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[669]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[670]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[671]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[672]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[673]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[674]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[675]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[676]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[677]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[678]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[679]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[680]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[681]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[682]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[683]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[684]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[685]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[686]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[687]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[688]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[689]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[690]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[691]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[692]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[693]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[694]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[695]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[696]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[697]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[698]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[699]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[700]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[701]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[702]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[703]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[704]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[705]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[706]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[707]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[708]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[709]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[710]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[711]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[712]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[713]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[714]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[715]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[716]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[717]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[718]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[719]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[720]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[721]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[722]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[723]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[724]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[725]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[726]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[727]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[728]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[729]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[730]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[731]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[732]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[733]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[734]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[735]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[736]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[737]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[738]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[739]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[740]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[741]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[742]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[743]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[744]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[745]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[746]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[747]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[748]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[749]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[750]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[751]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[752]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[753]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[754]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[755]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[756]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[757]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[758]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[759]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[760]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[761]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[762]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[763]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[764]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[765]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[766]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[767]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[768]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[769]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[770]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[771]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[772]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[773]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[774]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[775]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[776]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[777]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[778]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[779]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[780]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[781]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[782]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[783]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[784]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[785]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[786]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[787]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[788]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[789]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[790]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[791]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[792]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[793]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[794]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[795]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[796]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[797]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[798]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[799]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[800]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[801]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[802]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[803]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[804]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[805]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[806]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[807]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[808]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[809]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[810]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[811]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[812]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[813]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[814]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[815]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[816]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[817]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[818]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[819]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[820]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[821]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[822]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[823]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[824]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[825]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[826]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[827]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[828]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[829]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[830]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[831]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[832]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[833]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[834]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[835]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[836]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[837]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[838]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[839]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[840]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[841]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[842]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[843]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[844]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[845]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[846]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[847]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[848]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[849]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[850]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[851]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[852]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[853]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[854]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[855]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[856]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[857]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[858]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[859]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[860]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[861]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[862]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[863]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[864]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[865]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[866]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[867]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[868]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[869]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[870]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[871]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[872]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[873]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[874]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[875]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[876]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[877]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[878]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[879]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[880]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[881]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[882]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[883]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[884]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[885]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[886]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[887]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[888]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[889]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[890]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[891]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[892]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[893]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[894]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[895]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[896]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[897]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[898]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[899]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[900]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[901]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[902]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[903]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[904]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[905]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[906]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[907]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[908]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[909]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[910]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[911]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[912]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[913]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[914]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[915]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[916]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[917]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[918]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[919]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[920]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[921]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[922]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[923]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[924]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[925]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[926]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[927]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[928]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[929]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[930]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[931]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[932]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[933]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[934]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[935]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[936]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[937]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[938]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[939]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[940]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[941]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[942]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[943]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[944]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[945]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[946]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[947]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[948]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[949]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[950]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[951]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[952]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[953]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[954]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[955]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[956]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[957]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[958]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[959]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[960]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[961]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[962]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[963]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[964]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[965]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[966]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[967]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[968]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[969]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[970]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[971]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[972]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[973]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[974]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[975]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[976]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[977]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[978]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[979]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[980]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[981]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[982]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[983]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[984]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[985]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[986]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[987]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[988]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[989]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[990]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[991]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[992]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[993]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[994]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[995]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[996]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[997]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[998]\ : STD_LOGIC;
  signal \mantissa_b_aux_reg_n_0_[999]\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1046 downto 1023 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1046 downto 512 );
  signal p_3_out : STD_LOGIC_VECTOR ( 1047 to 1047 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sign_a_i_1_n_0 : STD_LOGIC;
  signal sign_a_reg_n_0 : STD_LOGIC;
  signal \sign_a_reg_rep__0_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__10_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__11_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__1_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__2_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__3_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__4_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__5_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__6_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__7_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__8_n_0\ : STD_LOGIC;
  signal \sign_a_reg_rep__9_n_0\ : STD_LOGIC;
  signal sign_a_reg_rep_n_0 : STD_LOGIC;
  signal \sign_a_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \sign_a_rep_i_1__9_n_0\ : STD_LOGIC;
  signal sign_a_rep_i_1_n_0 : STD_LOGIC;
  signal sign_b : STD_LOGIC;
  signal sign_b_i_1_n_0 : STD_LOGIC;
  signal \sign_b_reg_rep__0_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__10_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__11_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__1_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__2_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__3_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__4_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__5_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__6_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__7_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__8_n_0\ : STD_LOGIC;
  signal \sign_b_reg_rep__9_n_0\ : STD_LOGIC;
  signal sign_b_reg_rep_n_0 : STD_LOGIC;
  signal \sign_b_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \sign_b_rep_i_1__9_n_0\ : STD_LOGIC;
  signal sign_b_rep_i_1_n_0 : STD_LOGIC;
  signal sum_exponent : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sum_exponent[0]_i_2_n_0\ : STD_LOGIC;
  signal \sum_exponent[1]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exponent[2]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exponent[2]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exponent[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exponent[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exponent[4]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exponent[4]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exponent[5]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exponent[5]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exponent[5]_i_5_n_0\ : STD_LOGIC;
  signal \sum_exponent[6]_i_2_n_0\ : STD_LOGIC;
  signal \sum_exponent[6]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exponent[6]_i_4_n_0\ : STD_LOGIC;
  signal \sum_exponent[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_exponent[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_exponent[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_exponent[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_exponent[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_exponent[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_exponent[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_exponent_reg_n_0_[7]\ : STD_LOGIC;
  signal sum_mantissa : STD_LOGIC_VECTOR ( 1047 downto 0 );
  signal \sum_mantissa[0]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1000]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1001]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1002]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1003]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1003]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1003]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1003]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1003]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1004]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1005]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1006]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1007]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1007]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1007]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1007]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1007]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1008]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1009]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[100]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1010]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1011]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1011]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1011]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1011]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1011]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1012]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1013]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1014]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1015]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1015]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1015]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1015]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1015]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1016]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1017]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1018]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1019]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1019]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1019]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1019]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1019]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[101]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1020]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1021]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1022]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1023]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1023]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1023]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1023]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1023]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1024]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1025]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1026]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1027]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1027]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1027]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1027]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1027]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1028]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1029]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[102]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1030]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1031]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1031]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1031]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1031]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1031]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1032]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1033]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1034]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1035]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1035]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1035]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1035]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1035]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1036]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1037]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1038]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1039]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1039]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1039]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1039]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1039]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[103]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[103]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[103]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[103]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[103]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1040]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1041]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1042]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1043]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1044]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1045]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1046]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_100_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_101_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_102_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_104_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_105_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_106_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_107_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_109_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_110_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_111_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_112_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_114_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_115_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_116_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_117_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_119_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_120_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_121_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_122_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_124_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_125_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_126_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_127_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_129_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_130_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_131_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_132_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_134_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_135_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_136_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_137_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_139_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_140_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_141_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_142_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_144_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_145_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_146_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_147_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_149_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_14_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_150_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_151_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_152_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_154_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_155_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_156_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_157_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_159_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_160_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_161_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_162_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_164_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_165_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_166_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_167_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_169_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_170_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_171_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_172_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_174_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_175_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_176_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_177_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_179_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_180_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_181_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_182_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_184_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_185_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_186_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_187_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_189_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_190_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_191_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_192_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_194_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_195_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_196_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_197_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_199_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_19_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_200_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_201_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_202_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_203_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_204_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_205_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_206_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_208_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_209_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_20_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_210_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_211_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_213_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_214_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_215_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_216_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_218_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_219_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_21_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_220_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_221_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_223_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_224_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_225_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_226_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_228_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_229_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_22_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_230_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_231_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_233_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_234_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_235_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_236_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_238_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_239_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_240_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_241_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_243_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_244_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_245_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_246_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_248_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_249_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_24_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_250_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_251_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_253_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_254_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_255_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_256_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_258_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_259_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_25_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_260_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_261_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_263_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_264_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_265_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_266_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_268_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_269_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_26_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_270_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_271_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_273_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_274_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_275_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_276_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_278_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_279_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_27_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_280_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_281_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_283_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_284_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_285_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_286_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_288_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_289_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_290_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_291_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_293_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_294_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_295_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_296_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_298_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_299_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_29_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_300_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_301_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_303_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_304_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_305_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_306_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_308_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_309_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_30_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_310_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_311_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_313_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_314_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_315_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_316_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_318_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_319_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_31_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_320_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_321_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_323_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_324_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_325_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_326_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_328_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_329_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_32_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_330_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_331_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_333_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_334_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_335_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_336_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_338_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_339_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_340_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_341_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_343_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_344_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_345_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_346_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_348_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_349_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_34_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_350_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_351_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_353_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_354_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_355_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_356_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_358_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_359_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_35_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_360_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_361_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_363_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_364_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_365_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_366_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_368_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_369_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_36_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_370_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_371_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_373_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_374_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_375_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_376_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_378_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_379_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_37_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_380_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_381_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_383_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_384_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_385_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_386_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_388_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_389_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_390_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_391_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_393_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_394_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_395_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_396_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_398_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_399_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_39_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_400_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_401_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_403_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_404_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_405_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_406_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_408_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_409_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_40_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_410_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_411_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_413_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_414_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_415_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_416_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_418_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_419_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_41_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_420_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_421_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_422_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_423_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_424_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_425_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_426_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_427_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_428_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_429_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_42_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_430_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_431_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_432_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_433_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_434_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_435_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_436_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_437_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_439_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_440_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_441_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_442_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_444_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_445_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_446_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_447_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_449_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_450_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_451_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_452_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_453_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_454_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_455_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_456_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_457_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_458_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_459_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_460_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_461_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_462_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_463_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_464_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_51_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_52_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_53_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_54_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_56_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_57_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_58_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_59_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_61_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_62_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_63_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_64_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_66_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_67_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_68_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_69_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_71_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_72_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_73_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_74_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_76_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_77_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_78_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_79_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_81_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_82_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_83_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_84_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_86_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_87_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_89_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_90_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_91_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_92_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_94_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_95_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_96_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_97_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_99_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1047]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[104]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[105]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[106]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[107]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[107]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[107]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[107]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[107]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[108]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[109]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[110]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[111]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[111]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[111]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[111]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[111]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[112]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[113]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[114]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[115]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[115]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[115]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[115]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[115]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[116]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[117]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[118]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[119]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[119]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[119]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[119]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[119]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[11]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[120]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[121]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[122]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[123]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[123]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[123]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[123]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[123]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[124]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[125]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[126]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[127]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[127]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[127]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[127]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[127]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[128]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[129]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[130]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[131]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[131]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[131]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[131]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[131]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[132]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[133]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[134]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[135]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[135]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[135]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[135]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[135]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[136]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[137]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[138]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[139]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[139]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[139]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[139]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[139]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[140]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[141]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[142]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[143]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[143]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[143]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[143]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[143]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[144]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[145]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[146]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[147]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[147]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[147]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[147]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[147]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[148]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[149]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[150]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[151]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[151]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[151]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[151]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[151]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[152]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[153]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[154]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[155]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[155]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[155]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[155]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[155]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[156]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[157]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[158]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[159]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[159]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[159]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[159]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[159]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[15]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[160]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[161]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[162]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[163]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[163]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[163]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[163]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[163]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[164]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[165]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[166]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[167]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[167]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[167]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[167]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[167]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[168]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[169]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[16]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[170]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[171]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[171]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[171]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[171]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[171]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[172]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[173]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[174]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[175]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[175]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[175]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[175]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[175]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[176]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[177]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[178]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[179]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[179]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[179]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[179]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[179]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[180]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[181]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[182]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[183]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[183]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[183]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[183]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[183]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[184]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[185]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[186]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[187]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[187]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[187]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[187]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[187]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[188]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[189]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[190]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[191]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[191]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[191]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[191]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[191]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[192]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[193]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[194]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[195]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[195]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[195]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[195]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[195]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[196]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[197]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[198]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[199]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[199]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[199]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[199]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[199]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[19]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[200]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[201]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[202]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[203]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[203]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[203]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[203]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[203]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[204]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[205]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[206]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[207]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[207]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[207]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[207]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[207]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[208]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[209]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[210]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[211]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[211]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[211]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[211]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[211]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[212]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[213]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[214]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[215]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[215]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[215]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[215]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[215]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[216]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[217]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[218]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[219]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[219]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[219]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[219]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[219]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[220]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[221]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[222]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[223]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[223]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[223]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[223]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[223]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[224]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[225]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[226]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[227]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[227]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[227]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[227]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[227]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[228]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[229]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[230]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[231]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[231]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[231]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[231]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[231]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[232]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[232]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[233]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[234]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[235]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[235]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[235]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[235]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[235]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[236]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[237]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[238]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[239]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[239]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[239]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[239]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[239]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[23]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[240]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[241]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[242]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[243]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[243]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[243]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[243]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[243]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[244]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[245]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[245]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[246]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[247]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[247]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[247]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[247]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[247]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[248]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[249]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[24]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[250]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[251]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[251]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[251]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[251]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[251]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[252]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[253]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[254]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[255]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[255]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[255]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[255]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[255]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[256]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[257]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[258]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[259]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[259]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[259]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[259]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[259]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[25]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[260]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[261]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[262]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[263]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[263]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[263]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[263]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[263]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[264]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[265]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[266]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[267]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[267]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[267]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[267]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[267]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[268]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[269]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[26]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[270]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[271]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[271]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[271]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[271]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[271]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[272]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[273]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[274]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[275]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[275]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[275]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[275]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[275]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[276]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[277]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[278]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[279]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[279]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[279]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[279]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[279]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[27]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[27]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[27]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[27]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[27]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[280]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[281]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[282]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[283]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[283]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[283]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[283]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[283]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[284]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[285]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[286]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[287]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[287]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[287]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[287]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[287]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[288]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[289]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[28]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[290]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[291]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[291]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[291]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[291]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[291]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[292]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[293]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[294]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[295]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[295]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[295]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[295]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[295]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[296]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[297]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[298]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[299]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[299]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[299]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[299]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[299]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[29]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[300]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[301]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[302]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[303]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[303]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[303]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[303]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[303]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[304]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[305]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[306]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[307]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[307]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[307]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[307]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[307]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[308]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[309]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[30]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[310]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[311]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[311]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[311]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[311]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[311]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[312]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[313]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[314]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[315]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[315]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[315]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[315]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[315]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[316]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[317]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[318]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[319]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[319]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[319]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[319]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[319]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[31]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[31]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[31]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[31]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[31]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[320]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[321]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[322]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[323]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[323]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[323]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[323]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[323]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[324]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[325]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[326]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[327]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[327]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[327]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[327]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[327]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[328]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[329]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[32]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[330]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[331]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[331]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[331]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[331]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[331]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[332]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[333]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[334]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[335]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[335]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[335]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[335]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[335]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[336]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[337]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[338]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[339]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[339]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[339]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[339]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[339]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[33]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[340]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[341]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[342]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[343]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[343]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[343]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[343]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[343]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[344]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[345]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[346]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[347]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[347]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[347]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[347]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[347]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[348]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[349]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[34]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[350]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[351]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[351]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[351]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[351]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[351]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[352]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[353]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[354]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[355]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[355]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[355]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[355]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[355]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[356]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[357]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[358]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[359]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[359]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[359]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[359]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[359]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[35]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[35]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[35]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[35]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[35]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[360]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[361]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[362]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[363]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[363]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[363]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[363]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[363]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[364]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[365]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[366]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[367]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[367]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[367]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[367]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[367]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[368]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[369]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[36]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[370]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[371]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[371]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[371]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[371]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[371]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[372]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[373]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[374]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[375]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[375]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[375]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[375]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[375]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[376]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[377]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[378]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[379]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[379]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[379]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[379]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[379]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[37]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[380]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[381]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[382]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[383]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[383]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[383]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[383]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[383]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[384]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[385]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[386]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[387]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[387]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[387]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[387]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[387]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[388]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[389]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[38]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[390]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[391]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[391]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[391]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[391]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[391]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[392]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[393]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[394]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[395]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[395]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[395]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[395]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[395]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[396]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[397]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[398]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[399]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[399]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[399]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[399]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[399]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[39]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[39]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[39]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[39]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[39]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[3]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[400]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[401]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[402]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[403]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[403]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[403]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[403]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[403]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[404]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[405]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[406]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[407]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[407]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[407]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[407]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[407]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[408]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[409]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[40]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[410]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[411]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[411]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[411]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[411]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[411]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[412]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[413]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[414]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[415]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[415]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[415]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[415]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[415]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[416]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[417]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[418]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[419]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[419]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[419]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[419]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[419]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[41]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[420]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[421]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[422]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[423]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[423]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[423]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[423]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[423]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[424]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[425]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[426]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[427]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[427]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[427]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[427]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[427]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[428]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[429]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[42]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[430]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[431]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[431]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[431]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[431]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[431]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[432]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[433]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[434]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[435]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[435]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[435]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[435]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[435]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[436]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[437]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[438]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[439]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[439]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[439]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[439]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[439]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[43]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[43]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[43]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[43]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[43]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[440]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[441]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[442]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[443]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[443]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[443]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[443]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[443]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[444]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[445]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[446]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[447]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[447]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[447]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[447]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[447]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[448]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[449]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[44]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[450]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[451]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[451]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[451]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[451]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[451]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[452]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[453]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[454]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[455]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[455]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[455]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[455]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[455]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[456]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[457]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[458]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[459]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[459]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[459]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[459]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[459]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[45]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[460]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[461]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[462]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[463]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[463]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[463]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[463]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[463]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[464]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[465]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[466]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[466]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[467]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[467]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[467]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[467]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[467]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[468]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[469]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[46]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[470]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[471]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[471]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[471]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[471]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[471]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[472]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[473]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[474]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[475]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[475]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[475]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[475]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[475]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[476]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[477]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[478]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[479]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[479]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[479]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[479]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[479]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[479]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[47]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[47]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[47]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[47]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[47]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[480]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[481]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[482]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[483]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[483]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[483]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[483]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[483]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[484]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[485]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[486]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[487]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[487]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[487]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[487]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[487]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[488]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[489]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[48]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[490]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[491]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[491]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[491]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[491]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[491]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[492]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[493]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[494]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[495]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[495]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[495]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[495]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[495]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[496]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[497]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[498]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[499]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[499]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[499]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[499]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[499]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[49]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[500]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[501]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[502]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[503]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[503]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[503]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[503]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[503]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[504]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[505]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[506]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[507]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[507]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[507]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[507]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[507]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[508]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[509]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[50]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[510]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[511]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[511]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[511]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[511]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[511]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[512]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[513]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[514]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[515]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[515]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[515]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[515]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[515]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[516]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[517]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[518]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[519]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[519]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[519]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[519]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[519]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[51]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[51]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[51]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[51]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[51]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[520]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[521]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[522]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[523]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[523]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[523]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[523]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[523]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[524]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[525]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[526]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[527]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[527]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[527]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[527]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[527]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[528]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[529]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[52]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[530]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[531]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[531]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[531]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[531]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[531]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[532]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[533]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[534]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[535]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[535]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[535]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[535]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[535]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[536]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[537]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[538]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[539]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[539]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[539]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[539]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[539]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[53]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[540]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[541]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[542]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[543]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[543]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[543]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[543]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[543]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[544]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[545]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[546]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[547]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[547]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[547]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[547]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[547]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[548]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[549]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[54]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[550]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[551]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[551]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[551]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[551]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[551]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[552]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[553]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[554]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[555]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[555]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[555]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[555]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[555]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[556]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[557]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[558]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[559]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[559]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[559]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[559]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[559]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[55]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[55]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[55]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[55]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[55]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[560]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[561]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[562]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[563]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[563]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[563]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[563]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[563]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[564]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[565]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[566]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[567]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[567]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[567]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[567]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[567]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[568]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[569]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[56]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[570]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[571]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[571]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[571]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[571]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[571]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[572]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[573]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[574]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[575]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[575]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[575]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[575]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[575]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[576]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[577]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[578]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[579]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[579]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[579]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[579]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[579]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[57]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[580]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[581]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[582]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[583]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[583]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[583]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[583]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[583]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[584]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[585]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[586]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[587]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[587]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[587]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[587]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[587]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[588]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[589]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[58]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[590]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[591]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[591]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[591]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[591]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[591]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[592]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[593]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[594]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[595]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[595]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[595]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[595]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[595]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[596]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[597]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[598]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[599]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[599]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[599]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[599]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[599]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[59]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[59]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[59]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[59]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[59]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[600]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[601]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[602]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[603]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[603]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[603]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[603]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[603]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[604]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[605]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[606]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[607]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[607]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[607]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[607]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[607]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[608]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[609]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[60]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[610]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[611]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[611]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[611]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[611]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[611]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[612]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[613]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[614]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[615]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[615]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[615]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[615]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[615]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[616]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[617]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[618]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[619]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[619]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[619]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[619]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[619]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[61]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[620]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[621]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[622]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[623]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[623]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[623]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[623]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[623]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[624]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[625]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[626]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[627]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[627]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[627]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[627]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[627]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[628]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[629]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[62]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[630]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[631]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[631]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[631]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[631]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[631]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[632]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[633]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[634]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[635]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[635]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[635]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[635]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[635]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[636]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[637]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[638]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[639]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[639]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[639]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[639]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[639]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[63]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[63]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[63]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[63]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[63]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[640]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[641]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[642]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[643]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[643]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[643]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[643]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[643]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[644]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[645]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[646]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[647]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[647]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[647]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[647]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[647]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[648]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[649]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[64]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[650]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[651]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[651]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[651]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[651]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[651]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[652]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[653]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[654]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[655]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[655]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[655]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[655]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[655]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[656]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[657]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[658]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[659]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[659]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[659]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[659]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[659]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[65]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[660]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[661]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[662]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[663]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[663]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[663]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[663]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[663]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[664]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[665]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[666]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[667]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[667]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[667]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[667]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[667]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[668]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[669]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[66]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[670]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[671]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[671]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[671]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[671]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[671]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[672]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[673]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[674]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[675]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[675]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[675]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[675]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[675]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[676]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[677]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[678]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[679]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[679]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[679]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[679]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[679]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[67]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[67]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[67]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[67]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[67]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[680]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[681]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[682]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[683]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[683]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[683]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[683]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[683]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[684]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[685]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[686]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[687]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[687]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[687]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[687]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[687]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[688]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[689]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[68]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[690]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[691]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[691]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[691]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[691]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[691]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[692]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[693]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[694]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[695]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[695]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[695]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[695]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[695]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[696]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[697]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[698]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[699]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[699]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[699]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[699]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[699]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[69]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[700]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[700]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[701]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[702]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[703]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[703]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[703]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[703]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[703]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[704]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[705]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[706]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[707]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[707]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[707]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[707]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[707]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[708]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[709]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[70]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[710]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[711]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[711]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[711]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[711]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[711]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[712]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[713]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[713]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[714]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[715]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[715]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[715]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[715]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[715]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[716]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[717]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[718]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[719]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[719]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[719]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[719]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[719]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[71]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[71]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[71]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[71]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[71]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[720]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[721]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[722]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[723]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[723]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[723]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[723]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[723]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[724]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[725]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[726]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[727]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[727]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[727]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[727]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[727]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[728]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[729]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[72]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[730]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[731]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[731]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[731]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[731]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[731]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[732]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[733]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[734]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[735]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[735]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[735]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[735]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[735]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[736]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[737]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[738]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[739]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[739]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[739]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[739]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[739]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[73]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[740]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[741]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[742]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[743]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[743]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[743]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[743]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[743]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[744]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[745]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[746]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[747]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[747]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[747]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[747]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[747]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[748]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[749]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[74]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[750]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[751]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[751]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[751]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[751]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[751]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[752]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[753]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[754]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[755]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[755]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[755]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[755]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[755]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[756]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[757]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[758]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[759]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[759]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[759]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[759]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[759]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[75]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[75]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[75]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[75]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[75]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[760]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[761]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[762]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[763]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[763]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[763]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[763]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[763]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[764]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[765]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[766]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[767]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[767]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[767]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[767]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[767]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[768]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[769]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[76]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[770]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[771]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[771]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[771]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[771]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[771]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[772]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[773]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[774]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[775]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[775]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[775]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[775]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[775]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[776]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[777]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[778]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[779]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[779]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[779]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[779]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[779]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[77]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[780]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[781]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[782]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[783]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[783]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[783]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[783]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[783]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[784]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[785]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[786]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[787]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[787]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[787]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[787]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[787]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[788]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[789]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[78]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[790]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[791]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[791]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[791]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[791]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[791]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[792]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[793]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[794]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[795]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[795]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[795]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[795]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[795]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[796]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[797]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[798]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[799]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[799]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[799]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[799]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[799]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[79]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[79]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[79]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[79]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[79]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[800]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[801]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[802]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[803]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[803]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[803]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[803]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[803]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[804]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[805]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[806]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[807]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[807]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[807]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[807]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[807]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[808]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[809]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[80]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[810]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[811]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[811]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[811]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[811]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[811]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[812]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[813]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[814]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[815]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[815]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[815]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[815]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[815]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[816]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[817]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[818]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[819]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[819]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[819]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[819]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[819]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[81]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[820]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[821]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[822]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[823]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[823]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[823]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[823]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[823]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[824]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[825]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[826]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[827]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[827]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[827]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[827]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[827]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[828]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[829]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[82]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[830]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[831]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[831]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[831]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[831]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[831]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[832]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[833]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[834]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[835]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[835]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[835]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[835]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[835]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[836]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[837]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[838]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[839]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[839]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[839]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[839]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[839]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[83]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[83]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[83]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[83]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[83]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[840]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[841]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[842]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[843]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[843]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[843]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[843]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[843]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[844]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[845]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[846]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[847]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[847]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[847]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[847]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[847]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[848]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[849]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[84]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[850]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[851]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[851]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[851]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[851]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[851]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[852]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[853]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[854]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[855]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[855]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[855]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[855]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[855]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[856]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[857]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[858]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[859]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[859]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[859]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[859]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[859]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[85]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[860]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[861]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[862]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[863]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[863]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[863]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[863]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[863]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[864]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[865]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[866]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[867]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[867]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[867]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[867]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[867]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[868]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[869]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[86]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[870]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[871]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[871]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[871]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[871]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[871]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[872]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[873]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[874]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[875]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[875]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[875]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[875]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[875]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[876]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[877]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[878]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[879]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[879]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[879]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[879]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[879]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[87]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[87]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[87]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[87]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[87]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[880]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[881]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[882]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[883]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[883]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[883]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[883]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[883]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[884]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[885]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[886]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[887]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[887]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[887]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[887]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[887]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[888]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[889]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[88]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[890]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[891]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[891]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[891]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[891]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[891]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[892]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[893]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[894]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[895]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[895]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[895]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[895]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[895]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[896]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[897]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[898]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[899]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[899]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[899]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[899]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[899]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[89]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[8]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[900]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[901]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[902]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[903]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[903]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[903]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[903]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[903]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[904]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[905]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[906]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[907]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[907]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[907]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[907]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[907]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[908]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[909]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[90]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[910]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[911]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[911]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[911]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[911]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[911]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[912]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[913]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[914]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[915]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[915]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[915]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[915]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[915]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[916]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[917]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[918]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[919]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[919]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[919]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[919]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[919]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[91]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[91]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[91]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[91]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[91]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[920]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[921]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[922]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[923]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[923]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[923]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[923]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[923]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[924]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[925]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[926]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[927]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[927]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[927]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[927]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[927]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[928]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[929]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[92]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[930]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[931]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[931]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[931]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[931]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[931]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[932]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[933]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[934]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[934]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[935]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[935]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[935]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[935]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[935]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[936]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[937]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[938]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[939]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[939]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[939]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[939]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[939]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[93]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[940]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[941]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[942]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[943]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[943]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[943]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[943]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[943]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[944]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[945]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[946]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[947]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[947]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[947]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa[947]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[947]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa[947]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[948]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[949]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[94]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[950]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[951]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[951]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[951]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[951]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[951]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[952]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[953]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[954]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[955]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[955]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[955]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[955]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[955]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[956]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[957]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[958]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[959]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[959]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[959]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[959]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[959]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[95]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[95]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[95]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[95]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[95]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[960]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[961]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[962]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[963]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[963]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[963]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[963]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[963]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[964]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[965]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[966]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[967]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[967]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[967]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[967]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[967]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[968]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[969]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[96]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[970]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[971]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[971]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[971]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[971]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[971]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[972]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[973]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[974]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[975]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[975]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[975]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[975]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[975]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[976]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[977]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[978]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[979]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[979]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[979]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[979]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[979]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[97]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[980]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[981]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[982]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[983]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[983]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[983]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[983]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[983]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[984]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[985]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[986]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[987]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[987]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[987]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[987]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[987]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[988]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[989]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[98]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[990]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[991]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[991]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[991]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[991]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[991]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[992]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[993]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[994]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[995]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[995]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[995]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[995]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[995]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[996]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[997]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[998]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[999]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa[999]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa[999]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[999]_i_8_n_0\ : STD_LOGIC;
  signal \sum_mantissa[999]_i_9_n_0\ : STD_LOGIC;
  signal \sum_mantissa[99]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa[99]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa[99]_i_5_n_0\ : STD_LOGIC;
  signal \sum_mantissa[99]_i_6_n_0\ : STD_LOGIC;
  signal \sum_mantissa[99]_i_7_n_0\ : STD_LOGIC;
  signal \sum_mantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal sum_mantissa_aux : STD_LOGIC_VECTOR ( 1023 to 1023 );
  signal \sum_mantissa_aux[1023]_i_1_n_0\ : STD_LOGIC;
  signal \sum_mantissa_aux[1023]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1003]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1007]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1011]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1015]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1019]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1023]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1026]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1026]_i_2_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1026]_i_2_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1026]_i_2_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1027]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1030]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1030]_i_2_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1030]_i_2_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1030]_i_2_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1031]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1034]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1034]_i_2_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1034]_i_2_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1034]_i_2_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1035]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1038]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1038]_i_2_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1038]_i_2_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1038]_i_2_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1039]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[103]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1042]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1042]_i_2_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1042]_i_2_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1042]_i_2_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1046]_i_2_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1046]_i_2_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1046]_i_2_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1046]_i_2_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_103_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_103_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_103_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_103_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_108_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_108_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_108_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_108_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_10_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_10_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_10_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_10_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_113_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_113_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_113_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_113_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_118_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_118_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_118_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_118_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_11_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_11_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_11_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_11_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_123_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_123_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_123_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_123_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_128_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_128_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_128_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_128_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_12_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_12_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_12_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_12_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_133_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_133_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_133_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_133_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_138_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_138_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_138_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_138_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_13_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_13_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_13_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_13_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_143_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_143_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_143_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_143_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_148_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_148_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_148_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_148_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_153_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_153_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_153_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_153_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_158_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_158_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_158_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_158_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_15_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_163_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_163_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_163_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_163_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_168_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_168_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_168_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_168_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_173_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_173_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_173_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_173_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_178_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_178_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_178_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_178_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_183_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_183_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_183_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_183_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_188_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_188_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_188_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_188_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_193_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_193_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_193_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_193_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_198_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_198_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_198_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_198_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_207_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_207_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_207_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_207_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_212_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_212_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_212_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_212_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_217_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_217_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_217_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_217_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_222_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_222_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_222_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_222_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_227_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_227_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_227_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_227_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_232_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_232_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_232_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_232_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_237_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_237_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_237_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_237_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_23_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_23_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_23_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_23_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_242_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_242_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_242_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_242_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_247_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_247_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_247_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_247_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_252_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_252_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_252_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_252_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_257_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_257_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_257_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_257_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_262_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_262_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_262_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_262_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_267_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_267_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_267_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_267_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_272_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_272_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_272_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_272_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_277_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_277_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_277_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_277_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_282_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_282_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_282_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_282_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_287_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_287_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_287_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_287_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_28_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_28_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_28_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_28_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_292_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_292_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_292_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_292_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_297_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_297_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_297_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_297_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_302_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_302_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_302_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_302_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_307_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_307_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_307_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_307_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_312_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_312_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_312_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_312_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_317_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_317_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_317_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_317_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_322_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_322_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_322_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_322_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_327_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_327_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_327_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_327_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_332_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_332_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_332_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_332_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_337_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_337_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_337_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_337_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_33_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_33_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_33_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_33_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_342_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_342_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_342_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_342_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_347_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_347_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_347_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_347_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_352_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_352_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_352_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_352_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_357_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_357_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_357_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_357_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_362_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_362_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_362_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_362_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_367_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_367_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_367_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_367_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_372_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_372_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_372_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_372_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_377_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_377_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_377_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_377_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_382_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_382_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_382_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_382_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_387_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_387_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_387_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_387_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_38_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_38_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_38_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_38_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_392_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_392_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_392_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_392_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_397_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_397_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_397_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_397_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_402_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_402_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_402_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_402_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_407_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_407_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_407_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_407_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_412_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_412_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_412_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_412_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_417_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_417_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_417_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_417_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_438_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_438_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_438_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_438_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_43_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_43_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_43_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_43_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_443_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_443_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_443_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_443_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_448_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_448_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_448_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_448_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_44_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_44_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_44_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_44_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_45_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_45_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_46_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_46_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_46_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_46_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_55_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_55_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_55_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_55_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_60_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_60_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_60_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_60_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_65_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_65_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_65_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_65_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_70_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_70_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_70_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_70_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_75_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_75_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_75_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_75_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_80_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_80_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_80_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_80_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_85_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_85_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_85_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_85_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_88_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_88_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_88_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_88_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_8_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_8_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_8_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_8_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_8_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_8_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_8_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_93_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_93_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_93_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_93_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_98_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_98_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_98_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[1047]_i_98_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[107]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[111]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[115]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[119]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[123]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[127]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[131]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[135]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[139]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[143]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[147]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[151]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[155]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[159]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[163]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[167]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[171]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[175]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[179]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[183]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[187]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[191]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[195]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[199]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[203]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[207]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[211]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[215]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[219]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[223]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[227]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[231]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[235]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[239]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[243]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[247]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[251]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[255]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[259]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[263]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[267]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[271]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[275]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[279]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[27]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[283]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[287]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[291]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[295]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[299]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[303]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[307]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[311]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[315]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[319]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[323]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[327]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[331]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[335]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[339]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[343]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[347]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[351]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[355]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[359]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[35]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[363]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[367]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[371]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[375]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[379]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[383]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[387]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[391]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[395]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[399]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[39]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[403]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[407]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[411]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[415]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[419]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[423]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[427]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[431]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[435]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[439]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[43]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[443]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[447]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[451]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[455]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[459]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[463]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[467]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[471]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[475]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[479]_i_4_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[47]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[483]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[487]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[491]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[495]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[499]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[503]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[507]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[511]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[515]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[519]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[51]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[523]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[527]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[531]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[535]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[539]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[543]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[547]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[551]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[555]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[559]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[55]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[563]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[567]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[571]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[575]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[579]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[583]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[587]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[591]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[595]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[599]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[59]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[603]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[607]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[611]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[615]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[619]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[623]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[627]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[631]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[635]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[639]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[63]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[643]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[647]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[651]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[655]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[659]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[663]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[667]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[671]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[675]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[679]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[67]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[683]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[687]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[691]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[695]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[699]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[703]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[707]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[711]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[715]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[719]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[71]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[723]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[727]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[731]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[735]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[739]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[743]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[747]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[751]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[755]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[759]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[75]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[763]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[767]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[771]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[775]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[779]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[783]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[787]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[791]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[795]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[799]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[79]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[803]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[807]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[811]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[815]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[819]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[823]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[827]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[831]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[835]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[839]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[83]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[843]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[847]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[851]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[855]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[859]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[863]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[867]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[871]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[875]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[879]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[87]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[883]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[887]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[891]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[895]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[899]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[903]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[907]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[911]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[915]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[919]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[91]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[923]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[927]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[931]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[935]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[939]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[943]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[947]_i_4_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[951]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[955]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[959]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[95]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[963]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[967]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[971]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[975]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[979]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[983]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[987]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[991]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[995]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[999]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_0\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_1\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_2\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_3\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_4\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_5\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_6\ : STD_LOGIC;
  signal \sum_mantissa_reg[99]_i_3_n_7\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1000]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1001]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1002]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1003]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1004]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1005]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1006]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1007]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1008]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1009]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[100]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1010]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1011]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1012]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1013]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1014]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1015]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1016]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1017]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1018]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1019]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[101]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1020]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1021]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1022]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1023]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1024]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1025]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1026]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1027]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1028]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1029]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[102]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1030]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1031]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1032]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1033]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1034]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1035]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1036]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1037]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1038]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1039]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[103]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1040]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1041]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1042]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1043]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1044]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1045]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1047]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[104]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[105]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[106]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[107]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[108]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[109]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[110]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[111]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[112]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[113]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[114]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[115]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[116]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[117]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[118]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[119]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[120]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[121]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[122]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[123]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[124]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[125]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[126]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[127]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[128]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[129]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[130]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[131]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[132]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[133]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[134]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[135]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[136]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[137]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[138]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[139]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[140]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[141]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[142]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[143]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[144]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[145]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[146]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[147]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[148]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[149]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[150]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[151]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[152]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[153]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[154]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[155]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[156]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[157]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[158]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[159]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[160]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[161]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[162]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[163]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[164]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[165]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[166]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[167]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[168]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[169]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[170]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[171]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[172]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[173]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[174]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[175]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[176]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[177]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[178]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[179]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[180]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[181]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[182]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[183]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[184]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[185]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[186]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[187]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[188]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[189]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[190]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[191]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[192]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[193]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[194]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[195]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[196]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[197]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[198]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[199]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[200]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[201]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[202]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[203]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[204]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[205]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[206]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[207]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[208]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[209]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[210]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[211]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[212]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[213]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[214]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[215]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[216]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[217]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[218]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[219]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[220]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[221]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[222]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[223]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[224]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[225]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[226]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[227]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[228]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[229]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[230]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[231]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[232]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[233]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[234]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[235]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[236]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[237]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[238]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[239]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[23]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[240]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[241]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[242]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[243]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[244]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[245]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[246]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[247]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[248]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[249]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[24]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[250]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[251]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[252]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[253]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[254]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[255]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[256]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[257]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[258]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[259]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[25]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[260]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[261]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[262]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[263]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[264]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[265]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[266]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[267]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[268]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[269]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[26]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[270]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[271]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[272]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[273]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[274]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[275]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[276]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[277]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[278]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[279]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[27]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[280]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[281]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[282]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[283]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[284]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[285]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[286]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[287]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[288]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[289]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[28]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[290]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[291]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[292]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[293]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[294]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[295]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[296]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[297]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[298]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[299]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[29]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[300]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[301]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[302]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[303]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[304]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[305]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[306]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[307]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[308]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[309]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[30]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[310]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[311]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[312]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[313]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[314]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[315]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[316]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[317]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[318]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[319]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[31]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[320]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[321]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[322]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[323]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[324]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[325]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[326]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[327]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[328]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[329]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[32]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[330]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[331]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[332]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[333]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[334]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[335]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[336]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[337]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[338]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[339]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[33]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[340]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[341]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[342]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[343]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[344]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[345]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[346]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[347]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[348]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[349]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[34]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[350]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[351]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[352]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[353]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[354]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[355]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[356]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[357]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[358]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[359]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[35]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[360]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[361]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[362]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[363]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[364]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[365]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[366]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[367]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[368]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[369]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[36]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[370]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[371]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[372]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[373]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[374]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[375]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[376]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[377]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[378]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[379]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[37]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[380]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[381]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[382]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[383]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[384]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[385]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[386]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[387]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[388]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[389]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[38]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[390]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[391]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[392]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[393]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[394]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[395]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[396]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[397]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[398]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[399]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[39]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[400]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[401]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[402]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[403]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[404]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[405]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[406]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[407]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[408]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[409]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[40]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[410]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[411]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[412]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[413]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[414]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[415]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[416]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[417]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[418]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[419]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[41]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[420]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[421]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[422]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[423]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[424]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[425]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[426]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[427]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[428]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[429]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[42]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[430]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[431]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[432]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[433]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[434]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[435]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[436]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[437]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[438]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[439]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[43]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[440]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[441]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[442]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[443]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[444]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[445]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[446]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[447]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[448]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[449]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[44]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[450]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[451]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[452]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[453]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[454]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[455]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[456]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[457]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[458]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[459]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[45]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[460]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[461]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[462]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[463]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[464]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[465]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[466]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[467]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[468]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[469]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[46]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[470]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[471]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[472]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[473]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[474]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[475]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[476]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[477]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[478]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[479]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[47]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[480]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[481]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[482]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[483]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[484]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[485]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[486]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[487]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[488]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[489]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[48]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[490]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[491]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[492]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[493]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[494]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[495]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[496]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[497]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[498]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[499]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[49]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[500]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[501]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[502]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[503]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[504]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[505]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[506]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[507]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[508]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[509]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[50]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[510]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[511]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[512]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[513]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[514]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[515]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[516]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[517]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[518]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[519]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[51]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[520]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[521]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[522]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[523]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[524]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[525]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[526]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[527]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[528]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[529]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[52]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[530]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[531]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[532]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[533]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[534]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[535]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[536]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[537]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[538]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[539]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[53]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[540]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[541]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[542]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[543]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[544]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[545]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[546]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[547]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[548]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[549]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[54]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[550]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[551]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[552]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[553]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[554]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[555]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[556]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[557]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[558]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[559]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[55]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[560]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[561]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[562]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[563]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[564]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[565]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[566]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[567]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[568]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[569]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[56]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[570]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[571]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[572]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[573]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[574]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[575]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[576]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[577]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[578]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[579]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[57]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[580]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[581]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[582]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[583]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[584]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[585]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[586]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[587]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[588]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[589]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[58]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[590]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[591]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[592]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[593]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[594]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[595]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[596]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[597]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[598]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[599]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[59]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[600]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[601]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[602]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[603]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[604]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[605]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[606]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[607]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[608]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[609]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[60]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[610]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[611]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[612]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[613]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[614]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[615]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[616]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[617]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[618]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[619]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[61]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[620]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[621]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[622]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[623]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[624]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[625]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[626]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[627]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[628]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[629]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[62]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[630]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[631]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[632]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[633]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[634]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[635]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[636]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[637]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[638]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[639]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[63]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[640]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[641]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[642]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[643]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[644]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[645]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[646]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[647]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[648]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[649]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[64]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[650]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[651]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[652]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[653]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[654]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[655]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[656]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[657]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[658]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[659]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[65]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[660]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[661]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[662]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[663]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[664]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[665]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[666]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[667]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[668]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[669]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[66]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[670]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[671]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[672]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[673]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[674]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[675]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[676]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[677]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[678]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[679]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[67]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[680]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[681]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[682]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[683]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[684]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[685]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[686]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[687]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[688]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[689]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[68]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[690]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[691]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[692]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[693]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[694]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[695]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[696]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[697]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[698]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[699]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[69]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[700]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[701]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[702]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[703]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[704]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[705]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[706]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[707]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[708]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[709]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[70]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[710]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[711]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[712]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[713]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[714]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[715]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[716]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[717]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[718]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[719]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[71]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[720]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[721]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[722]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[723]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[724]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[725]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[726]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[727]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[728]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[729]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[72]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[730]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[731]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[732]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[733]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[734]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[735]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[736]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[737]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[738]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[739]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[73]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[740]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[741]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[742]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[743]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[744]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[745]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[746]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[747]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[748]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[749]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[74]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[750]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[751]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[752]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[753]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[754]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[755]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[756]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[757]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[758]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[759]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[75]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[760]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[761]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[762]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[763]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[764]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[765]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[766]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[767]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[768]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[769]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[76]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[770]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[771]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[772]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[773]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[774]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[775]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[776]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[777]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[778]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[779]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[77]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[780]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[781]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[782]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[783]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[784]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[785]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[786]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[787]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[788]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[789]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[78]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[790]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[791]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[792]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[793]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[794]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[795]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[796]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[797]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[798]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[799]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[79]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[800]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[801]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[802]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[803]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[804]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[805]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[806]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[807]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[808]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[809]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[80]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[810]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[811]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[812]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[813]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[814]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[815]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[816]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[817]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[818]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[819]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[81]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[820]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[821]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[822]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[823]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[824]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[825]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[826]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[827]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[828]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[829]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[82]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[830]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[831]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[832]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[833]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[834]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[835]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[836]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[837]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[838]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[839]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[83]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[840]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[841]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[842]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[843]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[844]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[845]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[846]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[847]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[848]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[849]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[84]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[850]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[851]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[852]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[853]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[854]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[855]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[856]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[857]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[858]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[859]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[85]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[860]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[861]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[862]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[863]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[864]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[865]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[866]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[867]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[868]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[869]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[86]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[870]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[871]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[872]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[873]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[874]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[875]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[876]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[877]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[878]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[879]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[87]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[880]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[881]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[882]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[883]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[884]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[885]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[886]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[887]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[888]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[889]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[88]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[890]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[891]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[892]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[893]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[894]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[895]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[896]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[897]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[898]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[899]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[89]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[900]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[901]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[902]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[903]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[904]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[905]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[906]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[907]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[908]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[909]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[90]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[910]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[911]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[912]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[913]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[914]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[915]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[916]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[917]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[918]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[919]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[91]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[920]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[921]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[922]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[923]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[924]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[925]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[926]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[927]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[928]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[929]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[92]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[930]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[931]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[932]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[933]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[934]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[935]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[936]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[937]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[938]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[939]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[93]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[940]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[941]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[942]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[943]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[944]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[945]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[946]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[947]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[948]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[949]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[94]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[950]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[951]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[952]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[953]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[954]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[955]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[956]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[957]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[958]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[959]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[95]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[960]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[961]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[962]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[963]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[964]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[965]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[966]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[967]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[968]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[969]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[96]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[970]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[971]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[972]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[973]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[974]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[975]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[976]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[977]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[978]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[979]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[97]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[980]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[981]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[982]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[983]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[984]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[985]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[986]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[987]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[988]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[989]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[98]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[990]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[991]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[992]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[993]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[994]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[995]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[996]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[997]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[998]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[999]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[99]\ : STD_LOGIC;
  signal \sum_mantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal sum_sign_i_1000_n_0 : STD_LOGIC;
  signal sum_sign_i_1001_n_0 : STD_LOGIC;
  signal sum_sign_i_1002_n_0 : STD_LOGIC;
  signal sum_sign_i_1003_n_0 : STD_LOGIC;
  signal sum_sign_i_1004_n_0 : STD_LOGIC;
  signal sum_sign_i_1006_n_0 : STD_LOGIC;
  signal sum_sign_i_1007_n_0 : STD_LOGIC;
  signal sum_sign_i_1008_n_0 : STD_LOGIC;
  signal sum_sign_i_1009_n_0 : STD_LOGIC;
  signal sum_sign_i_100_n_0 : STD_LOGIC;
  signal sum_sign_i_1010_n_0 : STD_LOGIC;
  signal sum_sign_i_1011_n_0 : STD_LOGIC;
  signal sum_sign_i_1012_n_0 : STD_LOGIC;
  signal sum_sign_i_1013_n_0 : STD_LOGIC;
  signal sum_sign_i_1015_n_0 : STD_LOGIC;
  signal sum_sign_i_1016_n_0 : STD_LOGIC;
  signal sum_sign_i_1017_n_0 : STD_LOGIC;
  signal sum_sign_i_1018_n_0 : STD_LOGIC;
  signal sum_sign_i_1019_n_0 : STD_LOGIC;
  signal sum_sign_i_101_n_0 : STD_LOGIC;
  signal sum_sign_i_1020_n_0 : STD_LOGIC;
  signal sum_sign_i_1021_n_0 : STD_LOGIC;
  signal sum_sign_i_1022_n_0 : STD_LOGIC;
  signal sum_sign_i_1024_n_0 : STD_LOGIC;
  signal sum_sign_i_1025_n_0 : STD_LOGIC;
  signal sum_sign_i_1026_n_0 : STD_LOGIC;
  signal sum_sign_i_1027_n_0 : STD_LOGIC;
  signal sum_sign_i_1028_n_0 : STD_LOGIC;
  signal sum_sign_i_1029_n_0 : STD_LOGIC;
  signal sum_sign_i_102_n_0 : STD_LOGIC;
  signal sum_sign_i_1030_n_0 : STD_LOGIC;
  signal sum_sign_i_1031_n_0 : STD_LOGIC;
  signal sum_sign_i_1033_n_0 : STD_LOGIC;
  signal sum_sign_i_1034_n_0 : STD_LOGIC;
  signal sum_sign_i_1035_n_0 : STD_LOGIC;
  signal sum_sign_i_1036_n_0 : STD_LOGIC;
  signal sum_sign_i_1037_n_0 : STD_LOGIC;
  signal sum_sign_i_1038_n_0 : STD_LOGIC;
  signal sum_sign_i_1039_n_0 : STD_LOGIC;
  signal sum_sign_i_103_n_0 : STD_LOGIC;
  signal sum_sign_i_1040_n_0 : STD_LOGIC;
  signal sum_sign_i_1042_n_0 : STD_LOGIC;
  signal sum_sign_i_1043_n_0 : STD_LOGIC;
  signal sum_sign_i_1044_n_0 : STD_LOGIC;
  signal sum_sign_i_1045_n_0 : STD_LOGIC;
  signal sum_sign_i_1046_n_0 : STD_LOGIC;
  signal sum_sign_i_1047_n_0 : STD_LOGIC;
  signal sum_sign_i_1048_n_0 : STD_LOGIC;
  signal sum_sign_i_1049_n_0 : STD_LOGIC;
  signal sum_sign_i_104_n_0 : STD_LOGIC;
  signal sum_sign_i_1051_n_0 : STD_LOGIC;
  signal sum_sign_i_1052_n_0 : STD_LOGIC;
  signal sum_sign_i_1053_n_0 : STD_LOGIC;
  signal sum_sign_i_1054_n_0 : STD_LOGIC;
  signal sum_sign_i_1055_n_0 : STD_LOGIC;
  signal sum_sign_i_1056_n_0 : STD_LOGIC;
  signal sum_sign_i_1057_n_0 : STD_LOGIC;
  signal sum_sign_i_1058_n_0 : STD_LOGIC;
  signal sum_sign_i_1060_n_0 : STD_LOGIC;
  signal sum_sign_i_1061_n_0 : STD_LOGIC;
  signal sum_sign_i_1062_n_0 : STD_LOGIC;
  signal sum_sign_i_1063_n_0 : STD_LOGIC;
  signal sum_sign_i_1064_n_0 : STD_LOGIC;
  signal sum_sign_i_1065_n_0 : STD_LOGIC;
  signal sum_sign_i_1066_n_0 : STD_LOGIC;
  signal sum_sign_i_1067_n_0 : STD_LOGIC;
  signal sum_sign_i_1069_n_0 : STD_LOGIC;
  signal sum_sign_i_106_n_0 : STD_LOGIC;
  signal sum_sign_i_1070_n_0 : STD_LOGIC;
  signal sum_sign_i_1071_n_0 : STD_LOGIC;
  signal sum_sign_i_1072_n_0 : STD_LOGIC;
  signal sum_sign_i_1073_n_0 : STD_LOGIC;
  signal sum_sign_i_1074_n_0 : STD_LOGIC;
  signal sum_sign_i_1075_n_0 : STD_LOGIC;
  signal sum_sign_i_1076_n_0 : STD_LOGIC;
  signal sum_sign_i_1078_n_0 : STD_LOGIC;
  signal sum_sign_i_1079_n_0 : STD_LOGIC;
  signal sum_sign_i_107_n_0 : STD_LOGIC;
  signal sum_sign_i_1080_n_0 : STD_LOGIC;
  signal sum_sign_i_1081_n_0 : STD_LOGIC;
  signal sum_sign_i_1082_n_0 : STD_LOGIC;
  signal sum_sign_i_1083_n_0 : STD_LOGIC;
  signal sum_sign_i_1084_n_0 : STD_LOGIC;
  signal sum_sign_i_1085_n_0 : STD_LOGIC;
  signal sum_sign_i_1087_n_0 : STD_LOGIC;
  signal sum_sign_i_1088_n_0 : STD_LOGIC;
  signal sum_sign_i_1089_n_0 : STD_LOGIC;
  signal sum_sign_i_108_n_0 : STD_LOGIC;
  signal sum_sign_i_1090_n_0 : STD_LOGIC;
  signal sum_sign_i_1091_n_0 : STD_LOGIC;
  signal sum_sign_i_1092_n_0 : STD_LOGIC;
  signal sum_sign_i_1093_n_0 : STD_LOGIC;
  signal sum_sign_i_1094_n_0 : STD_LOGIC;
  signal sum_sign_i_1096_n_0 : STD_LOGIC;
  signal sum_sign_i_1097_n_0 : STD_LOGIC;
  signal sum_sign_i_1098_n_0 : STD_LOGIC;
  signal sum_sign_i_1099_n_0 : STD_LOGIC;
  signal sum_sign_i_109_n_0 : STD_LOGIC;
  signal sum_sign_i_10_n_0 : STD_LOGIC;
  signal sum_sign_i_1100_n_0 : STD_LOGIC;
  signal sum_sign_i_1101_n_0 : STD_LOGIC;
  signal sum_sign_i_1102_n_0 : STD_LOGIC;
  signal sum_sign_i_1103_n_0 : STD_LOGIC;
  signal sum_sign_i_1105_n_0 : STD_LOGIC;
  signal sum_sign_i_1106_n_0 : STD_LOGIC;
  signal sum_sign_i_1107_n_0 : STD_LOGIC;
  signal sum_sign_i_1108_n_0 : STD_LOGIC;
  signal sum_sign_i_1109_n_0 : STD_LOGIC;
  signal sum_sign_i_110_n_0 : STD_LOGIC;
  signal sum_sign_i_1110_n_0 : STD_LOGIC;
  signal sum_sign_i_1111_n_0 : STD_LOGIC;
  signal sum_sign_i_1112_n_0 : STD_LOGIC;
  signal sum_sign_i_1114_n_0 : STD_LOGIC;
  signal sum_sign_i_1115_n_0 : STD_LOGIC;
  signal sum_sign_i_1116_n_0 : STD_LOGIC;
  signal sum_sign_i_1117_n_0 : STD_LOGIC;
  signal sum_sign_i_1118_n_0 : STD_LOGIC;
  signal sum_sign_i_1119_n_0 : STD_LOGIC;
  signal sum_sign_i_111_n_0 : STD_LOGIC;
  signal sum_sign_i_1120_n_0 : STD_LOGIC;
  signal sum_sign_i_1121_n_0 : STD_LOGIC;
  signal sum_sign_i_1123_n_0 : STD_LOGIC;
  signal sum_sign_i_1124_n_0 : STD_LOGIC;
  signal sum_sign_i_1125_n_0 : STD_LOGIC;
  signal sum_sign_i_1126_n_0 : STD_LOGIC;
  signal sum_sign_i_1127_n_0 : STD_LOGIC;
  signal sum_sign_i_1128_n_0 : STD_LOGIC;
  signal sum_sign_i_1129_n_0 : STD_LOGIC;
  signal sum_sign_i_112_n_0 : STD_LOGIC;
  signal sum_sign_i_1130_n_0 : STD_LOGIC;
  signal sum_sign_i_1132_n_0 : STD_LOGIC;
  signal sum_sign_i_1133_n_0 : STD_LOGIC;
  signal sum_sign_i_1134_n_0 : STD_LOGIC;
  signal sum_sign_i_1135_n_0 : STD_LOGIC;
  signal sum_sign_i_1136_n_0 : STD_LOGIC;
  signal sum_sign_i_1137_n_0 : STD_LOGIC;
  signal sum_sign_i_1138_n_0 : STD_LOGIC;
  signal sum_sign_i_1139_n_0 : STD_LOGIC;
  signal sum_sign_i_113_n_0 : STD_LOGIC;
  signal sum_sign_i_1141_n_0 : STD_LOGIC;
  signal sum_sign_i_1142_n_0 : STD_LOGIC;
  signal sum_sign_i_1143_n_0 : STD_LOGIC;
  signal sum_sign_i_1144_n_0 : STD_LOGIC;
  signal sum_sign_i_1145_n_0 : STD_LOGIC;
  signal sum_sign_i_1146_n_0 : STD_LOGIC;
  signal sum_sign_i_1147_n_0 : STD_LOGIC;
  signal sum_sign_i_1148_n_0 : STD_LOGIC;
  signal sum_sign_i_1150_n_0 : STD_LOGIC;
  signal sum_sign_i_1151_n_0 : STD_LOGIC;
  signal sum_sign_i_1152_n_0 : STD_LOGIC;
  signal sum_sign_i_1153_n_0 : STD_LOGIC;
  signal sum_sign_i_1154_n_0 : STD_LOGIC;
  signal sum_sign_i_1155_n_0 : STD_LOGIC;
  signal sum_sign_i_1156_n_0 : STD_LOGIC;
  signal sum_sign_i_1157_n_0 : STD_LOGIC;
  signal sum_sign_i_1159_n_0 : STD_LOGIC;
  signal sum_sign_i_115_n_0 : STD_LOGIC;
  signal sum_sign_i_1160_n_0 : STD_LOGIC;
  signal sum_sign_i_1161_n_0 : STD_LOGIC;
  signal sum_sign_i_1162_n_0 : STD_LOGIC;
  signal sum_sign_i_1163_n_0 : STD_LOGIC;
  signal sum_sign_i_1164_n_0 : STD_LOGIC;
  signal sum_sign_i_1165_n_0 : STD_LOGIC;
  signal sum_sign_i_1166_n_0 : STD_LOGIC;
  signal sum_sign_i_1168_n_0 : STD_LOGIC;
  signal sum_sign_i_1169_n_0 : STD_LOGIC;
  signal sum_sign_i_116_n_0 : STD_LOGIC;
  signal sum_sign_i_1170_n_0 : STD_LOGIC;
  signal sum_sign_i_1171_n_0 : STD_LOGIC;
  signal sum_sign_i_1172_n_0 : STD_LOGIC;
  signal sum_sign_i_1173_n_0 : STD_LOGIC;
  signal sum_sign_i_1174_n_0 : STD_LOGIC;
  signal sum_sign_i_1175_n_0 : STD_LOGIC;
  signal sum_sign_i_1177_n_0 : STD_LOGIC;
  signal sum_sign_i_1178_n_0 : STD_LOGIC;
  signal sum_sign_i_1179_n_0 : STD_LOGIC;
  signal sum_sign_i_117_n_0 : STD_LOGIC;
  signal sum_sign_i_1180_n_0 : STD_LOGIC;
  signal sum_sign_i_1181_n_0 : STD_LOGIC;
  signal sum_sign_i_1182_n_0 : STD_LOGIC;
  signal sum_sign_i_1183_n_0 : STD_LOGIC;
  signal sum_sign_i_1184_n_0 : STD_LOGIC;
  signal sum_sign_i_1186_n_0 : STD_LOGIC;
  signal sum_sign_i_1187_n_0 : STD_LOGIC;
  signal sum_sign_i_1188_n_0 : STD_LOGIC;
  signal sum_sign_i_1189_n_0 : STD_LOGIC;
  signal sum_sign_i_118_n_0 : STD_LOGIC;
  signal sum_sign_i_1190_n_0 : STD_LOGIC;
  signal sum_sign_i_1191_n_0 : STD_LOGIC;
  signal sum_sign_i_1192_n_0 : STD_LOGIC;
  signal sum_sign_i_1193_n_0 : STD_LOGIC;
  signal sum_sign_i_1194_n_0 : STD_LOGIC;
  signal sum_sign_i_1195_n_0 : STD_LOGIC;
  signal sum_sign_i_1196_n_0 : STD_LOGIC;
  signal sum_sign_i_1197_n_0 : STD_LOGIC;
  signal sum_sign_i_1198_n_0 : STD_LOGIC;
  signal sum_sign_i_1199_n_0 : STD_LOGIC;
  signal sum_sign_i_119_n_0 : STD_LOGIC;
  signal sum_sign_i_11_n_0 : STD_LOGIC;
  signal sum_sign_i_1200_n_0 : STD_LOGIC;
  signal sum_sign_i_1201_n_0 : STD_LOGIC;
  signal sum_sign_i_1202_n_0 : STD_LOGIC;
  signal sum_sign_i_1203_n_0 : STD_LOGIC;
  signal sum_sign_i_1204_n_0 : STD_LOGIC;
  signal sum_sign_i_1205_n_0 : STD_LOGIC;
  signal sum_sign_i_1206_n_0 : STD_LOGIC;
  signal sum_sign_i_1207_n_0 : STD_LOGIC;
  signal sum_sign_i_1208_n_0 : STD_LOGIC;
  signal sum_sign_i_1209_n_0 : STD_LOGIC;
  signal sum_sign_i_120_n_0 : STD_LOGIC;
  signal sum_sign_i_121_n_0 : STD_LOGIC;
  signal sum_sign_i_122_n_0 : STD_LOGIC;
  signal sum_sign_i_124_n_0 : STD_LOGIC;
  signal sum_sign_i_125_n_0 : STD_LOGIC;
  signal sum_sign_i_126_n_0 : STD_LOGIC;
  signal sum_sign_i_127_n_0 : STD_LOGIC;
  signal sum_sign_i_128_n_0 : STD_LOGIC;
  signal sum_sign_i_129_n_0 : STD_LOGIC;
  signal sum_sign_i_12_n_0 : STD_LOGIC;
  signal sum_sign_i_130_n_0 : STD_LOGIC;
  signal sum_sign_i_131_n_0 : STD_LOGIC;
  signal sum_sign_i_133_n_0 : STD_LOGIC;
  signal sum_sign_i_134_n_0 : STD_LOGIC;
  signal sum_sign_i_135_n_0 : STD_LOGIC;
  signal sum_sign_i_136_n_0 : STD_LOGIC;
  signal sum_sign_i_137_n_0 : STD_LOGIC;
  signal sum_sign_i_138_n_0 : STD_LOGIC;
  signal sum_sign_i_139_n_0 : STD_LOGIC;
  signal sum_sign_i_13_n_0 : STD_LOGIC;
  signal sum_sign_i_140_n_0 : STD_LOGIC;
  signal sum_sign_i_142_n_0 : STD_LOGIC;
  signal sum_sign_i_143_n_0 : STD_LOGIC;
  signal sum_sign_i_144_n_0 : STD_LOGIC;
  signal sum_sign_i_145_n_0 : STD_LOGIC;
  signal sum_sign_i_146_n_0 : STD_LOGIC;
  signal sum_sign_i_147_n_0 : STD_LOGIC;
  signal sum_sign_i_148_n_0 : STD_LOGIC;
  signal sum_sign_i_149_n_0 : STD_LOGIC;
  signal sum_sign_i_14_n_0 : STD_LOGIC;
  signal sum_sign_i_151_n_0 : STD_LOGIC;
  signal sum_sign_i_152_n_0 : STD_LOGIC;
  signal sum_sign_i_153_n_0 : STD_LOGIC;
  signal sum_sign_i_154_n_0 : STD_LOGIC;
  signal sum_sign_i_155_n_0 : STD_LOGIC;
  signal sum_sign_i_156_n_0 : STD_LOGIC;
  signal sum_sign_i_157_n_0 : STD_LOGIC;
  signal sum_sign_i_158_n_0 : STD_LOGIC;
  signal sum_sign_i_160_n_0 : STD_LOGIC;
  signal sum_sign_i_161_n_0 : STD_LOGIC;
  signal sum_sign_i_162_n_0 : STD_LOGIC;
  signal sum_sign_i_163_n_0 : STD_LOGIC;
  signal sum_sign_i_164_n_0 : STD_LOGIC;
  signal sum_sign_i_165_n_0 : STD_LOGIC;
  signal sum_sign_i_166_n_0 : STD_LOGIC;
  signal sum_sign_i_167_n_0 : STD_LOGIC;
  signal sum_sign_i_169_n_0 : STD_LOGIC;
  signal sum_sign_i_16_n_0 : STD_LOGIC;
  signal sum_sign_i_170_n_0 : STD_LOGIC;
  signal sum_sign_i_171_n_0 : STD_LOGIC;
  signal sum_sign_i_172_n_0 : STD_LOGIC;
  signal sum_sign_i_173_n_0 : STD_LOGIC;
  signal sum_sign_i_174_n_0 : STD_LOGIC;
  signal sum_sign_i_175_n_0 : STD_LOGIC;
  signal sum_sign_i_176_n_0 : STD_LOGIC;
  signal sum_sign_i_178_n_0 : STD_LOGIC;
  signal sum_sign_i_179_n_0 : STD_LOGIC;
  signal sum_sign_i_17_n_0 : STD_LOGIC;
  signal sum_sign_i_180_n_0 : STD_LOGIC;
  signal sum_sign_i_181_n_0 : STD_LOGIC;
  signal sum_sign_i_182_n_0 : STD_LOGIC;
  signal sum_sign_i_183_n_0 : STD_LOGIC;
  signal sum_sign_i_184_n_0 : STD_LOGIC;
  signal sum_sign_i_185_n_0 : STD_LOGIC;
  signal sum_sign_i_187_n_0 : STD_LOGIC;
  signal sum_sign_i_188_n_0 : STD_LOGIC;
  signal sum_sign_i_189_n_0 : STD_LOGIC;
  signal sum_sign_i_18_n_0 : STD_LOGIC;
  signal sum_sign_i_190_n_0 : STD_LOGIC;
  signal sum_sign_i_191_n_0 : STD_LOGIC;
  signal sum_sign_i_192_n_0 : STD_LOGIC;
  signal sum_sign_i_193_n_0 : STD_LOGIC;
  signal sum_sign_i_194_n_0 : STD_LOGIC;
  signal sum_sign_i_196_n_0 : STD_LOGIC;
  signal sum_sign_i_197_n_0 : STD_LOGIC;
  signal sum_sign_i_198_n_0 : STD_LOGIC;
  signal sum_sign_i_199_n_0 : STD_LOGIC;
  signal sum_sign_i_19_n_0 : STD_LOGIC;
  signal sum_sign_i_1_n_0 : STD_LOGIC;
  signal sum_sign_i_200_n_0 : STD_LOGIC;
  signal sum_sign_i_201_n_0 : STD_LOGIC;
  signal sum_sign_i_202_n_0 : STD_LOGIC;
  signal sum_sign_i_203_n_0 : STD_LOGIC;
  signal sum_sign_i_205_n_0 : STD_LOGIC;
  signal sum_sign_i_206_n_0 : STD_LOGIC;
  signal sum_sign_i_207_n_0 : STD_LOGIC;
  signal sum_sign_i_208_n_0 : STD_LOGIC;
  signal sum_sign_i_209_n_0 : STD_LOGIC;
  signal sum_sign_i_20_n_0 : STD_LOGIC;
  signal sum_sign_i_210_n_0 : STD_LOGIC;
  signal sum_sign_i_211_n_0 : STD_LOGIC;
  signal sum_sign_i_212_n_0 : STD_LOGIC;
  signal sum_sign_i_214_n_0 : STD_LOGIC;
  signal sum_sign_i_215_n_0 : STD_LOGIC;
  signal sum_sign_i_216_n_0 : STD_LOGIC;
  signal sum_sign_i_217_n_0 : STD_LOGIC;
  signal sum_sign_i_218_n_0 : STD_LOGIC;
  signal sum_sign_i_219_n_0 : STD_LOGIC;
  signal sum_sign_i_21_n_0 : STD_LOGIC;
  signal sum_sign_i_220_n_0 : STD_LOGIC;
  signal sum_sign_i_221_n_0 : STD_LOGIC;
  signal sum_sign_i_223_n_0 : STD_LOGIC;
  signal sum_sign_i_224_n_0 : STD_LOGIC;
  signal sum_sign_i_225_n_0 : STD_LOGIC;
  signal sum_sign_i_226_n_0 : STD_LOGIC;
  signal sum_sign_i_227_n_0 : STD_LOGIC;
  signal sum_sign_i_228_n_0 : STD_LOGIC;
  signal sum_sign_i_229_n_0 : STD_LOGIC;
  signal sum_sign_i_22_n_0 : STD_LOGIC;
  signal sum_sign_i_230_n_0 : STD_LOGIC;
  signal sum_sign_i_232_n_0 : STD_LOGIC;
  signal sum_sign_i_233_n_0 : STD_LOGIC;
  signal sum_sign_i_234_n_0 : STD_LOGIC;
  signal sum_sign_i_235_n_0 : STD_LOGIC;
  signal sum_sign_i_236_n_0 : STD_LOGIC;
  signal sum_sign_i_237_n_0 : STD_LOGIC;
  signal sum_sign_i_238_n_0 : STD_LOGIC;
  signal sum_sign_i_239_n_0 : STD_LOGIC;
  signal sum_sign_i_23_n_0 : STD_LOGIC;
  signal sum_sign_i_241_n_0 : STD_LOGIC;
  signal sum_sign_i_242_n_0 : STD_LOGIC;
  signal sum_sign_i_243_n_0 : STD_LOGIC;
  signal sum_sign_i_244_n_0 : STD_LOGIC;
  signal sum_sign_i_245_n_0 : STD_LOGIC;
  signal sum_sign_i_246_n_0 : STD_LOGIC;
  signal sum_sign_i_247_n_0 : STD_LOGIC;
  signal sum_sign_i_248_n_0 : STD_LOGIC;
  signal sum_sign_i_250_n_0 : STD_LOGIC;
  signal sum_sign_i_251_n_0 : STD_LOGIC;
  signal sum_sign_i_252_n_0 : STD_LOGIC;
  signal sum_sign_i_253_n_0 : STD_LOGIC;
  signal sum_sign_i_254_n_0 : STD_LOGIC;
  signal sum_sign_i_255_n_0 : STD_LOGIC;
  signal sum_sign_i_256_n_0 : STD_LOGIC;
  signal sum_sign_i_257_n_0 : STD_LOGIC;
  signal sum_sign_i_259_n_0 : STD_LOGIC;
  signal sum_sign_i_25_n_0 : STD_LOGIC;
  signal sum_sign_i_260_n_0 : STD_LOGIC;
  signal sum_sign_i_261_n_0 : STD_LOGIC;
  signal sum_sign_i_262_n_0 : STD_LOGIC;
  signal sum_sign_i_263_n_0 : STD_LOGIC;
  signal sum_sign_i_264_n_0 : STD_LOGIC;
  signal sum_sign_i_265_n_0 : STD_LOGIC;
  signal sum_sign_i_266_n_0 : STD_LOGIC;
  signal sum_sign_i_268_n_0 : STD_LOGIC;
  signal sum_sign_i_269_n_0 : STD_LOGIC;
  signal sum_sign_i_26_n_0 : STD_LOGIC;
  signal sum_sign_i_270_n_0 : STD_LOGIC;
  signal sum_sign_i_271_n_0 : STD_LOGIC;
  signal sum_sign_i_272_n_0 : STD_LOGIC;
  signal sum_sign_i_273_n_0 : STD_LOGIC;
  signal sum_sign_i_274_n_0 : STD_LOGIC;
  signal sum_sign_i_275_n_0 : STD_LOGIC;
  signal sum_sign_i_277_n_0 : STD_LOGIC;
  signal sum_sign_i_278_n_0 : STD_LOGIC;
  signal sum_sign_i_279_n_0 : STD_LOGIC;
  signal sum_sign_i_27_n_0 : STD_LOGIC;
  signal sum_sign_i_280_n_0 : STD_LOGIC;
  signal sum_sign_i_281_n_0 : STD_LOGIC;
  signal sum_sign_i_282_n_0 : STD_LOGIC;
  signal sum_sign_i_283_n_0 : STD_LOGIC;
  signal sum_sign_i_284_n_0 : STD_LOGIC;
  signal sum_sign_i_286_n_0 : STD_LOGIC;
  signal sum_sign_i_287_n_0 : STD_LOGIC;
  signal sum_sign_i_288_n_0 : STD_LOGIC;
  signal sum_sign_i_289_n_0 : STD_LOGIC;
  signal sum_sign_i_28_n_0 : STD_LOGIC;
  signal sum_sign_i_290_n_0 : STD_LOGIC;
  signal sum_sign_i_291_n_0 : STD_LOGIC;
  signal sum_sign_i_292_n_0 : STD_LOGIC;
  signal sum_sign_i_293_n_0 : STD_LOGIC;
  signal sum_sign_i_295_n_0 : STD_LOGIC;
  signal sum_sign_i_296_n_0 : STD_LOGIC;
  signal sum_sign_i_297_n_0 : STD_LOGIC;
  signal sum_sign_i_298_n_0 : STD_LOGIC;
  signal sum_sign_i_299_n_0 : STD_LOGIC;
  signal sum_sign_i_29_n_0 : STD_LOGIC;
  signal sum_sign_i_2_n_0 : STD_LOGIC;
  signal sum_sign_i_300_n_0 : STD_LOGIC;
  signal sum_sign_i_301_n_0 : STD_LOGIC;
  signal sum_sign_i_302_n_0 : STD_LOGIC;
  signal sum_sign_i_304_n_0 : STD_LOGIC;
  signal sum_sign_i_305_n_0 : STD_LOGIC;
  signal sum_sign_i_306_n_0 : STD_LOGIC;
  signal sum_sign_i_307_n_0 : STD_LOGIC;
  signal sum_sign_i_308_n_0 : STD_LOGIC;
  signal sum_sign_i_309_n_0 : STD_LOGIC;
  signal sum_sign_i_30_n_0 : STD_LOGIC;
  signal sum_sign_i_310_n_0 : STD_LOGIC;
  signal sum_sign_i_311_n_0 : STD_LOGIC;
  signal sum_sign_i_313_n_0 : STD_LOGIC;
  signal sum_sign_i_314_n_0 : STD_LOGIC;
  signal sum_sign_i_315_n_0 : STD_LOGIC;
  signal sum_sign_i_316_n_0 : STD_LOGIC;
  signal sum_sign_i_317_n_0 : STD_LOGIC;
  signal sum_sign_i_318_n_0 : STD_LOGIC;
  signal sum_sign_i_319_n_0 : STD_LOGIC;
  signal sum_sign_i_31_n_0 : STD_LOGIC;
  signal sum_sign_i_320_n_0 : STD_LOGIC;
  signal sum_sign_i_322_n_0 : STD_LOGIC;
  signal sum_sign_i_323_n_0 : STD_LOGIC;
  signal sum_sign_i_324_n_0 : STD_LOGIC;
  signal sum_sign_i_325_n_0 : STD_LOGIC;
  signal sum_sign_i_326_n_0 : STD_LOGIC;
  signal sum_sign_i_327_n_0 : STD_LOGIC;
  signal sum_sign_i_328_n_0 : STD_LOGIC;
  signal sum_sign_i_329_n_0 : STD_LOGIC;
  signal sum_sign_i_32_n_0 : STD_LOGIC;
  signal sum_sign_i_331_n_0 : STD_LOGIC;
  signal sum_sign_i_332_n_0 : STD_LOGIC;
  signal sum_sign_i_333_n_0 : STD_LOGIC;
  signal sum_sign_i_334_n_0 : STD_LOGIC;
  signal sum_sign_i_335_n_0 : STD_LOGIC;
  signal sum_sign_i_336_n_0 : STD_LOGIC;
  signal sum_sign_i_337_n_0 : STD_LOGIC;
  signal sum_sign_i_338_n_0 : STD_LOGIC;
  signal sum_sign_i_340_n_0 : STD_LOGIC;
  signal sum_sign_i_341_n_0 : STD_LOGIC;
  signal sum_sign_i_342_n_0 : STD_LOGIC;
  signal sum_sign_i_343_n_0 : STD_LOGIC;
  signal sum_sign_i_344_n_0 : STD_LOGIC;
  signal sum_sign_i_345_n_0 : STD_LOGIC;
  signal sum_sign_i_346_n_0 : STD_LOGIC;
  signal sum_sign_i_347_n_0 : STD_LOGIC;
  signal sum_sign_i_349_n_0 : STD_LOGIC;
  signal sum_sign_i_34_n_0 : STD_LOGIC;
  signal sum_sign_i_350_n_0 : STD_LOGIC;
  signal sum_sign_i_351_n_0 : STD_LOGIC;
  signal sum_sign_i_352_n_0 : STD_LOGIC;
  signal sum_sign_i_353_n_0 : STD_LOGIC;
  signal sum_sign_i_354_n_0 : STD_LOGIC;
  signal sum_sign_i_355_n_0 : STD_LOGIC;
  signal sum_sign_i_356_n_0 : STD_LOGIC;
  signal sum_sign_i_358_n_0 : STD_LOGIC;
  signal sum_sign_i_359_n_0 : STD_LOGIC;
  signal sum_sign_i_35_n_0 : STD_LOGIC;
  signal sum_sign_i_360_n_0 : STD_LOGIC;
  signal sum_sign_i_361_n_0 : STD_LOGIC;
  signal sum_sign_i_362_n_0 : STD_LOGIC;
  signal sum_sign_i_363_n_0 : STD_LOGIC;
  signal sum_sign_i_364_n_0 : STD_LOGIC;
  signal sum_sign_i_365_n_0 : STD_LOGIC;
  signal sum_sign_i_367_n_0 : STD_LOGIC;
  signal sum_sign_i_368_n_0 : STD_LOGIC;
  signal sum_sign_i_369_n_0 : STD_LOGIC;
  signal sum_sign_i_36_n_0 : STD_LOGIC;
  signal sum_sign_i_370_n_0 : STD_LOGIC;
  signal sum_sign_i_371_n_0 : STD_LOGIC;
  signal sum_sign_i_372_n_0 : STD_LOGIC;
  signal sum_sign_i_373_n_0 : STD_LOGIC;
  signal sum_sign_i_374_n_0 : STD_LOGIC;
  signal sum_sign_i_376_n_0 : STD_LOGIC;
  signal sum_sign_i_377_n_0 : STD_LOGIC;
  signal sum_sign_i_378_n_0 : STD_LOGIC;
  signal sum_sign_i_379_n_0 : STD_LOGIC;
  signal sum_sign_i_37_n_0 : STD_LOGIC;
  signal sum_sign_i_380_n_0 : STD_LOGIC;
  signal sum_sign_i_381_n_0 : STD_LOGIC;
  signal sum_sign_i_382_n_0 : STD_LOGIC;
  signal sum_sign_i_383_n_0 : STD_LOGIC;
  signal sum_sign_i_385_n_0 : STD_LOGIC;
  signal sum_sign_i_386_n_0 : STD_LOGIC;
  signal sum_sign_i_387_n_0 : STD_LOGIC;
  signal sum_sign_i_388_n_0 : STD_LOGIC;
  signal sum_sign_i_389_n_0 : STD_LOGIC;
  signal sum_sign_i_38_n_0 : STD_LOGIC;
  signal sum_sign_i_390_n_0 : STD_LOGIC;
  signal sum_sign_i_391_n_0 : STD_LOGIC;
  signal sum_sign_i_392_n_0 : STD_LOGIC;
  signal sum_sign_i_394_n_0 : STD_LOGIC;
  signal sum_sign_i_395_n_0 : STD_LOGIC;
  signal sum_sign_i_396_n_0 : STD_LOGIC;
  signal sum_sign_i_397_n_0 : STD_LOGIC;
  signal sum_sign_i_398_n_0 : STD_LOGIC;
  signal sum_sign_i_399_n_0 : STD_LOGIC;
  signal sum_sign_i_39_n_0 : STD_LOGIC;
  signal sum_sign_i_3_n_0 : STD_LOGIC;
  signal sum_sign_i_400_n_0 : STD_LOGIC;
  signal sum_sign_i_401_n_0 : STD_LOGIC;
  signal sum_sign_i_403_n_0 : STD_LOGIC;
  signal sum_sign_i_404_n_0 : STD_LOGIC;
  signal sum_sign_i_405_n_0 : STD_LOGIC;
  signal sum_sign_i_406_n_0 : STD_LOGIC;
  signal sum_sign_i_407_n_0 : STD_LOGIC;
  signal sum_sign_i_408_n_0 : STD_LOGIC;
  signal sum_sign_i_409_n_0 : STD_LOGIC;
  signal sum_sign_i_40_n_0 : STD_LOGIC;
  signal sum_sign_i_410_n_0 : STD_LOGIC;
  signal sum_sign_i_412_n_0 : STD_LOGIC;
  signal sum_sign_i_413_n_0 : STD_LOGIC;
  signal sum_sign_i_414_n_0 : STD_LOGIC;
  signal sum_sign_i_415_n_0 : STD_LOGIC;
  signal sum_sign_i_416_n_0 : STD_LOGIC;
  signal sum_sign_i_417_n_0 : STD_LOGIC;
  signal sum_sign_i_418_n_0 : STD_LOGIC;
  signal sum_sign_i_419_n_0 : STD_LOGIC;
  signal sum_sign_i_41_n_0 : STD_LOGIC;
  signal sum_sign_i_421_n_0 : STD_LOGIC;
  signal sum_sign_i_422_n_0 : STD_LOGIC;
  signal sum_sign_i_423_n_0 : STD_LOGIC;
  signal sum_sign_i_424_n_0 : STD_LOGIC;
  signal sum_sign_i_425_n_0 : STD_LOGIC;
  signal sum_sign_i_426_n_0 : STD_LOGIC;
  signal sum_sign_i_427_n_0 : STD_LOGIC;
  signal sum_sign_i_428_n_0 : STD_LOGIC;
  signal sum_sign_i_430_n_0 : STD_LOGIC;
  signal sum_sign_i_431_n_0 : STD_LOGIC;
  signal sum_sign_i_432_n_0 : STD_LOGIC;
  signal sum_sign_i_433_n_0 : STD_LOGIC;
  signal sum_sign_i_434_n_0 : STD_LOGIC;
  signal sum_sign_i_435_n_0 : STD_LOGIC;
  signal sum_sign_i_436_n_0 : STD_LOGIC;
  signal sum_sign_i_437_n_0 : STD_LOGIC;
  signal sum_sign_i_439_n_0 : STD_LOGIC;
  signal sum_sign_i_43_n_0 : STD_LOGIC;
  signal sum_sign_i_440_n_0 : STD_LOGIC;
  signal sum_sign_i_441_n_0 : STD_LOGIC;
  signal sum_sign_i_442_n_0 : STD_LOGIC;
  signal sum_sign_i_443_n_0 : STD_LOGIC;
  signal sum_sign_i_444_n_0 : STD_LOGIC;
  signal sum_sign_i_445_n_0 : STD_LOGIC;
  signal sum_sign_i_446_n_0 : STD_LOGIC;
  signal sum_sign_i_448_n_0 : STD_LOGIC;
  signal sum_sign_i_449_n_0 : STD_LOGIC;
  signal sum_sign_i_44_n_0 : STD_LOGIC;
  signal sum_sign_i_450_n_0 : STD_LOGIC;
  signal sum_sign_i_451_n_0 : STD_LOGIC;
  signal sum_sign_i_452_n_0 : STD_LOGIC;
  signal sum_sign_i_453_n_0 : STD_LOGIC;
  signal sum_sign_i_454_n_0 : STD_LOGIC;
  signal sum_sign_i_455_n_0 : STD_LOGIC;
  signal sum_sign_i_457_n_0 : STD_LOGIC;
  signal sum_sign_i_458_n_0 : STD_LOGIC;
  signal sum_sign_i_459_n_0 : STD_LOGIC;
  signal sum_sign_i_45_n_0 : STD_LOGIC;
  signal sum_sign_i_460_n_0 : STD_LOGIC;
  signal sum_sign_i_461_n_0 : STD_LOGIC;
  signal sum_sign_i_462_n_0 : STD_LOGIC;
  signal sum_sign_i_463_n_0 : STD_LOGIC;
  signal sum_sign_i_464_n_0 : STD_LOGIC;
  signal sum_sign_i_466_n_0 : STD_LOGIC;
  signal sum_sign_i_467_n_0 : STD_LOGIC;
  signal sum_sign_i_468_n_0 : STD_LOGIC;
  signal sum_sign_i_469_n_0 : STD_LOGIC;
  signal sum_sign_i_46_n_0 : STD_LOGIC;
  signal sum_sign_i_470_n_0 : STD_LOGIC;
  signal sum_sign_i_471_n_0 : STD_LOGIC;
  signal sum_sign_i_472_n_0 : STD_LOGIC;
  signal sum_sign_i_473_n_0 : STD_LOGIC;
  signal sum_sign_i_475_n_0 : STD_LOGIC;
  signal sum_sign_i_476_n_0 : STD_LOGIC;
  signal sum_sign_i_477_n_0 : STD_LOGIC;
  signal sum_sign_i_478_n_0 : STD_LOGIC;
  signal sum_sign_i_479_n_0 : STD_LOGIC;
  signal sum_sign_i_47_n_0 : STD_LOGIC;
  signal sum_sign_i_480_n_0 : STD_LOGIC;
  signal sum_sign_i_481_n_0 : STD_LOGIC;
  signal sum_sign_i_482_n_0 : STD_LOGIC;
  signal sum_sign_i_484_n_0 : STD_LOGIC;
  signal sum_sign_i_485_n_0 : STD_LOGIC;
  signal sum_sign_i_486_n_0 : STD_LOGIC;
  signal sum_sign_i_487_n_0 : STD_LOGIC;
  signal sum_sign_i_488_n_0 : STD_LOGIC;
  signal sum_sign_i_489_n_0 : STD_LOGIC;
  signal sum_sign_i_48_n_0 : STD_LOGIC;
  signal sum_sign_i_490_n_0 : STD_LOGIC;
  signal sum_sign_i_491_n_0 : STD_LOGIC;
  signal sum_sign_i_493_n_0 : STD_LOGIC;
  signal sum_sign_i_494_n_0 : STD_LOGIC;
  signal sum_sign_i_495_n_0 : STD_LOGIC;
  signal sum_sign_i_496_n_0 : STD_LOGIC;
  signal sum_sign_i_497_n_0 : STD_LOGIC;
  signal sum_sign_i_498_n_0 : STD_LOGIC;
  signal sum_sign_i_499_n_0 : STD_LOGIC;
  signal sum_sign_i_49_n_0 : STD_LOGIC;
  signal sum_sign_i_500_n_0 : STD_LOGIC;
  signal sum_sign_i_502_n_0 : STD_LOGIC;
  signal sum_sign_i_503_n_0 : STD_LOGIC;
  signal sum_sign_i_504_n_0 : STD_LOGIC;
  signal sum_sign_i_505_n_0 : STD_LOGIC;
  signal sum_sign_i_506_n_0 : STD_LOGIC;
  signal sum_sign_i_507_n_0 : STD_LOGIC;
  signal sum_sign_i_508_n_0 : STD_LOGIC;
  signal sum_sign_i_509_n_0 : STD_LOGIC;
  signal sum_sign_i_50_n_0 : STD_LOGIC;
  signal sum_sign_i_511_n_0 : STD_LOGIC;
  signal sum_sign_i_512_n_0 : STD_LOGIC;
  signal sum_sign_i_513_n_0 : STD_LOGIC;
  signal sum_sign_i_514_n_0 : STD_LOGIC;
  signal sum_sign_i_515_n_0 : STD_LOGIC;
  signal sum_sign_i_516_n_0 : STD_LOGIC;
  signal sum_sign_i_517_n_0 : STD_LOGIC;
  signal sum_sign_i_518_n_0 : STD_LOGIC;
  signal sum_sign_i_520_n_0 : STD_LOGIC;
  signal sum_sign_i_521_n_0 : STD_LOGIC;
  signal sum_sign_i_522_n_0 : STD_LOGIC;
  signal sum_sign_i_523_n_0 : STD_LOGIC;
  signal sum_sign_i_524_n_0 : STD_LOGIC;
  signal sum_sign_i_525_n_0 : STD_LOGIC;
  signal sum_sign_i_526_n_0 : STD_LOGIC;
  signal sum_sign_i_527_n_0 : STD_LOGIC;
  signal sum_sign_i_529_n_0 : STD_LOGIC;
  signal sum_sign_i_52_n_0 : STD_LOGIC;
  signal sum_sign_i_530_n_0 : STD_LOGIC;
  signal sum_sign_i_531_n_0 : STD_LOGIC;
  signal sum_sign_i_532_n_0 : STD_LOGIC;
  signal sum_sign_i_533_n_0 : STD_LOGIC;
  signal sum_sign_i_534_n_0 : STD_LOGIC;
  signal sum_sign_i_535_n_0 : STD_LOGIC;
  signal sum_sign_i_536_n_0 : STD_LOGIC;
  signal sum_sign_i_538_n_0 : STD_LOGIC;
  signal sum_sign_i_539_n_0 : STD_LOGIC;
  signal sum_sign_i_53_n_0 : STD_LOGIC;
  signal sum_sign_i_540_n_0 : STD_LOGIC;
  signal sum_sign_i_541_n_0 : STD_LOGIC;
  signal sum_sign_i_542_n_0 : STD_LOGIC;
  signal sum_sign_i_543_n_0 : STD_LOGIC;
  signal sum_sign_i_544_n_0 : STD_LOGIC;
  signal sum_sign_i_545_n_0 : STD_LOGIC;
  signal sum_sign_i_547_n_0 : STD_LOGIC;
  signal sum_sign_i_548_n_0 : STD_LOGIC;
  signal sum_sign_i_549_n_0 : STD_LOGIC;
  signal sum_sign_i_54_n_0 : STD_LOGIC;
  signal sum_sign_i_550_n_0 : STD_LOGIC;
  signal sum_sign_i_551_n_0 : STD_LOGIC;
  signal sum_sign_i_552_n_0 : STD_LOGIC;
  signal sum_sign_i_553_n_0 : STD_LOGIC;
  signal sum_sign_i_554_n_0 : STD_LOGIC;
  signal sum_sign_i_556_n_0 : STD_LOGIC;
  signal sum_sign_i_557_n_0 : STD_LOGIC;
  signal sum_sign_i_558_n_0 : STD_LOGIC;
  signal sum_sign_i_559_n_0 : STD_LOGIC;
  signal sum_sign_i_55_n_0 : STD_LOGIC;
  signal sum_sign_i_560_n_0 : STD_LOGIC;
  signal sum_sign_i_561_n_0 : STD_LOGIC;
  signal sum_sign_i_562_n_0 : STD_LOGIC;
  signal sum_sign_i_563_n_0 : STD_LOGIC;
  signal sum_sign_i_565_n_0 : STD_LOGIC;
  signal sum_sign_i_566_n_0 : STD_LOGIC;
  signal sum_sign_i_567_n_0 : STD_LOGIC;
  signal sum_sign_i_568_n_0 : STD_LOGIC;
  signal sum_sign_i_569_n_0 : STD_LOGIC;
  signal sum_sign_i_56_n_0 : STD_LOGIC;
  signal sum_sign_i_570_n_0 : STD_LOGIC;
  signal sum_sign_i_571_n_0 : STD_LOGIC;
  signal sum_sign_i_572_n_0 : STD_LOGIC;
  signal sum_sign_i_574_n_0 : STD_LOGIC;
  signal sum_sign_i_575_n_0 : STD_LOGIC;
  signal sum_sign_i_576_n_0 : STD_LOGIC;
  signal sum_sign_i_577_n_0 : STD_LOGIC;
  signal sum_sign_i_578_n_0 : STD_LOGIC;
  signal sum_sign_i_579_n_0 : STD_LOGIC;
  signal sum_sign_i_57_n_0 : STD_LOGIC;
  signal sum_sign_i_580_n_0 : STD_LOGIC;
  signal sum_sign_i_581_n_0 : STD_LOGIC;
  signal sum_sign_i_583_n_0 : STD_LOGIC;
  signal sum_sign_i_584_n_0 : STD_LOGIC;
  signal sum_sign_i_585_n_0 : STD_LOGIC;
  signal sum_sign_i_586_n_0 : STD_LOGIC;
  signal sum_sign_i_587_n_0 : STD_LOGIC;
  signal sum_sign_i_588_n_0 : STD_LOGIC;
  signal sum_sign_i_589_n_0 : STD_LOGIC;
  signal sum_sign_i_58_n_0 : STD_LOGIC;
  signal sum_sign_i_590_n_0 : STD_LOGIC;
  signal sum_sign_i_592_n_0 : STD_LOGIC;
  signal sum_sign_i_593_n_0 : STD_LOGIC;
  signal sum_sign_i_594_n_0 : STD_LOGIC;
  signal sum_sign_i_595_n_0 : STD_LOGIC;
  signal sum_sign_i_596_n_0 : STD_LOGIC;
  signal sum_sign_i_597_n_0 : STD_LOGIC;
  signal sum_sign_i_598_n_0 : STD_LOGIC;
  signal sum_sign_i_599_n_0 : STD_LOGIC;
  signal sum_sign_i_59_n_0 : STD_LOGIC;
  signal sum_sign_i_601_n_0 : STD_LOGIC;
  signal sum_sign_i_602_n_0 : STD_LOGIC;
  signal sum_sign_i_603_n_0 : STD_LOGIC;
  signal sum_sign_i_604_n_0 : STD_LOGIC;
  signal sum_sign_i_605_n_0 : STD_LOGIC;
  signal sum_sign_i_606_n_0 : STD_LOGIC;
  signal sum_sign_i_607_n_0 : STD_LOGIC;
  signal sum_sign_i_608_n_0 : STD_LOGIC;
  signal sum_sign_i_610_n_0 : STD_LOGIC;
  signal sum_sign_i_611_n_0 : STD_LOGIC;
  signal sum_sign_i_612_n_0 : STD_LOGIC;
  signal sum_sign_i_613_n_0 : STD_LOGIC;
  signal sum_sign_i_614_n_0 : STD_LOGIC;
  signal sum_sign_i_615_n_0 : STD_LOGIC;
  signal sum_sign_i_616_n_0 : STD_LOGIC;
  signal sum_sign_i_617_n_0 : STD_LOGIC;
  signal sum_sign_i_619_n_0 : STD_LOGIC;
  signal sum_sign_i_61_n_0 : STD_LOGIC;
  signal sum_sign_i_620_n_0 : STD_LOGIC;
  signal sum_sign_i_621_n_0 : STD_LOGIC;
  signal sum_sign_i_622_n_0 : STD_LOGIC;
  signal sum_sign_i_623_n_0 : STD_LOGIC;
  signal sum_sign_i_624_n_0 : STD_LOGIC;
  signal sum_sign_i_625_n_0 : STD_LOGIC;
  signal sum_sign_i_626_n_0 : STD_LOGIC;
  signal sum_sign_i_628_n_0 : STD_LOGIC;
  signal sum_sign_i_629_n_0 : STD_LOGIC;
  signal sum_sign_i_62_n_0 : STD_LOGIC;
  signal sum_sign_i_630_n_0 : STD_LOGIC;
  signal sum_sign_i_631_n_0 : STD_LOGIC;
  signal sum_sign_i_632_n_0 : STD_LOGIC;
  signal sum_sign_i_633_n_0 : STD_LOGIC;
  signal sum_sign_i_634_n_0 : STD_LOGIC;
  signal sum_sign_i_635_n_0 : STD_LOGIC;
  signal sum_sign_i_637_n_0 : STD_LOGIC;
  signal sum_sign_i_638_n_0 : STD_LOGIC;
  signal sum_sign_i_639_n_0 : STD_LOGIC;
  signal sum_sign_i_63_n_0 : STD_LOGIC;
  signal sum_sign_i_640_n_0 : STD_LOGIC;
  signal sum_sign_i_641_n_0 : STD_LOGIC;
  signal sum_sign_i_642_n_0 : STD_LOGIC;
  signal sum_sign_i_643_n_0 : STD_LOGIC;
  signal sum_sign_i_644_n_0 : STD_LOGIC;
  signal sum_sign_i_646_n_0 : STD_LOGIC;
  signal sum_sign_i_647_n_0 : STD_LOGIC;
  signal sum_sign_i_648_n_0 : STD_LOGIC;
  signal sum_sign_i_649_n_0 : STD_LOGIC;
  signal sum_sign_i_64_n_0 : STD_LOGIC;
  signal sum_sign_i_650_n_0 : STD_LOGIC;
  signal sum_sign_i_651_n_0 : STD_LOGIC;
  signal sum_sign_i_652_n_0 : STD_LOGIC;
  signal sum_sign_i_653_n_0 : STD_LOGIC;
  signal sum_sign_i_655_n_0 : STD_LOGIC;
  signal sum_sign_i_656_n_0 : STD_LOGIC;
  signal sum_sign_i_657_n_0 : STD_LOGIC;
  signal sum_sign_i_658_n_0 : STD_LOGIC;
  signal sum_sign_i_659_n_0 : STD_LOGIC;
  signal sum_sign_i_65_n_0 : STD_LOGIC;
  signal sum_sign_i_660_n_0 : STD_LOGIC;
  signal sum_sign_i_661_n_0 : STD_LOGIC;
  signal sum_sign_i_662_n_0 : STD_LOGIC;
  signal sum_sign_i_664_n_0 : STD_LOGIC;
  signal sum_sign_i_665_n_0 : STD_LOGIC;
  signal sum_sign_i_666_n_0 : STD_LOGIC;
  signal sum_sign_i_667_n_0 : STD_LOGIC;
  signal sum_sign_i_668_n_0 : STD_LOGIC;
  signal sum_sign_i_669_n_0 : STD_LOGIC;
  signal sum_sign_i_66_n_0 : STD_LOGIC;
  signal sum_sign_i_670_n_0 : STD_LOGIC;
  signal sum_sign_i_671_n_0 : STD_LOGIC;
  signal sum_sign_i_673_n_0 : STD_LOGIC;
  signal sum_sign_i_674_n_0 : STD_LOGIC;
  signal sum_sign_i_675_n_0 : STD_LOGIC;
  signal sum_sign_i_676_n_0 : STD_LOGIC;
  signal sum_sign_i_677_n_0 : STD_LOGIC;
  signal sum_sign_i_678_n_0 : STD_LOGIC;
  signal sum_sign_i_679_n_0 : STD_LOGIC;
  signal sum_sign_i_67_n_0 : STD_LOGIC;
  signal sum_sign_i_680_n_0 : STD_LOGIC;
  signal sum_sign_i_682_n_0 : STD_LOGIC;
  signal sum_sign_i_683_n_0 : STD_LOGIC;
  signal sum_sign_i_684_n_0 : STD_LOGIC;
  signal sum_sign_i_685_n_0 : STD_LOGIC;
  signal sum_sign_i_686_n_0 : STD_LOGIC;
  signal sum_sign_i_687_n_0 : STD_LOGIC;
  signal sum_sign_i_688_n_0 : STD_LOGIC;
  signal sum_sign_i_689_n_0 : STD_LOGIC;
  signal sum_sign_i_68_n_0 : STD_LOGIC;
  signal sum_sign_i_691_n_0 : STD_LOGIC;
  signal sum_sign_i_692_n_0 : STD_LOGIC;
  signal sum_sign_i_693_n_0 : STD_LOGIC;
  signal sum_sign_i_694_n_0 : STD_LOGIC;
  signal sum_sign_i_695_n_0 : STD_LOGIC;
  signal sum_sign_i_696_n_0 : STD_LOGIC;
  signal sum_sign_i_697_n_0 : STD_LOGIC;
  signal sum_sign_i_698_n_0 : STD_LOGIC;
  signal sum_sign_i_700_n_0 : STD_LOGIC;
  signal sum_sign_i_701_n_0 : STD_LOGIC;
  signal sum_sign_i_702_n_0 : STD_LOGIC;
  signal sum_sign_i_703_n_0 : STD_LOGIC;
  signal sum_sign_i_704_n_0 : STD_LOGIC;
  signal sum_sign_i_705_n_0 : STD_LOGIC;
  signal sum_sign_i_706_n_0 : STD_LOGIC;
  signal sum_sign_i_707_n_0 : STD_LOGIC;
  signal sum_sign_i_709_n_0 : STD_LOGIC;
  signal sum_sign_i_70_n_0 : STD_LOGIC;
  signal sum_sign_i_710_n_0 : STD_LOGIC;
  signal sum_sign_i_711_n_0 : STD_LOGIC;
  signal sum_sign_i_712_n_0 : STD_LOGIC;
  signal sum_sign_i_713_n_0 : STD_LOGIC;
  signal sum_sign_i_714_n_0 : STD_LOGIC;
  signal sum_sign_i_715_n_0 : STD_LOGIC;
  signal sum_sign_i_716_n_0 : STD_LOGIC;
  signal sum_sign_i_718_n_0 : STD_LOGIC;
  signal sum_sign_i_719_n_0 : STD_LOGIC;
  signal sum_sign_i_71_n_0 : STD_LOGIC;
  signal sum_sign_i_720_n_0 : STD_LOGIC;
  signal sum_sign_i_721_n_0 : STD_LOGIC;
  signal sum_sign_i_722_n_0 : STD_LOGIC;
  signal sum_sign_i_723_n_0 : STD_LOGIC;
  signal sum_sign_i_724_n_0 : STD_LOGIC;
  signal sum_sign_i_725_n_0 : STD_LOGIC;
  signal sum_sign_i_727_n_0 : STD_LOGIC;
  signal sum_sign_i_728_n_0 : STD_LOGIC;
  signal sum_sign_i_729_n_0 : STD_LOGIC;
  signal sum_sign_i_72_n_0 : STD_LOGIC;
  signal sum_sign_i_730_n_0 : STD_LOGIC;
  signal sum_sign_i_731_n_0 : STD_LOGIC;
  signal sum_sign_i_732_n_0 : STD_LOGIC;
  signal sum_sign_i_733_n_0 : STD_LOGIC;
  signal sum_sign_i_734_n_0 : STD_LOGIC;
  signal sum_sign_i_736_n_0 : STD_LOGIC;
  signal sum_sign_i_737_n_0 : STD_LOGIC;
  signal sum_sign_i_738_n_0 : STD_LOGIC;
  signal sum_sign_i_739_n_0 : STD_LOGIC;
  signal sum_sign_i_73_n_0 : STD_LOGIC;
  signal sum_sign_i_740_n_0 : STD_LOGIC;
  signal sum_sign_i_741_n_0 : STD_LOGIC;
  signal sum_sign_i_742_n_0 : STD_LOGIC;
  signal sum_sign_i_743_n_0 : STD_LOGIC;
  signal sum_sign_i_745_n_0 : STD_LOGIC;
  signal sum_sign_i_746_n_0 : STD_LOGIC;
  signal sum_sign_i_747_n_0 : STD_LOGIC;
  signal sum_sign_i_748_n_0 : STD_LOGIC;
  signal sum_sign_i_749_n_0 : STD_LOGIC;
  signal sum_sign_i_74_n_0 : STD_LOGIC;
  signal sum_sign_i_750_n_0 : STD_LOGIC;
  signal sum_sign_i_751_n_0 : STD_LOGIC;
  signal sum_sign_i_752_n_0 : STD_LOGIC;
  signal sum_sign_i_754_n_0 : STD_LOGIC;
  signal sum_sign_i_755_n_0 : STD_LOGIC;
  signal sum_sign_i_756_n_0 : STD_LOGIC;
  signal sum_sign_i_757_n_0 : STD_LOGIC;
  signal sum_sign_i_758_n_0 : STD_LOGIC;
  signal sum_sign_i_759_n_0 : STD_LOGIC;
  signal sum_sign_i_75_n_0 : STD_LOGIC;
  signal sum_sign_i_760_n_0 : STD_LOGIC;
  signal sum_sign_i_761_n_0 : STD_LOGIC;
  signal sum_sign_i_763_n_0 : STD_LOGIC;
  signal sum_sign_i_764_n_0 : STD_LOGIC;
  signal sum_sign_i_765_n_0 : STD_LOGIC;
  signal sum_sign_i_766_n_0 : STD_LOGIC;
  signal sum_sign_i_767_n_0 : STD_LOGIC;
  signal sum_sign_i_768_n_0 : STD_LOGIC;
  signal sum_sign_i_769_n_0 : STD_LOGIC;
  signal sum_sign_i_76_n_0 : STD_LOGIC;
  signal sum_sign_i_770_n_0 : STD_LOGIC;
  signal sum_sign_i_772_n_0 : STD_LOGIC;
  signal sum_sign_i_773_n_0 : STD_LOGIC;
  signal sum_sign_i_774_n_0 : STD_LOGIC;
  signal sum_sign_i_775_n_0 : STD_LOGIC;
  signal sum_sign_i_776_n_0 : STD_LOGIC;
  signal sum_sign_i_777_n_0 : STD_LOGIC;
  signal sum_sign_i_778_n_0 : STD_LOGIC;
  signal sum_sign_i_779_n_0 : STD_LOGIC;
  signal sum_sign_i_77_n_0 : STD_LOGIC;
  signal sum_sign_i_781_n_0 : STD_LOGIC;
  signal sum_sign_i_782_n_0 : STD_LOGIC;
  signal sum_sign_i_783_n_0 : STD_LOGIC;
  signal sum_sign_i_784_n_0 : STD_LOGIC;
  signal sum_sign_i_785_n_0 : STD_LOGIC;
  signal sum_sign_i_786_n_0 : STD_LOGIC;
  signal sum_sign_i_787_n_0 : STD_LOGIC;
  signal sum_sign_i_788_n_0 : STD_LOGIC;
  signal sum_sign_i_790_n_0 : STD_LOGIC;
  signal sum_sign_i_791_n_0 : STD_LOGIC;
  signal sum_sign_i_792_n_0 : STD_LOGIC;
  signal sum_sign_i_793_n_0 : STD_LOGIC;
  signal sum_sign_i_794_n_0 : STD_LOGIC;
  signal sum_sign_i_795_n_0 : STD_LOGIC;
  signal sum_sign_i_796_n_0 : STD_LOGIC;
  signal sum_sign_i_797_n_0 : STD_LOGIC;
  signal sum_sign_i_799_n_0 : STD_LOGIC;
  signal sum_sign_i_79_n_0 : STD_LOGIC;
  signal sum_sign_i_7_n_0 : STD_LOGIC;
  signal sum_sign_i_800_n_0 : STD_LOGIC;
  signal sum_sign_i_801_n_0 : STD_LOGIC;
  signal sum_sign_i_802_n_0 : STD_LOGIC;
  signal sum_sign_i_803_n_0 : STD_LOGIC;
  signal sum_sign_i_804_n_0 : STD_LOGIC;
  signal sum_sign_i_805_n_0 : STD_LOGIC;
  signal sum_sign_i_806_n_0 : STD_LOGIC;
  signal sum_sign_i_808_n_0 : STD_LOGIC;
  signal sum_sign_i_809_n_0 : STD_LOGIC;
  signal sum_sign_i_80_n_0 : STD_LOGIC;
  signal sum_sign_i_810_n_0 : STD_LOGIC;
  signal sum_sign_i_811_n_0 : STD_LOGIC;
  signal sum_sign_i_812_n_0 : STD_LOGIC;
  signal sum_sign_i_813_n_0 : STD_LOGIC;
  signal sum_sign_i_814_n_0 : STD_LOGIC;
  signal sum_sign_i_815_n_0 : STD_LOGIC;
  signal sum_sign_i_817_n_0 : STD_LOGIC;
  signal sum_sign_i_818_n_0 : STD_LOGIC;
  signal sum_sign_i_819_n_0 : STD_LOGIC;
  signal sum_sign_i_81_n_0 : STD_LOGIC;
  signal sum_sign_i_820_n_0 : STD_LOGIC;
  signal sum_sign_i_821_n_0 : STD_LOGIC;
  signal sum_sign_i_822_n_0 : STD_LOGIC;
  signal sum_sign_i_823_n_0 : STD_LOGIC;
  signal sum_sign_i_824_n_0 : STD_LOGIC;
  signal sum_sign_i_826_n_0 : STD_LOGIC;
  signal sum_sign_i_827_n_0 : STD_LOGIC;
  signal sum_sign_i_828_n_0 : STD_LOGIC;
  signal sum_sign_i_829_n_0 : STD_LOGIC;
  signal sum_sign_i_82_n_0 : STD_LOGIC;
  signal sum_sign_i_830_n_0 : STD_LOGIC;
  signal sum_sign_i_831_n_0 : STD_LOGIC;
  signal sum_sign_i_832_n_0 : STD_LOGIC;
  signal sum_sign_i_833_n_0 : STD_LOGIC;
  signal sum_sign_i_835_n_0 : STD_LOGIC;
  signal sum_sign_i_836_n_0 : STD_LOGIC;
  signal sum_sign_i_837_n_0 : STD_LOGIC;
  signal sum_sign_i_838_n_0 : STD_LOGIC;
  signal sum_sign_i_839_n_0 : STD_LOGIC;
  signal sum_sign_i_83_n_0 : STD_LOGIC;
  signal sum_sign_i_840_n_0 : STD_LOGIC;
  signal sum_sign_i_841_n_0 : STD_LOGIC;
  signal sum_sign_i_842_n_0 : STD_LOGIC;
  signal sum_sign_i_844_n_0 : STD_LOGIC;
  signal sum_sign_i_845_n_0 : STD_LOGIC;
  signal sum_sign_i_846_n_0 : STD_LOGIC;
  signal sum_sign_i_847_n_0 : STD_LOGIC;
  signal sum_sign_i_848_n_0 : STD_LOGIC;
  signal sum_sign_i_849_n_0 : STD_LOGIC;
  signal sum_sign_i_84_n_0 : STD_LOGIC;
  signal sum_sign_i_850_n_0 : STD_LOGIC;
  signal sum_sign_i_851_n_0 : STD_LOGIC;
  signal sum_sign_i_853_n_0 : STD_LOGIC;
  signal sum_sign_i_854_n_0 : STD_LOGIC;
  signal sum_sign_i_855_n_0 : STD_LOGIC;
  signal sum_sign_i_856_n_0 : STD_LOGIC;
  signal sum_sign_i_857_n_0 : STD_LOGIC;
  signal sum_sign_i_858_n_0 : STD_LOGIC;
  signal sum_sign_i_859_n_0 : STD_LOGIC;
  signal sum_sign_i_85_n_0 : STD_LOGIC;
  signal sum_sign_i_860_n_0 : STD_LOGIC;
  signal sum_sign_i_862_n_0 : STD_LOGIC;
  signal sum_sign_i_863_n_0 : STD_LOGIC;
  signal sum_sign_i_864_n_0 : STD_LOGIC;
  signal sum_sign_i_865_n_0 : STD_LOGIC;
  signal sum_sign_i_866_n_0 : STD_LOGIC;
  signal sum_sign_i_867_n_0 : STD_LOGIC;
  signal sum_sign_i_868_n_0 : STD_LOGIC;
  signal sum_sign_i_869_n_0 : STD_LOGIC;
  signal sum_sign_i_86_n_0 : STD_LOGIC;
  signal sum_sign_i_871_n_0 : STD_LOGIC;
  signal sum_sign_i_872_n_0 : STD_LOGIC;
  signal sum_sign_i_873_n_0 : STD_LOGIC;
  signal sum_sign_i_874_n_0 : STD_LOGIC;
  signal sum_sign_i_875_n_0 : STD_LOGIC;
  signal sum_sign_i_876_n_0 : STD_LOGIC;
  signal sum_sign_i_877_n_0 : STD_LOGIC;
  signal sum_sign_i_878_n_0 : STD_LOGIC;
  signal sum_sign_i_880_n_0 : STD_LOGIC;
  signal sum_sign_i_881_n_0 : STD_LOGIC;
  signal sum_sign_i_882_n_0 : STD_LOGIC;
  signal sum_sign_i_883_n_0 : STD_LOGIC;
  signal sum_sign_i_884_n_0 : STD_LOGIC;
  signal sum_sign_i_885_n_0 : STD_LOGIC;
  signal sum_sign_i_886_n_0 : STD_LOGIC;
  signal sum_sign_i_887_n_0 : STD_LOGIC;
  signal sum_sign_i_889_n_0 : STD_LOGIC;
  signal sum_sign_i_88_n_0 : STD_LOGIC;
  signal sum_sign_i_890_n_0 : STD_LOGIC;
  signal sum_sign_i_891_n_0 : STD_LOGIC;
  signal sum_sign_i_892_n_0 : STD_LOGIC;
  signal sum_sign_i_893_n_0 : STD_LOGIC;
  signal sum_sign_i_894_n_0 : STD_LOGIC;
  signal sum_sign_i_895_n_0 : STD_LOGIC;
  signal sum_sign_i_896_n_0 : STD_LOGIC;
  signal sum_sign_i_898_n_0 : STD_LOGIC;
  signal sum_sign_i_899_n_0 : STD_LOGIC;
  signal sum_sign_i_89_n_0 : STD_LOGIC;
  signal sum_sign_i_8_n_0 : STD_LOGIC;
  signal sum_sign_i_900_n_0 : STD_LOGIC;
  signal sum_sign_i_901_n_0 : STD_LOGIC;
  signal sum_sign_i_902_n_0 : STD_LOGIC;
  signal sum_sign_i_903_n_0 : STD_LOGIC;
  signal sum_sign_i_904_n_0 : STD_LOGIC;
  signal sum_sign_i_905_n_0 : STD_LOGIC;
  signal sum_sign_i_907_n_0 : STD_LOGIC;
  signal sum_sign_i_908_n_0 : STD_LOGIC;
  signal sum_sign_i_909_n_0 : STD_LOGIC;
  signal sum_sign_i_90_n_0 : STD_LOGIC;
  signal sum_sign_i_910_n_0 : STD_LOGIC;
  signal sum_sign_i_911_n_0 : STD_LOGIC;
  signal sum_sign_i_912_n_0 : STD_LOGIC;
  signal sum_sign_i_913_n_0 : STD_LOGIC;
  signal sum_sign_i_914_n_0 : STD_LOGIC;
  signal sum_sign_i_916_n_0 : STD_LOGIC;
  signal sum_sign_i_917_n_0 : STD_LOGIC;
  signal sum_sign_i_918_n_0 : STD_LOGIC;
  signal sum_sign_i_919_n_0 : STD_LOGIC;
  signal sum_sign_i_91_n_0 : STD_LOGIC;
  signal sum_sign_i_920_n_0 : STD_LOGIC;
  signal sum_sign_i_921_n_0 : STD_LOGIC;
  signal sum_sign_i_922_n_0 : STD_LOGIC;
  signal sum_sign_i_923_n_0 : STD_LOGIC;
  signal sum_sign_i_925_n_0 : STD_LOGIC;
  signal sum_sign_i_926_n_0 : STD_LOGIC;
  signal sum_sign_i_927_n_0 : STD_LOGIC;
  signal sum_sign_i_928_n_0 : STD_LOGIC;
  signal sum_sign_i_929_n_0 : STD_LOGIC;
  signal sum_sign_i_92_n_0 : STD_LOGIC;
  signal sum_sign_i_930_n_0 : STD_LOGIC;
  signal sum_sign_i_931_n_0 : STD_LOGIC;
  signal sum_sign_i_932_n_0 : STD_LOGIC;
  signal sum_sign_i_934_n_0 : STD_LOGIC;
  signal sum_sign_i_935_n_0 : STD_LOGIC;
  signal sum_sign_i_936_n_0 : STD_LOGIC;
  signal sum_sign_i_937_n_0 : STD_LOGIC;
  signal sum_sign_i_938_n_0 : STD_LOGIC;
  signal sum_sign_i_939_n_0 : STD_LOGIC;
  signal sum_sign_i_93_n_0 : STD_LOGIC;
  signal sum_sign_i_940_n_0 : STD_LOGIC;
  signal sum_sign_i_941_n_0 : STD_LOGIC;
  signal sum_sign_i_943_n_0 : STD_LOGIC;
  signal sum_sign_i_944_n_0 : STD_LOGIC;
  signal sum_sign_i_945_n_0 : STD_LOGIC;
  signal sum_sign_i_946_n_0 : STD_LOGIC;
  signal sum_sign_i_947_n_0 : STD_LOGIC;
  signal sum_sign_i_948_n_0 : STD_LOGIC;
  signal sum_sign_i_949_n_0 : STD_LOGIC;
  signal sum_sign_i_94_n_0 : STD_LOGIC;
  signal sum_sign_i_950_n_0 : STD_LOGIC;
  signal sum_sign_i_952_n_0 : STD_LOGIC;
  signal sum_sign_i_953_n_0 : STD_LOGIC;
  signal sum_sign_i_954_n_0 : STD_LOGIC;
  signal sum_sign_i_955_n_0 : STD_LOGIC;
  signal sum_sign_i_956_n_0 : STD_LOGIC;
  signal sum_sign_i_957_n_0 : STD_LOGIC;
  signal sum_sign_i_958_n_0 : STD_LOGIC;
  signal sum_sign_i_959_n_0 : STD_LOGIC;
  signal sum_sign_i_95_n_0 : STD_LOGIC;
  signal sum_sign_i_961_n_0 : STD_LOGIC;
  signal sum_sign_i_962_n_0 : STD_LOGIC;
  signal sum_sign_i_963_n_0 : STD_LOGIC;
  signal sum_sign_i_964_n_0 : STD_LOGIC;
  signal sum_sign_i_965_n_0 : STD_LOGIC;
  signal sum_sign_i_966_n_0 : STD_LOGIC;
  signal sum_sign_i_967_n_0 : STD_LOGIC;
  signal sum_sign_i_968_n_0 : STD_LOGIC;
  signal sum_sign_i_970_n_0 : STD_LOGIC;
  signal sum_sign_i_971_n_0 : STD_LOGIC;
  signal sum_sign_i_972_n_0 : STD_LOGIC;
  signal sum_sign_i_973_n_0 : STD_LOGIC;
  signal sum_sign_i_974_n_0 : STD_LOGIC;
  signal sum_sign_i_975_n_0 : STD_LOGIC;
  signal sum_sign_i_976_n_0 : STD_LOGIC;
  signal sum_sign_i_977_n_0 : STD_LOGIC;
  signal sum_sign_i_979_n_0 : STD_LOGIC;
  signal sum_sign_i_97_n_0 : STD_LOGIC;
  signal sum_sign_i_980_n_0 : STD_LOGIC;
  signal sum_sign_i_981_n_0 : STD_LOGIC;
  signal sum_sign_i_982_n_0 : STD_LOGIC;
  signal sum_sign_i_983_n_0 : STD_LOGIC;
  signal sum_sign_i_984_n_0 : STD_LOGIC;
  signal sum_sign_i_985_n_0 : STD_LOGIC;
  signal sum_sign_i_986_n_0 : STD_LOGIC;
  signal sum_sign_i_988_n_0 : STD_LOGIC;
  signal sum_sign_i_989_n_0 : STD_LOGIC;
  signal sum_sign_i_98_n_0 : STD_LOGIC;
  signal sum_sign_i_990_n_0 : STD_LOGIC;
  signal sum_sign_i_991_n_0 : STD_LOGIC;
  signal sum_sign_i_992_n_0 : STD_LOGIC;
  signal sum_sign_i_993_n_0 : STD_LOGIC;
  signal sum_sign_i_994_n_0 : STD_LOGIC;
  signal sum_sign_i_995_n_0 : STD_LOGIC;
  signal sum_sign_i_997_n_0 : STD_LOGIC;
  signal sum_sign_i_998_n_0 : STD_LOGIC;
  signal sum_sign_i_999_n_0 : STD_LOGIC;
  signal sum_sign_i_99_n_0 : STD_LOGIC;
  signal sum_sign_i_9_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1005_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1005_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1005_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1005_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1014_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1014_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1014_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1014_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1023_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1023_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1023_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1023_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1032_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1032_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1032_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1032_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1041_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1041_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1041_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1041_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1050_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1050_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1050_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1050_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1059_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1059_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1059_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1059_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_105_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_105_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_105_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_105_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1068_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1068_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1068_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1068_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1077_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1077_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1077_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1077_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1086_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1086_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1086_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1086_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1095_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1095_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1095_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1095_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1104_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1104_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1104_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1104_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1113_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1113_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1113_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1113_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1122_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1122_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1122_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1122_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1131_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1131_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1131_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1131_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1140_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1140_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1140_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1140_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1149_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1149_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1149_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1149_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_114_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_114_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_114_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_114_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1158_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1158_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1158_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1158_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1167_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1167_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1167_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1167_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1176_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1176_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1176_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1176_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_1185_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_1185_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_1185_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_1185_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_123_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_123_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_123_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_123_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_132_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_132_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_132_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_132_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_141_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_141_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_141_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_141_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_150_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_150_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_150_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_150_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_159_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_159_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_159_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_159_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_15_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_15_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_15_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_15_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_168_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_168_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_168_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_168_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_177_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_177_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_177_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_177_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_186_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_186_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_186_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_186_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_195_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_195_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_195_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_195_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_204_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_204_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_204_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_204_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_213_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_213_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_213_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_213_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_222_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_222_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_222_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_222_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_231_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_231_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_231_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_231_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_240_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_240_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_240_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_240_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_249_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_249_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_249_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_249_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_24_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_24_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_24_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_24_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_258_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_258_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_258_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_258_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_267_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_267_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_267_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_267_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_276_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_276_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_276_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_276_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_285_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_285_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_285_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_285_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_294_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_294_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_294_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_294_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_303_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_303_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_303_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_303_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_312_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_312_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_312_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_312_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_321_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_321_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_321_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_321_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_330_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_330_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_330_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_330_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_339_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_339_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_339_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_339_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_33_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_33_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_33_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_33_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_348_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_348_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_348_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_348_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_357_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_357_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_357_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_357_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_366_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_366_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_366_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_366_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_375_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_375_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_375_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_375_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_384_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_384_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_384_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_384_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_393_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_393_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_393_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_393_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_402_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_402_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_402_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_402_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_411_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_411_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_411_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_411_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_420_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_420_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_420_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_420_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_429_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_429_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_429_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_429_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_42_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_42_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_42_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_42_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_438_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_438_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_438_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_438_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_447_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_447_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_447_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_447_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_456_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_456_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_456_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_456_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_465_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_465_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_465_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_465_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_474_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_474_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_474_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_474_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_483_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_483_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_483_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_483_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_492_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_492_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_492_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_492_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_4_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_4_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_4_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_4_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_501_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_501_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_501_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_501_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_510_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_510_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_510_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_510_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_519_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_519_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_519_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_519_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_51_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_51_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_51_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_51_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_528_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_528_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_528_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_528_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_537_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_537_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_537_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_537_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_546_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_546_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_546_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_546_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_555_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_555_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_555_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_555_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_564_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_564_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_564_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_564_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_573_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_573_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_573_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_573_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_582_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_582_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_582_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_582_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_591_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_591_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_591_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_591_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_5_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_5_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_5_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_5_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_600_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_600_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_600_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_600_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_609_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_609_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_609_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_609_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_60_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_60_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_60_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_60_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_618_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_618_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_618_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_618_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_627_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_627_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_627_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_627_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_636_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_636_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_636_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_636_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_645_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_645_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_645_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_645_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_654_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_654_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_654_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_654_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_663_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_663_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_663_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_663_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_672_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_672_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_672_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_672_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_681_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_681_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_681_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_681_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_690_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_690_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_690_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_690_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_699_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_699_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_699_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_699_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_69_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_69_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_69_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_69_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_6_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_6_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_6_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_6_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_708_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_708_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_708_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_708_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_717_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_717_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_717_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_717_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_726_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_726_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_726_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_726_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_735_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_735_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_735_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_735_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_744_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_744_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_744_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_744_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_753_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_753_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_753_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_753_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_762_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_762_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_762_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_762_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_771_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_771_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_771_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_771_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_780_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_780_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_780_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_780_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_789_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_789_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_789_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_789_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_78_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_78_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_78_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_78_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_798_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_798_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_798_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_798_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_807_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_807_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_807_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_807_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_816_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_816_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_816_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_816_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_825_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_825_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_825_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_825_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_834_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_834_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_834_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_834_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_843_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_843_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_843_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_843_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_852_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_852_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_852_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_852_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_861_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_861_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_861_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_861_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_870_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_870_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_870_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_870_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_879_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_879_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_879_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_879_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_87_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_87_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_87_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_87_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_888_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_888_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_888_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_888_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_897_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_897_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_897_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_897_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_906_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_906_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_906_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_906_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_915_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_915_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_915_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_915_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_924_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_924_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_924_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_924_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_933_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_933_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_933_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_933_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_942_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_942_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_942_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_942_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_951_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_951_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_951_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_951_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_960_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_960_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_960_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_960_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_969_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_969_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_969_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_969_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_96_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_96_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_96_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_96_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_978_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_978_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_978_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_978_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_987_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_987_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_987_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_987_n_3 : STD_LOGIC;
  signal sum_sign_reg_i_996_n_0 : STD_LOGIC;
  signal sum_sign_reg_i_996_n_1 : STD_LOGIC;
  signal sum_sign_reg_i_996_n_2 : STD_LOGIC;
  signal sum_sign_reg_i_996_n_3 : STD_LOGIC;
  signal sum_sign_reg_n_0 : STD_LOGIC;
  signal \NLW_mantissa_a_aux_reg[1046]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mantissa_a_aux_reg[1046]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mantissa_b_aux_reg[1046]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mantissa_b_aux_reg[1046]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mantissa_b_aux_reg[1046]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mantissa_b_aux_reg[1046]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1026]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_108_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_118_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_128_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_133_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_148_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_178_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_183_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_188_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_198_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_207_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_212_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_222_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_227_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_232_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_237_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_242_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_252_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_257_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_262_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_272_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_277_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_282_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_287_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_292_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_297_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_302_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_307_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_312_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_317_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_322_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_327_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_332_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_337_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_342_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_347_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_352_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_357_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_362_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_367_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_372_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_377_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_382_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_387_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_392_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_397_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_402_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_407_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_412_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_417_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_438_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_443_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_448_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_mantissa_reg[1047]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_mantissa_reg[1047]_i_55_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_65_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_mantissa_reg[1047]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_mantissa_reg[1047]_i_98_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1005_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1014_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1023_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1032_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1041_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_105_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1050_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1059_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1068_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1077_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1086_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1095_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1104_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1113_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1122_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1131_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_114_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1140_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1149_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1158_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1167_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1176_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_1185_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_123_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_132_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_141_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_150_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_159_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_168_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_177_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_186_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_195_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_204_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_213_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_222_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_231_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_240_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_249_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_258_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_267_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_276_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_285_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_294_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_303_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_312_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_321_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_330_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_339_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_348_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_357_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_366_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_375_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_384_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_393_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_402_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_411_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_420_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_429_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_438_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_447_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_456_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_465_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_474_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_483_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_492_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_501_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_51_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_510_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_519_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_528_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_537_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_546_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_555_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_564_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_573_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_582_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_591_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_60_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_600_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_609_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_618_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_627_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_636_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_645_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_654_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_663_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_672_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_681_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_69_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_690_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_699_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_708_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_717_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_726_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_735_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_744_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_753_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_762_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_771_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_78_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_780_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_789_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_798_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_807_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_816_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_825_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_834_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_843_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_852_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_861_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_87_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_870_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_879_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_888_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_897_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_906_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_915_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_924_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_933_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_942_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_951_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_96_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_960_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_969_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_978_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_987_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sum_sign_reg_i_996_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_current_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_current_state[2]_i_1\ : label is "soft_lutpair85";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[0]\ : label is "addition_state:010,renormalization_state:101,alignment_state:001,done_state:110,rounding_state:100,normalization_state:011,wait_state:000,iSTATE:111";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_current_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[1]\ : label is "addition_state:010,renormalization_state:101,alignment_state:001,done_state:110,rounding_state:100,normalization_state:011,wait_state:000,iSTATE:111";
  attribute KEEP of \FSM_sequential_current_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[2]\ : label is "addition_state:010,renormalization_state:101,alignment_state:001,done_state:110,rounding_state:100,normalization_state:011,wait_state:000,iSTATE:111";
  attribute KEEP of \FSM_sequential_current_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1024]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1027]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1030]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1035]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1036]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1037]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1038]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1039]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1040]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mantissa_a_aux[1046]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mantissa_a_aux[512]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mantissa_a_aux[515]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mantissa_a_aux[518]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mantissa_a_aux[519]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mantissa_a_aux[520]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mantissa_a_aux[521]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mantissa_a_aux[522]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mantissa_a_aux[523]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mantissa_a_aux[528]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mantissa_a_aux[530]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mantissa_a_aux[531]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mantissa_a_aux[533]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mantissa_a_aux[534]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mantissa_a_aux[544]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mantissa_a_aux[545]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mantissa_a_aux[546]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mantissa_a_aux[547]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mantissa_a_aux[548]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mantissa_a_aux[549]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mantissa_a_aux[550]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mantissa_a_aux[555]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mantissa_a_aux[560]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mantissa_a_aux[561]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mantissa_a_aux[562]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mantissa_a_aux[563]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mantissa_a_aux[564]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mantissa_a_aux[565]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mantissa_a_aux[566]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mantissa_a_aux[576]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mantissa_a_aux[577]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mantissa_a_aux[578]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mantissa_a_aux[579]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mantissa_a_aux[580]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mantissa_a_aux[581]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mantissa_a_aux[582]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mantissa_a_aux[587]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mantissa_a_aux[592]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mantissa_a_aux[593]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mantissa_a_aux[594]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mantissa_a_aux[595]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mantissa_a_aux[596]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mantissa_a_aux[597]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mantissa_a_aux[598]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mantissa_a_aux[608]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mantissa_a_aux[609]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mantissa_a_aux[610]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mantissa_a_aux[611]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mantissa_a_aux[612]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mantissa_a_aux[613]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mantissa_a_aux[614]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mantissa_a_aux[619]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mantissa_a_aux[624]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mantissa_a_aux[625]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mantissa_a_aux[626]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mantissa_a_aux[627]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mantissa_a_aux[628]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mantissa_a_aux[629]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mantissa_a_aux[630]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mantissa_a_aux[640]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mantissa_a_aux[642]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mantissa_a_aux[642]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mantissa_a_aux[643]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mantissa_a_aux[645]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mantissa_a_aux[646]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mantissa_a_aux[651]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mantissa_a_aux[656]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mantissa_a_aux[657]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mantissa_a_aux[659]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mantissa_a_aux[660]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mantissa_a_aux[660]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mantissa_a_aux[662]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mantissa_a_aux[672]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mantissa_a_aux[673]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mantissa_a_aux[674]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mantissa_a_aux[675]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mantissa_a_aux[676]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mantissa_a_aux[677]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mantissa_a_aux[678]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mantissa_a_aux[683]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mantissa_a_aux[688]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mantissa_a_aux[689]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mantissa_a_aux[690]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mantissa_a_aux[691]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mantissa_a_aux[692]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mantissa_a_aux[693]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mantissa_a_aux[694]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mantissa_a_aux[704]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mantissa_a_aux[705]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mantissa_a_aux[706]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mantissa_a_aux[706]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mantissa_a_aux[707]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mantissa_a_aux[707]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mantissa_a_aux[708]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mantissa_a_aux[708]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mantissa_a_aux[709]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mantissa_a_aux[710]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mantissa_a_aux[715]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mantissa_a_aux[720]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mantissa_a_aux[721]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mantissa_a_aux[722]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mantissa_a_aux[722]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mantissa_a_aux[723]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mantissa_a_aux[723]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mantissa_a_aux[724]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mantissa_a_aux[724]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mantissa_a_aux[725]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mantissa_a_aux[726]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mantissa_a_aux[736]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mantissa_a_aux[737]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mantissa_a_aux[738]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mantissa_a_aux[739]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mantissa_a_aux[739]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mantissa_a_aux[740]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mantissa_a_aux[741]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mantissa_a_aux[742]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mantissa_a_aux[742]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mantissa_a_aux[743]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mantissa_a_aux[747]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mantissa_a_aux[751]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mantissa_a_aux[752]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mantissa_a_aux[753]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mantissa_a_aux[754]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mantissa_a_aux[755]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mantissa_a_aux[755]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mantissa_a_aux[755]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mantissa_a_aux[756]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mantissa_a_aux[757]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mantissa_a_aux[758]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mantissa_a_aux[759]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mantissa_a_aux[760]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mantissa_a_aux[761]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mantissa_a_aux[762]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mantissa_a_aux[762]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mantissa_a_aux[763]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mantissa_a_aux[763]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mantissa_a_aux[764]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mantissa_a_aux[764]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mantissa_a_aux[765]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mantissa_a_aux[765]_i_8\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mantissa_a_aux[766]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mantissa_a_aux[767]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mantissa_a_aux[769]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mantissa_a_aux[770]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mantissa_a_aux[771]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mantissa_a_aux[772]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mantissa_a_aux[773]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mantissa_a_aux[774]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mantissa_a_aux[776]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mantissa_a_aux[777]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mantissa_a_aux[780]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mantissa_a_aux[781]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mantissa_a_aux[783]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mantissa_a_aux[784]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mantissa_a_aux[785]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mantissa_a_aux[786]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mantissa_a_aux[787]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mantissa_a_aux[788]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mantissa_a_aux[789]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1024]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1027]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1030]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1035]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1036]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1037]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1038]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1039]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1040]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mantissa_b_aux[1046]_i_8\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mantissa_b_aux[512]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mantissa_b_aux[515]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mantissa_b_aux[518]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mantissa_b_aux[519]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mantissa_b_aux[520]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mantissa_b_aux[521]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mantissa_b_aux[522]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mantissa_b_aux[523]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mantissa_b_aux[528]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mantissa_b_aux[531]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mantissa_b_aux[533]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mantissa_b_aux[534]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mantissa_b_aux[544]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mantissa_b_aux[545]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mantissa_b_aux[546]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mantissa_b_aux[547]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mantissa_b_aux[548]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mantissa_b_aux[549]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mantissa_b_aux[550]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mantissa_b_aux[555]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mantissa_b_aux[560]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mantissa_b_aux[561]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mantissa_b_aux[562]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mantissa_b_aux[563]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mantissa_b_aux[564]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mantissa_b_aux[565]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mantissa_b_aux[566]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mantissa_b_aux[576]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mantissa_b_aux[577]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mantissa_b_aux[578]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mantissa_b_aux[579]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mantissa_b_aux[580]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mantissa_b_aux[581]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mantissa_b_aux[582]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mantissa_b_aux[587]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mantissa_b_aux[592]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mantissa_b_aux[593]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mantissa_b_aux[594]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mantissa_b_aux[595]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mantissa_b_aux[596]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mantissa_b_aux[597]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mantissa_b_aux[598]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mantissa_b_aux[608]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mantissa_b_aux[609]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mantissa_b_aux[610]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mantissa_b_aux[611]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mantissa_b_aux[612]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mantissa_b_aux[613]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mantissa_b_aux[614]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mantissa_b_aux[619]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mantissa_b_aux[624]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mantissa_b_aux[625]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mantissa_b_aux[626]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mantissa_b_aux[627]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mantissa_b_aux[628]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mantissa_b_aux[629]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mantissa_b_aux[630]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mantissa_b_aux[640]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mantissa_b_aux[642]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mantissa_b_aux[642]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mantissa_b_aux[643]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mantissa_b_aux[645]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mantissa_b_aux[646]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mantissa_b_aux[651]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mantissa_b_aux[656]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mantissa_b_aux[657]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mantissa_b_aux[659]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mantissa_b_aux[660]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mantissa_b_aux[660]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mantissa_b_aux[662]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mantissa_b_aux[672]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mantissa_b_aux[673]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mantissa_b_aux[674]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mantissa_b_aux[675]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mantissa_b_aux[676]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mantissa_b_aux[677]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mantissa_b_aux[678]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mantissa_b_aux[683]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mantissa_b_aux[688]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mantissa_b_aux[689]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mantissa_b_aux[690]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mantissa_b_aux[691]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mantissa_b_aux[692]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mantissa_b_aux[693]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mantissa_b_aux[694]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mantissa_b_aux[704]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mantissa_b_aux[705]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mantissa_b_aux[706]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mantissa_b_aux[706]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mantissa_b_aux[707]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mantissa_b_aux[707]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mantissa_b_aux[708]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mantissa_b_aux[708]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mantissa_b_aux[709]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mantissa_b_aux[710]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mantissa_b_aux[715]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mantissa_b_aux[720]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mantissa_b_aux[721]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mantissa_b_aux[722]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mantissa_b_aux[722]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mantissa_b_aux[723]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mantissa_b_aux[723]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mantissa_b_aux[724]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mantissa_b_aux[724]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mantissa_b_aux[725]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mantissa_b_aux[726]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mantissa_b_aux[736]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mantissa_b_aux[737]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mantissa_b_aux[738]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mantissa_b_aux[739]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mantissa_b_aux[739]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mantissa_b_aux[740]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mantissa_b_aux[741]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mantissa_b_aux[742]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mantissa_b_aux[742]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mantissa_b_aux[743]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mantissa_b_aux[747]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mantissa_b_aux[751]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mantissa_b_aux[752]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mantissa_b_aux[752]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mantissa_b_aux[753]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mantissa_b_aux[754]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mantissa_b_aux[755]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mantissa_b_aux[755]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mantissa_b_aux[755]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mantissa_b_aux[756]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mantissa_b_aux[757]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mantissa_b_aux[758]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mantissa_b_aux[759]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mantissa_b_aux[760]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mantissa_b_aux[761]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mantissa_b_aux[762]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mantissa_b_aux[762]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mantissa_b_aux[763]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mantissa_b_aux[763]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mantissa_b_aux[764]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mantissa_b_aux[764]_i_7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mantissa_b_aux[765]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mantissa_b_aux[765]_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mantissa_b_aux[766]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mantissa_b_aux[767]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mantissa_b_aux[769]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mantissa_b_aux[770]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mantissa_b_aux[771]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mantissa_b_aux[772]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mantissa_b_aux[773]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mantissa_b_aux[774]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mantissa_b_aux[776]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mantissa_b_aux[777]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mantissa_b_aux[780]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mantissa_b_aux[781]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mantissa_b_aux[783]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mantissa_b_aux[784]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mantissa_b_aux[785]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mantissa_b_aux[786]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mantissa_b_aux[787]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mantissa_b_aux[788]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mantissa_b_aux[789]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of sign_a_i_1 : label is "soft_lutpair94";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of sign_a_reg : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of sign_a_reg_rep : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__0\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__1\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__10\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__11\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__2\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__3\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__4\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__5\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__6\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__7\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__8\ : label is "sign_a_reg";
  attribute ORIG_CELL_NAME of \sign_a_reg_rep__9\ : label is "sign_a_reg";
  attribute SOFT_HLUTNM of sign_b_i_1 : label is "soft_lutpair94";
  attribute ORIG_CELL_NAME of sign_b_reg : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of sign_b_reg_rep : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__0\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__1\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__10\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__11\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__2\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__3\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__4\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__5\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__6\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__7\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__8\ : label is "sign_b_reg";
  attribute ORIG_CELL_NAME of \sign_b_reg_rep__9\ : label is "sign_b_reg";
  attribute SOFT_HLUTNM of \sum_exponent[0]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sum_exponent[2]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sum_exponent[2]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sum_exponent[3]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sum_exponent[3]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sum_exponent[4]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sum_exponent[5]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sum_exponent[5]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sum_exponent[7]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sum_exponent[7]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sum_exponent[7]_i_8\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sum_mantissa[1047]_i_6\ : label is "soft_lutpair67";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1003]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1007]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1011]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1015]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1019]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1023]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1027]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1031]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1035]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1039]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[103]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1047]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[1047]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[107]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[111]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[115]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[119]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[123]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[127]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[131]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[135]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[139]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[143]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[147]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[151]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[155]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[159]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[163]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[167]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[171]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[175]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[179]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[183]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[187]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[191]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[195]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[199]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[203]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[207]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[211]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[215]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[219]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[223]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[227]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[231]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[235]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[239]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[243]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[247]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[251]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[255]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[259]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[263]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[267]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[271]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[275]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[279]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[283]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[287]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[291]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[295]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[299]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[303]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[307]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[311]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[315]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[319]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[323]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[327]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[331]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[335]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[339]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[343]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[347]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[351]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[355]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[359]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[35]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[363]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[367]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[371]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[375]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[379]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[383]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[387]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[391]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[395]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[399]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[39]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[403]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[407]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[411]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[415]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[419]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[423]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[427]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[431]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[435]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[439]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[43]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[443]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[447]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[451]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[455]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[459]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[463]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[467]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[471]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[475]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[479]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[47]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[483]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[487]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[491]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[495]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[499]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[503]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[507]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[511]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[515]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[519]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[51]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[523]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[527]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[531]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[535]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[539]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[543]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[547]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[551]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[555]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[559]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[55]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[563]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[567]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[571]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[575]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[579]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[583]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[587]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[591]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[595]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[599]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[59]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[603]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[607]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[611]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[615]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[619]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[623]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[627]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[631]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[635]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[639]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[63]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[643]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[647]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[651]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[655]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[659]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[663]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[667]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[671]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[675]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[679]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[67]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[683]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[687]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[691]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[695]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[699]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[703]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[707]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[711]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[715]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[719]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[71]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[723]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[727]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[731]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[735]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[739]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[743]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[747]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[751]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[755]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[759]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[75]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[763]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[767]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[771]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[775]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[779]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[783]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[787]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[791]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[795]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[799]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[79]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[803]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[807]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[811]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[815]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[819]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[823]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[827]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[831]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[835]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[839]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[83]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[843]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[847]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[851]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[855]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[859]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[863]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[867]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[871]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[875]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[879]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[87]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[883]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[887]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[891]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[895]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[899]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[903]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[907]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[911]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[915]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[919]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[91]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[923]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[927]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[931]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[935]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[939]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[943]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[947]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[951]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[955]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[959]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[95]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[963]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[967]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[971]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[975]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[979]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[983]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[987]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[991]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[995]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[999]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sum_mantissa_reg[99]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
\FSM_sequential_current_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_state(0),
      I1 => s_axi_aresetn,
      I2 => current_state(0),
      O => \FSM_sequential_current_state[0]_i_1_n_0\
    );
\FSM_sequential_current_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_state(1),
      I1 => s_axi_aresetn,
      I2 => current_state(1),
      O => \FSM_sequential_current_state[1]_i_1_n_0\
    );
\FSM_sequential_current_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_state(2),
      I1 => s_axi_aresetn,
      I2 => current_state(2),
      O => \FSM_sequential_current_state[2]_i_1_n_0\
    );
\FSM_sequential_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_current_state[0]_i_1_n_0\,
      Q => current_state(0),
      R => '0'
    );
\FSM_sequential_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_current_state[1]_i_1_n_0\,
      Q => current_state(1),
      R => '0'
    );
\FSM_sequential_current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_current_state[2]_i_1_n_0\,
      Q => current_state(2),
      R => '0'
    );
\FSM_sequential_next_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF3C04043F3C"
    )
        port map (
      I0 => \FSM_sequential_next_state[2]_i_2_n_0\,
      I1 => current_state(1),
      I2 => current_state(2),
      I3 => Q(0),
      I4 => current_state(0),
      I5 => next_state(0),
      O => \FSM_sequential_next_state[0]_i_1_n_0\
    );
\FSM_sequential_next_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777DD5577771D55"
    )
        port map (
      I0 => \FSM_sequential_next_state[1]_i_2_n_0\,
      I1 => current_state(1),
      I2 => current_state(2),
      I3 => Q(0),
      I4 => current_state(0),
      I5 => next_state(1),
      O => \FSM_sequential_next_state[1]_i_1_n_0\
    );
\FSM_sequential_next_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAFFFFFFFF"
    )
        port map (
      I0 => current_state(2),
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => p_0_in,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => current_state(1),
      O => \FSM_sequential_next_state[1]_i_2_n_0\
    );
\FSM_sequential_next_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838F03038383030"
    )
        port map (
      I0 => \FSM_sequential_next_state[2]_i_2_n_0\,
      I1 => current_state(1),
      I2 => current_state(2),
      I3 => Q(0),
      I4 => current_state(0),
      I5 => next_state(2),
      O => \FSM_sequential_next_state[2]_i_1_n_0\
    );
\FSM_sequential_next_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sum_exponent[7]_i_6_n_0\,
      I1 => p_0_in,
      I2 => \sum_mantissa_reg_n_0_[1047]\,
      O => \FSM_sequential_next_state[2]_i_2_n_0\
    );
\FSM_sequential_next_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \FSM_sequential_next_state[0]_i_1_n_0\,
      Q => next_state(0)
    );
\FSM_sequential_next_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \FSM_sequential_next_state[1]_i_1_n_0\,
      Q => next_state(1)
    );
\FSM_sequential_next_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \FSM_sequential_next_state[2]_i_1_n_0\,
      Q => next_state(2)
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
\c_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1023]\,
      Q => \axi_rdata_reg[31]\(0)
    );
\c_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1033]\,
      Q => \axi_rdata_reg[31]\(10)
    );
\c_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1034]\,
      Q => \axi_rdata_reg[31]\(11)
    );
\c_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1035]\,
      Q => \axi_rdata_reg[31]\(12)
    );
\c_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1036]\,
      Q => \axi_rdata_reg[31]\(13)
    );
\c_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1037]\,
      Q => \axi_rdata_reg[31]\(14)
    );
\c_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1038]\,
      Q => \axi_rdata_reg[31]\(15)
    );
\c_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1039]\,
      Q => \axi_rdata_reg[31]\(16)
    );
\c_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1040]\,
      Q => \axi_rdata_reg[31]\(17)
    );
\c_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1041]\,
      Q => \axi_rdata_reg[31]\(18)
    );
\c_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1042]\,
      Q => \axi_rdata_reg[31]\(19)
    );
\c_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1024]\,
      Q => \axi_rdata_reg[31]\(1)
    );
\c_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1043]\,
      Q => \axi_rdata_reg[31]\(20)
    );
\c_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1044]\,
      Q => \axi_rdata_reg[31]\(21)
    );
\c_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1045]\,
      Q => \axi_rdata_reg[31]\(22)
    );
\c_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[0]\,
      Q => \axi_rdata_reg[31]\(23)
    );
\c_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[1]\,
      Q => \axi_rdata_reg[31]\(24)
    );
\c_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[2]\,
      Q => \axi_rdata_reg[31]\(25)
    );
\c_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[3]\,
      Q => \axi_rdata_reg[31]\(26)
    );
\c_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[4]\,
      Q => \axi_rdata_reg[31]\(27)
    );
\c_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[5]\,
      Q => \axi_rdata_reg[31]\(28)
    );
\c_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[6]\,
      Q => \axi_rdata_reg[31]\(29)
    );
\c_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1025]\,
      Q => \axi_rdata_reg[31]\(2)
    );
\c_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_exponent_reg_n_0_[7]\,
      Q => \axi_rdata_reg[31]\(30)
    );
\c_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => sum_sign_reg_n_0,
      Q => \axi_rdata_reg[31]\(31)
    );
\c_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1026]\,
      Q => \axi_rdata_reg[31]\(3)
    );
\c_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1027]\,
      Q => \axi_rdata_reg[31]\(4)
    );
\c_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1028]\,
      Q => \axi_rdata_reg[31]\(5)
    );
\c_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1029]\,
      Q => \axi_rdata_reg[31]\(6)
    );
\c_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1030]\,
      Q => \axi_rdata_reg[31]\(7)
    );
\c_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1031]\,
      Q => \axi_rdata_reg[31]\(8)
    );
\c_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => \sum_mantissa_reg_n_0_[1032]\,
      Q => \axi_rdata_reg[31]\(9)
    );
done_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(2),
      I2 => current_state(1),
      O => done_o_i_1_n_0
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => s_axi_aclk,
      CE => done_o_i_1_n_0,
      CLR => \^sr\(0),
      D => Q(0),
      Q => done_o
    );
\exponent_a[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => current_state(1),
      I2 => Q(0),
      I3 => current_state(2),
      I4 => current_state(0),
      O => \exponent_a[7]_i_1_n_0\
    );
\exponent_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(23),
      Q => exponent_a(0),
      R => '0'
    );
\exponent_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(24),
      Q => exponent_a(1),
      R => '0'
    );
\exponent_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(25),
      Q => exponent_a(2),
      R => '0'
    );
\exponent_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(26),
      Q => exponent_a(3),
      R => '0'
    );
\exponent_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(27),
      Q => exponent_a(4),
      R => '0'
    );
\exponent_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(28),
      Q => exponent_a(5),
      R => '0'
    );
\exponent_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(29),
      Q => exponent_a(6),
      R => '0'
    );
\exponent_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(30),
      Q => exponent_a(7),
      R => '0'
    );
\exponent_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(23),
      Q => exponent_b(0),
      R => '0'
    );
\exponent_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(24),
      Q => exponent_b(1),
      R => '0'
    );
\exponent_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(25),
      Q => exponent_b(2),
      R => '0'
    );
\exponent_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(26),
      Q => exponent_b(3),
      R => '0'
    );
\exponent_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(27),
      Q => exponent_b(4),
      R => '0'
    );
\exponent_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(28),
      Q => exponent_b(5),
      R => '0'
    );
\exponent_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(29),
      Q => exponent_b(6),
      R => '0'
    );
\exponent_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(30),
      Q => exponent_b(7),
      R => '0'
    );
\mantissa_a_aux[1022]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[790]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      O => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux[1023]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1023),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[767]_i_2_n_0\,
      O => \mantissa_a_aux[1023]_i_1_n_0\
    );
\mantissa_a_aux[1024]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1024),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1024]_i_2_n_0\,
      O => \mantissa_a_aux[1024]_i_1_n_0\
    );
\mantissa_a_aux[1024]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[528]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[1024]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1024]_i_2_n_0\
    );
\mantissa_a_aux[1024]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[760]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[1024]_i_3_n_0\
    );
\mantissa_a_aux[1025]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8CDC8C8C8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1025),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I5 => \mantissa_a_aux[1025]_i_2_n_0\,
      O => \mantissa_a_aux[1025]_i_1_n_0\
    );
\mantissa_a_aux[1025]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[1041]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[529]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[1025]_i_2_n_0\
    );
\mantissa_a_aux[1026]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1026),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1026]_i_2_n_0\,
      O => \mantissa_a_aux[1026]_i_1_n_0\
    );
\mantissa_a_aux[1026]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[1026]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[658]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1026]_i_2_n_0\
    );
\mantissa_a_aux[1026]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_6_n_0\,
      I1 => \mantissa_a_aux[766]_i_7_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[778]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[778]_i_3_n_0\,
      O => \mantissa_a_aux[1026]_i_3_n_0\
    );
\mantissa_a_aux[1027]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1027),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1027]_i_2_n_0\,
      O => \mantissa_a_aux[1027]_i_1_n_0\
    );
\mantissa_a_aux[1027]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[1027]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[1027]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1027]_i_2_n_0\
    );
\mantissa_a_aux[1027]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_7_n_0\,
      I1 => \mantissa_a_aux[767]_i_5_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[767]_i_6_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[775]_i_3_n_0\,
      O => \mantissa_a_aux[1027]_i_3_n_0\
    );
\mantissa_a_aux[1027]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_a_aux[1043]_i_8_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[1027]_i_4_n_0\
    );
\mantissa_a_aux[1028]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8CDC8C8C8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1028),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I5 => \mantissa_a_aux[1028]_i_2_n_0\,
      O => \mantissa_a_aux[1028]_i_1_n_0\
    );
\mantissa_a_aux[1028]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[1044]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[532]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[1028]_i_2_n_0\
    );
\mantissa_a_aux[1029]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1029),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1029]_i_2_n_0\,
      O => \mantissa_a_aux[1029]_i_1_n_0\
    );
\mantissa_a_aux[1029]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[1029]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[661]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1029]_i_2_n_0\
    );
\mantissa_a_aux[1029]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_5_n_0\,
      I1 => \mantissa_a_aux[765]_i_6_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[765]_i_7_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[777]_i_5_n_0\,
      O => \mantissa_a_aux[1029]_i_3_n_0\
    );
\mantissa_a_aux[1030]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1030),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1030]_i_2_n_0\,
      O => \mantissa_a_aux[1030]_i_1_n_0\
    );
\mantissa_a_aux[1030]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[534]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[1030]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1030]_i_2_n_0\
    );
\mantissa_a_aux[1030]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1046),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[1030]_i_3_n_0\
    );
\mantissa_a_aux[1031]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1031),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1031]_i_2_n_0\,
      O => \mantissa_a_aux[1031]_i_1_n_0\
    );
\mantissa_a_aux[1031]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1031]_i_2_n_0\
    );
\mantissa_a_aux[1032]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1032),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1032]_i_2_n_0\,
      O => \mantissa_a_aux[1032]_i_1_n_0\
    );
\mantissa_a_aux[1032]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1032]_i_2_n_0\
    );
\mantissa_a_aux[1033]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1033),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1033]_i_2_n_0\,
      O => \mantissa_a_aux[1033]_i_1_n_0\
    );
\mantissa_a_aux[1033]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1033]_i_2_n_0\
    );
\mantissa_a_aux[1034]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1034),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1034]_i_2_n_0\,
      O => \mantissa_a_aux[1034]_i_1_n_0\
    );
\mantissa_a_aux[1034]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1034]_i_2_n_0\
    );
\mantissa_a_aux[1035]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1035),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1035]_i_2_n_0\,
      O => \mantissa_a_aux[1035]_i_1_n_0\
    );
\mantissa_a_aux[1035]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[747]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1035]_i_2_n_0\
    );
\mantissa_a_aux[1036]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1036),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1036]_i_2_n_0\,
      O => \mantissa_a_aux[1036]_i_1_n_0\
    );
\mantissa_a_aux[1036]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[748]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1036]_i_2_n_0\
    );
\mantissa_a_aux[1037]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1037),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1037]_i_2_n_0\,
      O => \mantissa_a_aux[1037]_i_1_n_0\
    );
\mantissa_a_aux[1037]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[749]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1037]_i_2_n_0\
    );
\mantissa_a_aux[1038]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1038),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1038]_i_2_n_0\,
      O => \mantissa_a_aux[1038]_i_1_n_0\
    );
\mantissa_a_aux[1038]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[750]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1038]_i_2_n_0\
    );
\mantissa_a_aux[1039]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1039),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1039]_i_2_n_0\,
      O => \mantissa_a_aux[1039]_i_1_n_0\
    );
\mantissa_a_aux[1039]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[719]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1039]_i_2_n_0\
    );
\mantissa_a_aux[1040]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1040),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1040]_i_2_n_0\,
      O => \mantissa_a_aux[1040]_i_1_n_0\
    );
\mantissa_a_aux[1040]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[656]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1040]_i_2_n_0\
    );
\mantissa_a_aux[1041]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1041),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1041]_i_2_n_0\,
      O => \mantissa_a_aux[1041]_i_1_n_0\
    );
\mantissa_a_aux[1041]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[1041]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1041]_i_2_n_0\
    );
\mantissa_a_aux[1041]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_1_in(1045),
      I1 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1046),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[765]_i_5_n_0\,
      O => \mantissa_a_aux[1041]_i_3_n_0\
    );
\mantissa_a_aux[1042]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1042),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1042]_i_2_n_0\,
      O => \mantissa_a_aux[1042]_i_1_n_0\
    );
\mantissa_a_aux[1042]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[658]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1042]_i_2_n_0\
    );
\mantissa_a_aux[1043]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8CDC8C8C8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1043),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I5 => \mantissa_a_aux[1043]_i_3_n_0\,
      O => \mantissa_a_aux[1043]_i_1_n_0\
    );
\mantissa_a_aux[1043]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[1043]_i_8_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[1043]_i_3_n_0\
    );
\mantissa_a_aux[1043]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(7),
      I1 => exponent_a(7),
      O => \mantissa_a_aux[1043]_i_4_n_0\
    );
\mantissa_a_aux[1043]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(6),
      I1 => exponent_a(6),
      O => \mantissa_a_aux[1043]_i_5_n_0\
    );
\mantissa_a_aux[1043]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(5),
      I1 => exponent_a(5),
      O => \mantissa_a_aux[1043]_i_6_n_0\
    );
\mantissa_a_aux[1043]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(4),
      I1 => exponent_a(4),
      O => \mantissa_a_aux[1043]_i_7_n_0\
    );
\mantissa_a_aux[1043]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1046),
      I1 => p_1_in(1045),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1044),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1043),
      O => \mantissa_a_aux[1043]_i_8_n_0\
    );
\mantissa_a_aux[1044]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1044),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1044]_i_2_n_0\,
      O => \mantissa_a_aux[1044]_i_1_n_0\
    );
\mantissa_a_aux[1044]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[1044]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1044]_i_2_n_0\
    );
\mantissa_a_aux[1044]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => p_1_in(1044),
      I1 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1045),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I4 => p_1_in(1046),
      I5 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O => \mantissa_a_aux[1044]_i_3_n_0\
    );
\mantissa_a_aux[1045]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1045),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1045]_i_2_n_0\,
      O => \mantissa_a_aux[1045]_i_1_n_0\
    );
\mantissa_a_aux[1045]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[661]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1045]_i_2_n_0\
    );
\mantissa_a_aux[1046]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDC8C8C8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => p_1_in(1046),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1046]_i_3_n_0\,
      O => \mantissa_a_aux[1046]_i_1_n_0\
    );
\mantissa_a_aux[1046]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[790]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[1046]_i_3_n_0\
    );
\mantissa_a_aux[512]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[768]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[512]_i_1_n_0\
    );
\mantissa_a_aux[513]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[641]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[513]_i_1_n_0\
    );
\mantissa_a_aux[514]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[514]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[514]_i_1_n_0\
    );
\mantissa_a_aux[514]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I1 => p_1_in(1023),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1024),
      I4 => p_1_in(1025),
      I5 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O => \mantissa_a_aux[514]_i_2_n_0\
    );
\mantissa_a_aux[515]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[771]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[515]_i_1_n_0\
    );
\mantissa_a_aux[516]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[644]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[516]_i_1_n_0\
    );
\mantissa_a_aux[517]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[517]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[517]_i_1_n_0\
    );
\mantissa_a_aux[517]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_a_aux[777]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => p_1_in(1023),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I4 => p_1_in(1024),
      I5 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      O => \mantissa_a_aux[517]_i_2_n_0\
    );
\mantissa_a_aux[517]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(3),
      I1 => exponent_a(3),
      O => \mantissa_a_aux[517]_i_4_n_0\
    );
\mantissa_a_aux[517]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(2),
      I1 => exponent_a(2),
      O => \mantissa_a_aux[517]_i_5_n_0\
    );
\mantissa_a_aux[517]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(1),
      I1 => exponent_a(1),
      O => \mantissa_a_aux[517]_i_6_n_0\
    );
\mantissa_a_aux[517]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_b(0),
      I1 => exponent_a(0),
      O => \mantissa_a_aux[517]_i_7_n_0\
    );
\mantissa_a_aux[518]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[774]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[518]_i_1_n_0\
    );
\mantissa_a_aux[519]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[775]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[519]_i_1_n_0\
    );
\mantissa_a_aux[520]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[776]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[520]_i_1_n_0\
    );
\mantissa_a_aux[521]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[777]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[521]_i_1_n_0\
    );
\mantissa_a_aux[522]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[778]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[522]_i_1_n_0\
    );
\mantissa_a_aux[523]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[779]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[523]_i_1_n_0\
    );
\mantissa_a_aux[524]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[524]_i_1_n_0\
    );
\mantissa_a_aux[525]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[525]_i_1_n_0\
    );
\mantissa_a_aux[526]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[526]_i_1_n_0\
    );
\mantissa_a_aux[527]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[767]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[527]_i_1_n_0\
    );
\mantissa_a_aux[528]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[528]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[528]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[528]_i_1_n_0\
    );
\mantissa_a_aux[528]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1023),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[528]_i_2_n_0\
    );
\mantissa_a_aux[528]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_5_n_0\,
      I1 => \mantissa_a_aux[764]_i_6_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[776]_i_5_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[776]_i_4_n_0\,
      O => \mantissa_a_aux[528]_i_3_n_0\
    );
\mantissa_a_aux[529]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[641]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[529]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[529]_i_1_n_0\
    );
\mantissa_a_aux[529]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_6_n_0\,
      I1 => \mantissa_a_aux[765]_i_7_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[777]_i_5_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[777]_i_4_n_0\,
      O => \mantissa_a_aux[529]_i_2_n_0\
    );
\mantissa_a_aux[530]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[786]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[530]_i_1_n_0\
    );
\mantissa_a_aux[531]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[787]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[531]_i_1_n_0\
    );
\mantissa_a_aux[532]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[644]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[532]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[532]_i_1_n_0\
    );
\mantissa_a_aux[532]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_4_n_0\,
      I1 => \mantissa_a_aux[764]_i_5_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[764]_i_6_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[776]_i_5_n_0\,
      O => \mantissa_a_aux[532]_i_2_n_0\
    );
\mantissa_a_aux[533]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[789]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[533]_i_1_n_0\
    );
\mantissa_a_aux[534]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[534]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[534]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[534]_i_1_n_0\
    );
\mantissa_a_aux[534]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \mantissa_a_aux[774]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[778]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[534]_i_2_n_0\
    );
\mantissa_a_aux[534]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_5_n_0\,
      I1 => \mantissa_a_aux[766]_i_6_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[766]_i_7_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[778]_i_4_n_0\,
      O => \mantissa_a_aux[534]_i_3_n_0\
    );
\mantissa_a_aux[535]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[535]_i_1_n_0\
    );
\mantissa_a_aux[536]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[536]_i_1_n_0\
    );
\mantissa_a_aux[537]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[537]_i_1_n_0\
    );
\mantissa_a_aux[538]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[538]_i_1_n_0\
    );
\mantissa_a_aux[539]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[539]_i_1_n_0\
    );
\mantissa_a_aux[540]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[540]_i_1_n_0\
    );
\mantissa_a_aux[541]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[541]_i_1_n_0\
    );
\mantissa_a_aux[542]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[542]_i_1_n_0\
    );
\mantissa_a_aux[543]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[767]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[543]_i_1_n_0\
    );
\mantissa_a_aux[544]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[672]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[544]_i_1_n_0\
    );
\mantissa_a_aux[545]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[737]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[545]_i_1_n_0\
    );
\mantissa_a_aux[546]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[738]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[546]_i_1_n_0\
    );
\mantissa_a_aux[547]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[675]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[547]_i_1_n_0\
    );
\mantissa_a_aux[548]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[740]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[548]_i_1_n_0\
    );
\mantissa_a_aux[549]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[741]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[549]_i_1_n_0\
    );
\mantissa_a_aux[550]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[678]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[550]_i_1_n_0\
    );
\mantissa_a_aux[551]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[743]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[551]_i_1_n_0\
    );
\mantissa_a_aux[552]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[776]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[552]_i_1_n_0\
    );
\mantissa_a_aux[553]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[777]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[553]_i_1_n_0\
    );
\mantissa_a_aux[554]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[778]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[554]_i_1_n_0\
    );
\mantissa_a_aux[555]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[747]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[779]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[555]_i_1_n_0\
    );
\mantissa_a_aux[556]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[748]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[556]_i_1_n_0\
    );
\mantissa_a_aux[557]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[749]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[557]_i_1_n_0\
    );
\mantissa_a_aux[558]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[750]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[558]_i_1_n_0\
    );
\mantissa_a_aux[559]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[751]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[559]_i_1_n_0\
    );
\mantissa_a_aux[560]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[688]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[560]_i_1_n_0\
    );
\mantissa_a_aux[561]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[753]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[561]_i_1_n_0\
    );
\mantissa_a_aux[562]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[754]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[562]_i_1_n_0\
    );
\mantissa_a_aux[563]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[691]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[563]_i_1_n_0\
    );
\mantissa_a_aux[564]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[756]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[564]_i_1_n_0\
    );
\mantissa_a_aux[565]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[757]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[565]_i_1_n_0\
    );
\mantissa_a_aux[566]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[694]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[566]_i_1_n_0\
    );
\mantissa_a_aux[567]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[567]_i_1_n_0\
    );
\mantissa_a_aux[568]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[568]_i_1_n_0\
    );
\mantissa_a_aux[569]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[569]_i_1_n_0\
    );
\mantissa_a_aux[570]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[570]_i_1_n_0\
    );
\mantissa_a_aux[571]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[571]_i_1_n_0\
    );
\mantissa_a_aux[572]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[572]_i_1_n_0\
    );
\mantissa_a_aux[573]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[573]_i_1_n_0\
    );
\mantissa_a_aux[574]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[574]_i_1_n_0\
    );
\mantissa_a_aux[575]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[767]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[575]_i_1_n_0\
    );
\mantissa_a_aux[576]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[704]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[576]_i_1_n_0\
    );
\mantissa_a_aux[577]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[705]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[577]_i_1_n_0\
    );
\mantissa_a_aux[578]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[706]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[578]_i_1_n_0\
    );
\mantissa_a_aux[579]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[707]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[579]_i_1_n_0\
    );
\mantissa_a_aux[580]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[708]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[580]_i_1_n_0\
    );
\mantissa_a_aux[581]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[709]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[581]_i_1_n_0\
    );
\mantissa_a_aux[582]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[710]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[582]_i_1_n_0\
    );
\mantissa_a_aux[583]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[759]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[775]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[583]_i_1_n_0\
    );
\mantissa_a_aux[584]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F00000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[760]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[776]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[584]_i_1_n_0\
    );
\mantissa_a_aux[585]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F00000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[761]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[777]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[585]_i_1_n_0\
    );
\mantissa_a_aux[586]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F00000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[762]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[778]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[586]_i_1_n_0\
    );
\mantissa_a_aux[587]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22C00000"
    )
        port map (
      I0 => \mantissa_a_aux[747]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[779]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[587]_i_1_n_0\
    );
\mantissa_a_aux[588]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222C00000000000"
    )
        port map (
      I0 => \mantissa_a_aux[748]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[764]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[588]_i_1_n_0\
    );
\mantissa_a_aux[589]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222C00000000000"
    )
        port map (
      I0 => \mantissa_a_aux[749]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[765]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[589]_i_1_n_0\
    );
\mantissa_a_aux[590]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222C00000000000"
    )
        port map (
      I0 => \mantissa_a_aux[750]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[766]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[590]_i_1_n_0\
    );
\mantissa_a_aux[591]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[767]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux[719]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[591]_i_1_n_0\
    );
\mantissa_a_aux[592]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[720]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[592]_i_1_n_0\
    );
\mantissa_a_aux[593]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[721]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[593]_i_1_n_0\
    );
\mantissa_a_aux[594]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[722]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[594]_i_1_n_0\
    );
\mantissa_a_aux[595]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[723]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[595]_i_1_n_0\
    );
\mantissa_a_aux[596]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[724]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[596]_i_1_n_0\
    );
\mantissa_a_aux[597]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[725]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[597]_i_1_n_0\
    );
\mantissa_a_aux[598]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[726]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[598]_i_1_n_0\
    );
\mantissa_a_aux[599]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[599]_i_1_n_0\
    );
\mantissa_a_aux[600]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[600]_i_1_n_0\
    );
\mantissa_a_aux[601]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[601]_i_1_n_0\
    );
\mantissa_a_aux[602]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[602]_i_1_n_0\
    );
\mantissa_a_aux[603]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[603]_i_1_n_0\
    );
\mantissa_a_aux[604]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[604]_i_1_n_0\
    );
\mantissa_a_aux[605]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[605]_i_1_n_0\
    );
\mantissa_a_aux[606]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[606]_i_1_n_0\
    );
\mantissa_a_aux[607]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[767]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[607]_i_1_n_0\
    );
\mantissa_a_aux[608]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[736]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[608]_i_1_n_0\
    );
\mantissa_a_aux[609]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[737]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[609]_i_1_n_0\
    );
\mantissa_a_aux[610]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[738]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[610]_i_1_n_0\
    );
\mantissa_a_aux[611]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[739]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[611]_i_1_n_0\
    );
\mantissa_a_aux[612]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[740]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[612]_i_1_n_0\
    );
\mantissa_a_aux[613]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[741]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[613]_i_1_n_0\
    );
\mantissa_a_aux[614]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[742]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[614]_i_1_n_0\
    );
\mantissa_a_aux[615]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[743]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[615]_i_1_n_0\
    );
\mantissa_a_aux[616]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[776]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[616]_i_1_n_0\
    );
\mantissa_a_aux[617]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[777]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[617]_i_1_n_0\
    );
\mantissa_a_aux[618]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[778]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[618]_i_1_n_0\
    );
\mantissa_a_aux[619]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[747]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[779]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[619]_i_1_n_0\
    );
\mantissa_a_aux[620]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[748]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[620]_i_1_n_0\
    );
\mantissa_a_aux[621]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[749]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[621]_i_1_n_0\
    );
\mantissa_a_aux[622]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[750]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[622]_i_1_n_0\
    );
\mantissa_a_aux[623]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[751]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[623]_i_1_n_0\
    );
\mantissa_a_aux[624]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[752]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[624]_i_1_n_0\
    );
\mantissa_a_aux[625]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[753]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[625]_i_1_n_0\
    );
\mantissa_a_aux[626]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[754]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[626]_i_1_n_0\
    );
\mantissa_a_aux[627]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[755]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[627]_i_1_n_0\
    );
\mantissa_a_aux[628]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[756]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[628]_i_1_n_0\
    );
\mantissa_a_aux[629]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[757]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[629]_i_1_n_0\
    );
\mantissa_a_aux[630]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[758]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[630]_i_1_n_0\
    );
\mantissa_a_aux[631]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[631]_i_1_n_0\
    );
\mantissa_a_aux[632]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[632]_i_1_n_0\
    );
\mantissa_a_aux[633]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[633]_i_1_n_0\
    );
\mantissa_a_aux[634]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[634]_i_1_n_0\
    );
\mantissa_a_aux[635]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[635]_i_1_n_0\
    );
\mantissa_a_aux[636]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[636]_i_1_n_0\
    );
\mantissa_a_aux[637]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[637]_i_1_n_0\
    );
\mantissa_a_aux[638]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[638]_i_1_n_0\
    );
\mantissa_a_aux[639]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[767]_i_4_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[767]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[639]_i_1_n_0\
    );
\mantissa_a_aux[640]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \mantissa_a_aux[640]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[768]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[640]_i_1_n_0\
    );
\mantissa_a_aux[640]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[1024]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[528]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[640]_i_2_n_0\
    );
\mantissa_a_aux[641]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \mantissa_a_aux[1025]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[641]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[641]_i_1_n_0\
    );
\mantissa_a_aux[641]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I1 => p_1_in(1023),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I3 => p_1_in(1024),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I5 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[641]_i_2_n_0\
    );
\mantissa_a_aux[642]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[642]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux[642]_i_3_n_0\,
      O => \mantissa_a_aux[642]_i_1_n_0\
    );
\mantissa_a_aux[642]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[658]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[1026]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[642]_i_2_n_0\
    );
\mantissa_a_aux[642]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[514]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[642]_i_3_n_0\
    );
\mantissa_a_aux[643]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \mantissa_a_aux[771]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_a_aux[771]_i_2_n_0\,
      O => \mantissa_a_aux[643]_i_1_n_0\
    );
\mantissa_a_aux[644]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \mantissa_a_aux[1028]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[644]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[644]_i_1_n_0\
    );
\mantissa_a_aux[644]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I1 => p_1_in(1023),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[776]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[644]_i_2_n_0\
    );
\mantissa_a_aux[645]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[645]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux[645]_i_3_n_0\,
      O => \mantissa_a_aux[645]_i_1_n_0\
    );
\mantissa_a_aux[645]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[661]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[1029]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[645]_i_2_n_0\
    );
\mantissa_a_aux[645]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[517]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[645]_i_3_n_0\
    );
\mantissa_a_aux[646]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \mantissa_a_aux[774]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[646]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[646]_i_1_n_0\
    );
\mantissa_a_aux[646]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[1030]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[534]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[646]_i_2_n_0\
    );
\mantissa_a_aux[647]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004FF000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[759]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux[775]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[647]_i_1_n_0\
    );
\mantissa_a_aux[648]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004AA000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[760]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux[776]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[648]_i_1_n_0\
    );
\mantissa_a_aux[649]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004AA000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[761]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux[777]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[649]_i_1_n_0\
    );
\mantissa_a_aux[650]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004AA000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[762]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux[778]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[650]_i_1_n_0\
    );
\mantissa_a_aux[651]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04A00400"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[747]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_a_aux[779]_i_2_n_0\,
      O => \mantissa_a_aux[651]_i_1_n_0\
    );
\mantissa_a_aux[652]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404A0000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[748]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[764]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[652]_i_1_n_0\
    );
\mantissa_a_aux[653]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404A0000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[749]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[765]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[653]_i_1_n_0\
    );
\mantissa_a_aux[654]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404A0000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[750]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[766]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[654]_i_1_n_0\
    );
\mantissa_a_aux[655]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222C0000000"
    )
        port map (
      I0 => \mantissa_a_aux[719]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[767]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[655]_i_1_n_0\
    );
\mantissa_a_aux[656]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \mantissa_a_aux[656]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_a_aux[656]_i_3_n_0\,
      O => \mantissa_a_aux[656]_i_1_n_0\
    );
\mantissa_a_aux[656]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[764]_i_4_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[760]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[656]_i_2_n_0\
    );
\mantissa_a_aux[656]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[528]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[528]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[656]_i_3_n_0\
    );
\mantissa_a_aux[657]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[657]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux[657]_i_3_n_0\,
      O => \mantissa_a_aux[657]_i_1_n_0\
    );
\mantissa_a_aux[657]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[1041]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[657]_i_2_n_0\
    );
\mantissa_a_aux[657]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[529]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[641]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[657]_i_3_n_0\
    );
\mantissa_a_aux[658]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[658]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I5 => \mantissa_a_aux[786]_i_2_n_0\,
      O => \mantissa_a_aux[658]_i_1_n_0\
    );
\mantissa_a_aux[658]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_5_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1046),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[658]_i_2_n_0\
    );
\mantissa_a_aux[659]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mantissa_a_aux[1043]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux[787]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[659]_i_1_n_0\
    );
\mantissa_a_aux[660]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[660]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux[660]_i_3_n_0\,
      O => \mantissa_a_aux[660]_i_1_n_0\
    );
\mantissa_a_aux[660]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[1044]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[660]_i_2_n_0\
    );
\mantissa_a_aux[660]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[532]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[644]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[660]_i_3_n_0\
    );
\mantissa_a_aux[661]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[661]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I5 => \mantissa_a_aux[789]_i_2_n_0\,
      O => \mantissa_a_aux[661]_i_1_n_0\
    );
\mantissa_a_aux[661]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I1 => p_1_in(1045),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I3 => p_1_in(1046),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I5 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[661]_i_2_n_0\
    );
\mantissa_a_aux[662]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[790]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_a_aux[662]_i_2_n_0\,
      O => \mantissa_a_aux[662]_i_1_n_0\
    );
\mantissa_a_aux[662]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[534]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[534]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[662]_i_2_n_0\
    );
\mantissa_a_aux[663]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[663]_i_1_n_0\
    );
\mantissa_a_aux[664]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[664]_i_1_n_0\
    );
\mantissa_a_aux[665]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[665]_i_1_n_0\
    );
\mantissa_a_aux[666]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[666]_i_1_n_0\
    );
\mantissa_a_aux[667]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[667]_i_1_n_0\
    );
\mantissa_a_aux[668]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[668]_i_1_n_0\
    );
\mantissa_a_aux[669]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[669]_i_1_n_0\
    );
\mantissa_a_aux[670]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[670]_i_1_n_0\
    );
\mantissa_a_aux[671]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[767]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[671]_i_1_n_0\
    );
\mantissa_a_aux[672]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[672]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[672]_i_1_n_0\
    );
\mantissa_a_aux[672]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[768]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[528]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1024]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[672]_i_2_n_0\
    );
\mantissa_a_aux[673]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[737]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[673]_i_1_n_0\
    );
\mantissa_a_aux[674]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[738]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[674]_i_1_n_0\
    );
\mantissa_a_aux[675]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[675]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[675]_i_1_n_0\
    );
\mantissa_a_aux[675]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[739]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[1027]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1027]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[675]_i_2_n_0\
    );
\mantissa_a_aux[676]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[740]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[676]_i_1_n_0\
    );
\mantissa_a_aux[677]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[741]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[677]_i_1_n_0\
    );
\mantissa_a_aux[678]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[678]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[678]_i_1_n_0\
    );
\mantissa_a_aux[678]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[742]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[534]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1030]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[678]_i_2_n_0\
    );
\mantissa_a_aux[679]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[743]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[679]_i_1_n_0\
    );
\mantissa_a_aux[680]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[776]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[680]_i_1_n_0\
    );
\mantissa_a_aux[681]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[777]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[681]_i_1_n_0\
    );
\mantissa_a_aux[682]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[778]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[682]_i_1_n_0\
    );
\mantissa_a_aux[683]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[747]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[779]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[683]_i_1_n_0\
    );
\mantissa_a_aux[684]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[748]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[684]_i_1_n_0\
    );
\mantissa_a_aux[685]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[749]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[685]_i_1_n_0\
    );
\mantissa_a_aux[686]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[750]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[686]_i_1_n_0\
    );
\mantissa_a_aux[687]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[751]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[687]_i_1_n_0\
    );
\mantissa_a_aux[688]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[688]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[688]_i_1_n_0\
    );
\mantissa_a_aux[688]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[528]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[528]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[752]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[688]_i_2_n_0\
    );
\mantissa_a_aux[689]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[753]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[689]_i_1_n_0\
    );
\mantissa_a_aux[690]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[754]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[690]_i_1_n_0\
    );
\mantissa_a_aux[691]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[691]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[691]_i_1_n_0\
    );
\mantissa_a_aux[691]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[755]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[1027]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[755]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[691]_i_2_n_0\
    );
\mantissa_a_aux[692]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[756]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[692]_i_1_n_0\
    );
\mantissa_a_aux[693]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[757]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[693]_i_1_n_0\
    );
\mantissa_a_aux[694]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[694]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[694]_i_1_n_0\
    );
\mantissa_a_aux[694]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[534]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[534]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[790]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[694]_i_2_n_0\
    );
\mantissa_a_aux[695]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[695]_i_1_n_0\
    );
\mantissa_a_aux[696]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[696]_i_1_n_0\
    );
\mantissa_a_aux[697]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[697]_i_1_n_0\
    );
\mantissa_a_aux[698]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[698]_i_1_n_0\
    );
\mantissa_a_aux[699]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[699]_i_1_n_0\
    );
\mantissa_a_aux[700]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[700]_i_1_n_0\
    );
\mantissa_a_aux[701]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[701]_i_1_n_0\
    );
\mantissa_a_aux[702]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[702]_i_1_n_0\
    );
\mantissa_a_aux[703]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[767]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[703]_i_1_n_0\
    );
\mantissa_a_aux[704]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[704]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[704]_i_1_n_0\
    );
\mantissa_a_aux[704]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000E200E200"
    )
        port map (
      I0 => \mantissa_a_aux[528]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[1024]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux[768]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[704]_i_2_n_0\
    );
\mantissa_a_aux[705]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[705]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[705]_i_1_n_0\
    );
\mantissa_a_aux[705]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000000C0A0C0A0"
    )
        port map (
      I0 => \mantissa_a_aux[529]_i_2_n_0\,
      I1 => \mantissa_a_aux[705]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[641]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[705]_i_2_n_0\
    );
\mantissa_a_aux[705]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_5_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[761]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[705]_i_3_n_0\
    );
\mantissa_a_aux[706]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[706]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[706]_i_1_n_0\
    );
\mantissa_a_aux[706]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_a_aux[1026]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[658]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux[706]_i_3_n_0\,
      O => \mantissa_a_aux[706]_i_2_n_0\
    );
\mantissa_a_aux[706]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[514]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[706]_i_3_n_0\
    );
\mantissa_a_aux[707]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[707]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[707]_i_1_n_0\
    );
\mantissa_a_aux[707]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_a_aux[1027]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[1027]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux[707]_i_3_n_0\,
      O => \mantissa_a_aux[707]_i_2_n_0\
    );
\mantissa_a_aux[707]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[787]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[707]_i_3_n_0\
    );
\mantissa_a_aux[708]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[708]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[708]_i_1_n_0\
    );
\mantissa_a_aux[708]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000000C0A0C0A0"
    )
        port map (
      I0 => \mantissa_a_aux[532]_i_2_n_0\,
      I1 => \mantissa_a_aux[708]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[644]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[708]_i_2_n_0\
    );
\mantissa_a_aux[708]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[1044]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[708]_i_3_n_0\
    );
\mantissa_a_aux[709]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[709]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[709]_i_1_n_0\
    );
\mantissa_a_aux[709]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_a_aux[1029]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[661]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux[709]_i_3_n_0\,
      O => \mantissa_a_aux[709]_i_2_n_0\
    );
\mantissa_a_aux[709]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[765]_i_8_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[777]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[709]_i_3_n_0\
    );
\mantissa_a_aux[710]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[710]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[710]_i_1_n_0\
    );
\mantissa_a_aux[710]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_a_aux[534]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[1030]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux[774]_i_2_n_0\,
      O => \mantissa_a_aux[710]_i_2_n_0\
    );
\mantissa_a_aux[711]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404FF00"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[759]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[775]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[711]_i_1_n_0\
    );
\mantissa_a_aux[712]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404F000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[760]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[776]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[712]_i_1_n_0\
    );
\mantissa_a_aux[713]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404F000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[761]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[777]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[713]_i_1_n_0\
    );
\mantissa_a_aux[714]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404F000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[762]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[778]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[714]_i_1_n_0\
    );
\mantissa_a_aux[715]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022C0"
    )
        port map (
      I0 => \mantissa_a_aux[747]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[779]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[715]_i_1_n_0\
    );
\mantissa_a_aux[716]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222C000"
    )
        port map (
      I0 => \mantissa_a_aux[748]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[764]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[716]_i_1_n_0\
    );
\mantissa_a_aux[717]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222C000"
    )
        port map (
      I0 => \mantissa_a_aux[749]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[765]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[717]_i_1_n_0\
    );
\mantissa_a_aux[718]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222C000"
    )
        port map (
      I0 => \mantissa_a_aux[750]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[766]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[718]_i_1_n_0\
    );
\mantissa_a_aux[719]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800080"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[767]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux[719]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[719]_i_1_n_0\
    );
\mantissa_a_aux[719]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[767]_i_7_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[1043]_i_8_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[719]_i_2_n_0\
    );
\mantissa_a_aux[720]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[720]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[720]_i_1_n_0\
    );
\mantissa_a_aux[720]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_a_aux[656]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[528]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[528]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[720]_i_2_n_0\
    );
\mantissa_a_aux[721]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[721]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[721]_i_1_n_0\
    );
\mantissa_a_aux[721]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_a_aux[721]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[641]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[529]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[721]_i_2_n_0\
    );
\mantissa_a_aux[721]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[765]_i_5_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[761]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[721]_i_3_n_0\
    );
\mantissa_a_aux[722]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[722]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[722]_i_1_n_0\
    );
\mantissa_a_aux[722]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003000880088"
    )
        port map (
      I0 => \mantissa_a_aux[658]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[722]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1026]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[722]_i_2_n_0\
    );
\mantissa_a_aux[722]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[514]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[722]_i_3_n_0\
    );
\mantissa_a_aux[723]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[723]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[723]_i_1_n_0\
    );
\mantissa_a_aux[723]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_a_aux[723]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[755]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1027]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[723]_i_2_n_0\
    );
\mantissa_a_aux[723]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[1043]_i_8_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[723]_i_3_n_0\
    );
\mantissa_a_aux[724]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[724]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[724]_i_1_n_0\
    );
\mantissa_a_aux[724]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_a_aux[724]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[644]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[532]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[724]_i_2_n_0\
    );
\mantissa_a_aux[724]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[1044]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[724]_i_3_n_0\
    );
\mantissa_a_aux[725]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[725]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[725]_i_1_n_0\
    );
\mantissa_a_aux[725]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003000880088"
    )
        port map (
      I0 => \mantissa_a_aux[661]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[725]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1029]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[725]_i_2_n_0\
    );
\mantissa_a_aux[725]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_8_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[777]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[725]_i_3_n_0\
    );
\mantissa_a_aux[726]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[726]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[726]_i_1_n_0\
    );
\mantissa_a_aux[726]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \mantissa_a_aux[790]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_a_aux[534]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[534]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[726]_i_2_n_0\
    );
\mantissa_a_aux[727]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[727]_i_1_n_0\
    );
\mantissa_a_aux[728]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[728]_i_1_n_0\
    );
\mantissa_a_aux[729]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[729]_i_1_n_0\
    );
\mantissa_a_aux[730]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[730]_i_1_n_0\
    );
\mantissa_a_aux[731]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[731]_i_1_n_0\
    );
\mantissa_a_aux[732]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[732]_i_1_n_0\
    );
\mantissa_a_aux[733]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[733]_i_1_n_0\
    );
\mantissa_a_aux[734]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[734]_i_1_n_0\
    );
\mantissa_a_aux[735]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[767]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[735]_i_1_n_0\
    );
\mantissa_a_aux[736]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[736]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[736]_i_1_n_0\
    );
\mantissa_a_aux[736]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \mantissa_a_aux[768]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[528]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1024]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[736]_i_2_n_0\
    );
\mantissa_a_aux[737]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[737]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[737]_i_1_n_0\
    );
\mantissa_a_aux[737]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF2200F000F000"
    )
        port map (
      I0 => \mantissa_a_aux[1041]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[529]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[641]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[737]_i_2_n_0\
    );
\mantissa_a_aux[738]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[738]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[738]_i_1_n_0\
    );
\mantissa_a_aux[738]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[658]_i_2_n_0\,
      I1 => \mantissa_a_aux[1026]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[514]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[738]_i_2_n_0\
    );
\mantissa_a_aux[739]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[739]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[739]_i_1_n_0\
    );
\mantissa_a_aux[739]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \mantissa_a_aux[739]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[1027]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1027]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[739]_i_2_n_0\
    );
\mantissa_a_aux[739]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[787]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[739]_i_3_n_0\
    );
\mantissa_a_aux[740]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[740]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[740]_i_1_n_0\
    );
\mantissa_a_aux[740]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF2200F000F000"
    )
        port map (
      I0 => \mantissa_a_aux[1044]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[532]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[644]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[740]_i_2_n_0\
    );
\mantissa_a_aux[741]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[741]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[741]_i_1_n_0\
    );
\mantissa_a_aux[741]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[661]_i_2_n_0\,
      I1 => \mantissa_a_aux[1029]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[517]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[741]_i_2_n_0\
    );
\mantissa_a_aux[742]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[742]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[742]_i_1_n_0\
    );
\mantissa_a_aux[742]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \mantissa_a_aux[742]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[534]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1030]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[742]_i_2_n_0\
    );
\mantissa_a_aux[742]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[778]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[774]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[742]_i_3_n_0\
    );
\mantissa_a_aux[743]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[743]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[743]_i_1_n_0\
    );
\mantissa_a_aux[743]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[775]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[787]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[743]_i_2_n_0\
    );
\mantissa_a_aux[744]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[776]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[744]_i_1_n_0\
    );
\mantissa_a_aux[745]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[777]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[745]_i_1_n_0\
    );
\mantissa_a_aux[746]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[778]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[746]_i_1_n_0\
    );
\mantissa_a_aux[747]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[747]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[779]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[747]_i_1_n_0\
    );
\mantissa_a_aux[747]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_5_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[767]_i_7_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[1043]_i_8_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[747]_i_2_n_0\
    );
\mantissa_a_aux[748]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[748]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[748]_i_1_n_0\
    );
\mantissa_a_aux[748]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_5_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[764]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[1044]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[748]_i_2_n_0\
    );
\mantissa_a_aux[749]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[749]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[749]_i_1_n_0\
    );
\mantissa_a_aux[749]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_6_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[765]_i_5_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[765]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[749]_i_2_n_0\
    );
\mantissa_a_aux[750]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[750]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[750]_i_1_n_0\
    );
\mantissa_a_aux[750]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_6_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[766]_i_5_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[766]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[750]_i_2_n_0\
    );
\mantissa_a_aux[751]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[751]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[751]_i_1_n_0\
    );
\mantissa_a_aux[751]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[1043]_i_8_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[767]_i_7_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[751]_i_2_n_0\
    );
\mantissa_a_aux[752]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[752]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[752]_i_1_n_0\
    );
\mantissa_a_aux[752]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_a_aux[528]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[528]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[752]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[752]_i_2_n_0\
    );
\mantissa_a_aux[752]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[760]_i_4_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[764]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[752]_i_3_n_0\
    );
\mantissa_a_aux[753]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[753]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[753]_i_1_n_0\
    );
\mantissa_a_aux[753]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[1041]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[529]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux[641]_i_2_n_0\,
      O => \mantissa_a_aux[753]_i_2_n_0\
    );
\mantissa_a_aux[754]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[754]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[754]_i_1_n_0\
    );
\mantissa_a_aux[754]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \mantissa_a_aux[658]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[1026]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[514]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[754]_i_2_n_0\
    );
\mantissa_a_aux[755]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[755]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[755]_i_1_n_0\
    );
\mantissa_a_aux[755]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_a_aux[755]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[1027]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[755]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[755]_i_2_n_0\
    );
\mantissa_a_aux[755]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_a_aux[787]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[755]_i_3_n_0\
    );
\mantissa_a_aux[755]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[1043]_i_8_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[755]_i_4_n_0\
    );
\mantissa_a_aux[756]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[756]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[756]_i_1_n_0\
    );
\mantissa_a_aux[756]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[1044]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux[532]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux[644]_i_2_n_0\,
      O => \mantissa_a_aux[756]_i_2_n_0\
    );
\mantissa_a_aux[757]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[757]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[757]_i_1_n_0\
    );
\mantissa_a_aux[757]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \mantissa_a_aux[661]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_a_aux[1029]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[517]_i_2_n_0\,
      I5 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[757]_i_2_n_0\
    );
\mantissa_a_aux[758]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux[758]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[758]_i_1_n_0\
    );
\mantissa_a_aux[758]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_a_aux[534]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[534]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_a_aux[790]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[758]_i_2_n_0\
    );
\mantissa_a_aux[759]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[759]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[759]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[759]_i_1_n_0\
    );
\mantissa_a_aux[759]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[1043]_i_8_n_0\,
      I1 => \mantissa_a_aux[767]_i_7_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[767]_i_5_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[767]_i_6_n_0\,
      O => \mantissa_a_aux[759]_i_2_n_0\
    );
\mantissa_a_aux[759]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \mantissa_a_aux[787]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[775]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[759]_i_3_n_0\
    );
\mantissa_a_aux[760]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[760]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[760]_i_1_n_0\
    );
\mantissa_a_aux[760]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[760]_i_4_n_0\,
      I1 => \mantissa_a_aux[764]_i_4_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[764]_i_5_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[764]_i_6_n_0\,
      O => \mantissa_a_aux[760]_i_2_n_0\
    );
\mantissa_a_aux[760]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_a_aux[776]_i_5_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[776]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[776]_i_3_n_0\,
      O => \mantissa_a_aux[760]_i_3_n_0\
    );
\mantissa_a_aux[760]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(1046),
      I1 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I2 => p_1_in(1045),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I4 => p_1_in(1044),
      O => \mantissa_a_aux[760]_i_4_n_0\
    );
\mantissa_a_aux[761]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[761]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[761]_i_1_n_0\
    );
\mantissa_a_aux[761]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[761]_i_4_n_0\,
      I1 => \mantissa_a_aux[765]_i_5_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[765]_i_6_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[765]_i_7_n_0\,
      O => \mantissa_a_aux[761]_i_2_n_0\
    );
\mantissa_a_aux[761]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_a_aux[777]_i_5_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[777]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[777]_i_3_n_0\,
      O => \mantissa_a_aux[761]_i_3_n_0\
    );
\mantissa_a_aux[761]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(1045),
      I1 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1046),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      O => \mantissa_a_aux[761]_i_4_n_0\
    );
\mantissa_a_aux[762]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[762]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[762]_i_1_n_0\
    );
\mantissa_a_aux[762]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[762]_i_4_n_0\,
      I1 => \mantissa_a_aux[766]_i_5_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[766]_i_6_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[766]_i_7_n_0\,
      O => \mantissa_a_aux[762]_i_2_n_0\
    );
\mantissa_a_aux[762]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_a_aux[778]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[778]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_a_aux[514]_i_2_n_0\,
      O => \mantissa_a_aux[762]_i_3_n_0\
    );
\mantissa_a_aux[762]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I1 => p_1_in(1046),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      O => \mantissa_a_aux[762]_i_4_n_0\
    );
\mantissa_a_aux[763]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[763]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[763]_i_1_n_0\
    );
\mantissa_a_aux[763]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mantissa_a_aux[1043]_i_8_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[767]_i_7_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[767]_i_5_n_0\,
      O => \mantissa_a_aux[763]_i_2_n_0\
    );
\mantissa_a_aux[763]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_6_n_0\,
      I1 => \mantissa_a_aux[775]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[787]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O => \mantissa_a_aux[763]_i_3_n_0\
    );
\mantissa_a_aux[764]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[764]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[764]_i_1_n_0\
    );
\mantissa_a_aux[764]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mantissa_a_aux[1044]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[764]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[764]_i_5_n_0\,
      O => \mantissa_a_aux[764]_i_2_n_0\
    );
\mantissa_a_aux[764]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[764]_i_6_n_0\,
      I1 => \mantissa_a_aux[776]_i_5_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[776]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[764]_i_7_n_0\,
      O => \mantissa_a_aux[764]_i_3_n_0\
    );
\mantissa_a_aux[764]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1043),
      I1 => p_1_in(1042),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1041),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1040),
      O => \mantissa_a_aux[764]_i_4_n_0\
    );
\mantissa_a_aux[764]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1039),
      I1 => p_1_in(1038),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1037),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1036),
      O => \mantissa_a_aux[764]_i_5_n_0\
    );
\mantissa_a_aux[764]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1035),
      I1 => p_1_in(1034),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1033),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1032),
      O => \mantissa_a_aux[764]_i_6_n_0\
    );
\mantissa_a_aux[764]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I1 => p_1_in(1023),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      O => \mantissa_a_aux[764]_i_7_n_0\
    );
\mantissa_a_aux[765]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[765]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[765]_i_1_n_0\
    );
\mantissa_a_aux[765]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[765]_i_5_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[765]_i_6_n_0\,
      O => \mantissa_a_aux[765]_i_2_n_0\
    );
\mantissa_a_aux[765]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[765]_i_7_n_0\,
      I1 => \mantissa_a_aux[777]_i_5_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[777]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[765]_i_8_n_0\,
      O => \mantissa_a_aux[765]_i_3_n_0\
    );
\mantissa_a_aux[765]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I1 => p_1_in(1046),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I3 => p_1_in(1045),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O => \mantissa_a_aux[765]_i_4_n_0\
    );
\mantissa_a_aux[765]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1044),
      I1 => p_1_in(1043),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1042),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1041),
      O => \mantissa_a_aux[765]_i_5_n_0\
    );
\mantissa_a_aux[765]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1040),
      I1 => p_1_in(1039),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1038),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1037),
      O => \mantissa_a_aux[765]_i_6_n_0\
    );
\mantissa_a_aux[765]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1036),
      I1 => p_1_in(1035),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1034),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1033),
      O => \mantissa_a_aux[765]_i_7_n_0\
    );
\mantissa_a_aux[765]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => p_1_in(1023),
      I1 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1024),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      O => \mantissa_a_aux[765]_i_8_n_0\
    );
\mantissa_a_aux[766]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux[766]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[766]_i_1_n_0\
    );
\mantissa_a_aux[766]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_4_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[766]_i_5_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[766]_i_6_n_0\,
      O => \mantissa_a_aux[766]_i_2_n_0\
    );
\mantissa_a_aux[766]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[766]_i_7_n_0\,
      I1 => \mantissa_a_aux[778]_i_4_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[778]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[774]_i_3_n_0\,
      O => \mantissa_a_aux[766]_i_3_n_0\
    );
\mantissa_a_aux[766]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I1 => p_1_in(1046),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O => \mantissa_a_aux[766]_i_4_n_0\
    );
\mantissa_a_aux[766]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1045),
      I1 => p_1_in(1044),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1043),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1042),
      O => \mantissa_a_aux[766]_i_5_n_0\
    );
\mantissa_a_aux[766]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1041),
      I1 => p_1_in(1040),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1039),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1038),
      O => \mantissa_a_aux[766]_i_6_n_0\
    );
\mantissa_a_aux[766]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1037),
      I1 => p_1_in(1036),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1035),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1034),
      O => \mantissa_a_aux[766]_i_7_n_0\
    );
\mantissa_a_aux[767]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I1 => \mantissa_a_aux[790]_i_1_n_0\,
      O => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux[767]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[767]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[767]_i_4_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[767]_i_2_n_0\
    );
\mantissa_a_aux[767]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_5_n_0\,
      I1 => \mantissa_a_aux[767]_i_6_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[775]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux[787]_i_3_n_0\,
      O => \mantissa_a_aux[767]_i_3_n_0\
    );
\mantissa_a_aux[767]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mantissa_a_aux[767]_i_7_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_a_aux[1043]_i_8_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O => \mantissa_a_aux[767]_i_4_n_0\
    );
\mantissa_a_aux[767]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1038),
      I1 => p_1_in(1037),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1036),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1035),
      O => \mantissa_a_aux[767]_i_5_n_0\
    );
\mantissa_a_aux[767]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1034),
      I1 => p_1_in(1033),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1032),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1031),
      O => \mantissa_a_aux[767]_i_6_n_0\
    );
\mantissa_a_aux[767]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1042),
      I1 => p_1_in(1041),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1040),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1039),
      O => \mantissa_a_aux[767]_i_7_n_0\
    );
\mantissa_a_aux[768]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[768]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I5 => \mantissa_a_aux[1024]_i_2_n_0\,
      O => \mantissa_a_aux[768]_i_1_n_0\
    );
\mantissa_a_aux[768]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I2 => p_1_in(1023),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[768]_i_2_n_0\
    );
\mantissa_a_aux[769]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mantissa_a_aux[513]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1025]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[769]_i_1_n_0\
    );
\mantissa_a_aux[770]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[514]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1026]_i_2_n_0\,
      O => \mantissa_a_aux[770]_i_1_n_0\
    );
\mantissa_a_aux[771]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880300"
    )
        port map (
      I0 => \mantissa_a_aux[771]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[771]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[771]_i_1_n_0\
    );
\mantissa_a_aux[771]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[787]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[771]_i_2_n_0\
    );
\mantissa_a_aux[771]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \mantissa_a_aux[1027]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_a_aux[1043]_i_8_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[771]_i_3_n_0\
    );
\mantissa_a_aux[772]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mantissa_a_aux[516]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1028]_i_2_n_0\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[772]_i_1_n_0\
    );
\mantissa_a_aux[773]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[517]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1029]_i_2_n_0\,
      O => \mantissa_a_aux[773]_i_1_n_0\
    );
\mantissa_a_aux[774]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[774]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1030]_i_2_n_0\,
      O => \mantissa_a_aux[774]_i_1_n_0\
    );
\mantissa_a_aux[774]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[774]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[778]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[774]_i_2_n_0\
    );
\mantissa_a_aux[774]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => p_1_in(1025),
      I1 => p_1_in(1024),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1023),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      O => \mantissa_a_aux[774]_i_3_n_0\
    );
\mantissa_a_aux[775]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[775]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I4 => \mantissa_a_aux[1031]_i_2_n_0\,
      O => \mantissa_a_aux[775]_i_1_n_0\
    );
\mantissa_a_aux[775]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_a_aux[787]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux[775]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[775]_i_2_n_0\
    );
\mantissa_a_aux[775]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1030),
      I1 => p_1_in(1029),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1028),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1027),
      O => \mantissa_a_aux[775]_i_3_n_0\
    );
\mantissa_a_aux[776]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[776]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I5 => \mantissa_a_aux[1032]_i_2_n_0\,
      O => \mantissa_a_aux[776]_i_1_n_0\
    );
\mantissa_a_aux[776]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[776]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[776]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[776]_i_5_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[776]_i_2_n_0\
    );
\mantissa_a_aux[776]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I1 => p_1_in(1023),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O => \mantissa_a_aux[776]_i_3_n_0\
    );
\mantissa_a_aux[776]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1027),
      I1 => p_1_in(1026),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1025),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1024),
      O => \mantissa_a_aux[776]_i_4_n_0\
    );
\mantissa_a_aux[776]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1031),
      I1 => p_1_in(1030),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1029),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1028),
      O => \mantissa_a_aux[776]_i_5_n_0\
    );
\mantissa_a_aux[777]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[777]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I5 => \mantissa_a_aux[1033]_i_2_n_0\,
      O => \mantissa_a_aux[777]_i_1_n_0\
    );
\mantissa_a_aux[777]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[777]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[777]_i_4_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[777]_i_5_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[777]_i_2_n_0\
    );
\mantissa_a_aux[777]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I1 => p_1_in(1024),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I3 => p_1_in(1023),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O => \mantissa_a_aux[777]_i_3_n_0\
    );
\mantissa_a_aux[777]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1028),
      I1 => p_1_in(1027),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1026),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1025),
      O => \mantissa_a_aux[777]_i_4_n_0\
    );
\mantissa_a_aux[777]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1032),
      I1 => p_1_in(1031),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1030),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1029),
      O => \mantissa_a_aux[777]_i_5_n_0\
    );
\mantissa_a_aux[778]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[778]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I5 => \mantissa_a_aux[1034]_i_2_n_0\,
      O => \mantissa_a_aux[778]_i_1_n_0\
    );
\mantissa_a_aux[778]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_a_aux[514]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_a_aux[778]_i_3_n_0\,
      I3 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_a_aux[778]_i_4_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[778]_i_2_n_0\
    );
\mantissa_a_aux[778]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1029),
      I1 => p_1_in(1028),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1027),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1026),
      O => \mantissa_a_aux[778]_i_3_n_0\
    );
\mantissa_a_aux[778]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1033),
      I1 => p_1_in(1032),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1031),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1030),
      O => \mantissa_a_aux[778]_i_4_n_0\
    );
\mantissa_a_aux[779]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[779]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I5 => \mantissa_a_aux[1035]_i_2_n_0\,
      O => \mantissa_a_aux[779]_i_1_n_0\
    );
\mantissa_a_aux[779]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_a_aux[763]_i_3_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[779]_i_2_n_0\
    );
\mantissa_a_aux[780]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[524]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1036]_i_2_n_0\,
      O => \mantissa_a_aux[780]_i_1_n_0\
    );
\mantissa_a_aux[781]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[525]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1037]_i_2_n_0\,
      O => \mantissa_a_aux[781]_i_1_n_0\
    );
\mantissa_a_aux[782]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[526]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1038]_i_2_n_0\,
      O => \mantissa_a_aux[782]_i_1_n_0\
    );
\mantissa_a_aux[783]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[527]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1039]_i_2_n_0\,
      O => \mantissa_a_aux[783]_i_1_n_0\
    );
\mantissa_a_aux[784]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[528]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1040]_i_2_n_0\,
      O => \mantissa_a_aux[784]_i_1_n_0\
    );
\mantissa_a_aux[785]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[529]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1041]_i_2_n_0\,
      O => \mantissa_a_aux[785]_i_1_n_0\
    );
\mantissa_a_aux[786]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \mantissa_a_aux[786]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I3 => \mantissa_a_aux[1042]_i_2_n_0\,
      O => \mantissa_a_aux[786]_i_1_n_0\
    );
\mantissa_a_aux[786]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[1026]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[514]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[786]_i_2_n_0\
    );
\mantissa_a_aux[787]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800F00"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_a_aux[787]_i_2_n_0\,
      I2 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I3 => \mantissa_a_aux[1043]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[787]_i_1_n_0\
    );
\mantissa_a_aux[787]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux[787]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_a_aux[1027]_i_3_n_0\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_a_aux[787]_i_2_n_0\
    );
\mantissa_a_aux[787]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1026),
      I1 => p_1_in(1025),
      I2 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1024),
      I4 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I5 => p_1_in(1023),
      O => \mantissa_a_aux[787]_i_3_n_0\
    );
\mantissa_a_aux[788]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_a_aux[532]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux[1044]_i_2_n_0\,
      O => \mantissa_a_aux[788]_i_1_n_0\
    );
\mantissa_a_aux[789]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \mantissa_a_aux[789]_i_2_n_0\,
      I1 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I3 => \mantissa_a_aux[1045]_i_2_n_0\,
      O => \mantissa_a_aux[789]_i_1_n_0\
    );
\mantissa_a_aux[789]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_a_aux[1029]_i_3_n_0\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_a_aux[517]_i_2_n_0\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_a_aux[789]_i_2_n_0\
    );
\mantissa_a_aux[790]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_3_n_0\,
      I1 => \mantissa_b_aux[1046]_i_6_n_0\,
      I2 => \mantissa_b_aux_reg[1046]_i_5_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => current_state(0),
      I5 => s_axi_aresetn,
      O => \mantissa_a_aux[790]_i_1_n_0\
    );
\mantissa_a_aux[790]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => \mantissa_a_aux[534]_i_1_n_0\,
      I1 => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      I2 => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_a_aux[790]_i_3_n_0\,
      I4 => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_a_aux[790]_i_2_n_0\
    );
\mantissa_a_aux[790]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_a_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_a_aux_reg[517]_i_3_n_6\,
      I2 => p_1_in(1046),
      I3 => \mantissa_a_aux_reg[517]_i_3_n_7\,
      I4 => \mantissa_a_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_a_aux[790]_i_3_n_0\
    );
\mantissa_a_aux_reg[1000]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[744]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1000]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1001]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[745]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1001]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1002]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[746]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1002]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1003]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[747]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1003]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1004]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[748]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1004]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1005]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[749]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1005]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1006]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[750]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1006]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1007]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[751]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1007]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1008]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[752]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1008]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1009]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[753]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1009]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1010]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[754]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1010]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1011]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[755]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1011]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1012]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[756]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1012]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1013]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[757]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1013]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1014]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[758]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1014]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1015]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[759]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1015]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1016]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[760]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1016]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1017]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[761]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1017]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1018]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[762]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1018]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1019]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[763]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1019]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1020]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[764]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1020]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1021]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[765]_i_1_n_0\,
      Q => L,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1022]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[766]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1022]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[1023]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1023]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1023]\,
      R => '0'
    );
\mantissa_a_aux_reg[1024]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1024]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1024]\,
      R => '0'
    );
\mantissa_a_aux_reg[1025]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1025]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1025]\,
      R => '0'
    );
\mantissa_a_aux_reg[1026]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1026]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1026]\,
      R => '0'
    );
\mantissa_a_aux_reg[1027]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1027]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1027]\,
      R => '0'
    );
\mantissa_a_aux_reg[1028]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1028]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1028]\,
      R => '0'
    );
\mantissa_a_aux_reg[1029]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1029]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1029]\,
      R => '0'
    );
\mantissa_a_aux_reg[1030]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1030]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1030]\,
      R => '0'
    );
\mantissa_a_aux_reg[1031]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1031]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1031]\,
      R => '0'
    );
\mantissa_a_aux_reg[1032]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1032]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1032]\,
      R => '0'
    );
\mantissa_a_aux_reg[1033]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1033]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1033]\,
      R => '0'
    );
\mantissa_a_aux_reg[1034]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1034]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1034]\,
      R => '0'
    );
\mantissa_a_aux_reg[1035]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1035]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1035]\,
      R => '0'
    );
\mantissa_a_aux_reg[1036]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1036]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1036]\,
      R => '0'
    );
\mantissa_a_aux_reg[1037]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1037]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1037]\,
      R => '0'
    );
\mantissa_a_aux_reg[1038]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1038]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1038]\,
      R => '0'
    );
\mantissa_a_aux_reg[1039]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1039]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1039]\,
      R => '0'
    );
\mantissa_a_aux_reg[1040]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1040]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1040]\,
      R => '0'
    );
\mantissa_a_aux_reg[1041]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1041]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1041]\,
      R => '0'
    );
\mantissa_a_aux_reg[1042]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1042]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1042]\,
      R => '0'
    );
\mantissa_a_aux_reg[1043]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1043]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1043]\,
      R => '0'
    );
\mantissa_a_aux_reg[1043]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mantissa_a_aux_reg[517]_i_3_n_0\,
      CO(3) => \mantissa_a_aux_reg[1043]_i_2_n_0\,
      CO(2) => \mantissa_a_aux_reg[1043]_i_2_n_1\,
      CO(1) => \mantissa_a_aux_reg[1043]_i_2_n_2\,
      CO(0) => \mantissa_a_aux_reg[1043]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => exponent_b(7 downto 4),
      O(3) => \mantissa_a_aux_reg[1043]_i_2_n_4\,
      O(2) => \mantissa_a_aux_reg[1043]_i_2_n_5\,
      O(1) => \mantissa_a_aux_reg[1043]_i_2_n_6\,
      O(0) => \mantissa_a_aux_reg[1043]_i_2_n_7\,
      S(3) => \mantissa_a_aux[1043]_i_4_n_0\,
      S(2) => \mantissa_a_aux[1043]_i_5_n_0\,
      S(1) => \mantissa_a_aux[1043]_i_6_n_0\,
      S(0) => \mantissa_a_aux[1043]_i_7_n_0\
    );
\mantissa_a_aux_reg[1044]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1044]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1044]\,
      R => '0'
    );
\mantissa_a_aux_reg[1045]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1045]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1045]\,
      R => '0'
    );
\mantissa_a_aux_reg[1046]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_a_aux[1046]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[1046]\,
      R => '0'
    );
\mantissa_a_aux_reg[1046]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mantissa_a_aux_reg[1043]_i_2_n_0\,
      CO(3 downto 1) => \NLW_mantissa_a_aux_reg[1046]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mantissa_a_aux_reg[1046]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mantissa_a_aux_reg[1046]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mantissa_a_aux_reg[512]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[512]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[512]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[513]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[513]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[513]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[514]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[514]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[514]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[515]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[515]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[515]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[516]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[516]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[516]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[517]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[517]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[517]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[517]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mantissa_a_aux_reg[517]_i_3_n_0\,
      CO(2) => \mantissa_a_aux_reg[517]_i_3_n_1\,
      CO(1) => \mantissa_a_aux_reg[517]_i_3_n_2\,
      CO(0) => \mantissa_a_aux_reg[517]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => exponent_b(3 downto 0),
      O(3) => \mantissa_a_aux_reg[517]_i_3_n_4\,
      O(2) => \mantissa_a_aux_reg[517]_i_3_n_5\,
      O(1) => \mantissa_a_aux_reg[517]_i_3_n_6\,
      O(0) => \mantissa_a_aux_reg[517]_i_3_n_7\,
      S(3) => \mantissa_a_aux[517]_i_4_n_0\,
      S(2) => \mantissa_a_aux[517]_i_5_n_0\,
      S(1) => \mantissa_a_aux[517]_i_6_n_0\,
      S(0) => \mantissa_a_aux[517]_i_7_n_0\
    );
\mantissa_a_aux_reg[518]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[518]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[518]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[519]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[519]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[519]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[520]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[520]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[520]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[521]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[521]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[521]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[522]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[522]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[522]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[523]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[523]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[523]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[524]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[524]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[524]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[525]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[525]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[525]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[526]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[526]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[526]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[527]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[527]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[527]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[528]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[528]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[528]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[529]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[529]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[529]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[530]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[530]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[530]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[531]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[531]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[531]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[532]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[532]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[532]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[533]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[533]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[533]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[534]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[534]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[534]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[535]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[535]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[535]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[536]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[536]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[536]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[537]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[537]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[537]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[538]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[538]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[538]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[539]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[539]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[539]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[540]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[540]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[540]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[541]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[541]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[541]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[542]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[542]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[542]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[543]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[543]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[543]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[544]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[544]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[544]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[545]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[545]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[545]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[546]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[546]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[546]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[547]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[547]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[547]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[548]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[548]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[548]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[549]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[549]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[549]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[550]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[550]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[550]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[551]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[551]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[551]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[552]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[552]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[552]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[553]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[553]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[553]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[554]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[554]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[554]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[555]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[555]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[555]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[556]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[556]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[556]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[557]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[557]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[557]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[558]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[558]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[558]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[559]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[559]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[559]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[560]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[560]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[560]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[561]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[561]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[561]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[562]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[562]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[562]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[563]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[563]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[563]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[564]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[564]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[564]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[565]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[565]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[565]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[566]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[566]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[566]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[567]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[567]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[567]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[568]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[568]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[568]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[569]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[569]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[569]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[570]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[570]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[570]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[571]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[571]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[571]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[572]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[572]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[572]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[573]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[573]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[573]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[574]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[574]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[574]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[575]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[575]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[575]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[576]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[576]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[576]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[577]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[577]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[577]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[578]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[578]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[578]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[579]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[579]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[579]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[580]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[580]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[580]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[581]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[581]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[581]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[582]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[582]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[582]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[583]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[583]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[583]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[584]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[584]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[584]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[585]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[585]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[585]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[586]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[586]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[586]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[587]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[587]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[587]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[588]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[588]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[588]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[589]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[589]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[589]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[590]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[590]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[590]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[591]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[591]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[591]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[592]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[592]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[592]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[593]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[593]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[593]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[594]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[594]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[594]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[595]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[595]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[595]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[596]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[596]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[596]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[597]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[597]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[597]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[598]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[598]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[598]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[599]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[599]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[599]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[600]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[600]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[600]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[601]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[601]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[601]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[602]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[602]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[602]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[603]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[603]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[603]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[604]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[604]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[604]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[605]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[605]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[605]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[606]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[606]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[606]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[607]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[607]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[607]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[608]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[608]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[608]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[609]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[609]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[609]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[610]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[610]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[610]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[611]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[611]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[611]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[612]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[612]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[612]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[613]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[613]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[613]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[614]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[614]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[614]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[615]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[615]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[615]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[616]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[616]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[616]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[617]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[617]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[617]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[618]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[618]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[618]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[619]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[619]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[619]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[620]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[620]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[620]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[621]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[621]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[621]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[622]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[622]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[622]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[623]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[623]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[623]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[624]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[624]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[624]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[625]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[625]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[625]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[626]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[626]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[626]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[627]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[627]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[627]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[628]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[628]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[628]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[629]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[629]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[629]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[630]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[630]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[630]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[631]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[631]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[631]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[632]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[632]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[632]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[633]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[633]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[633]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[634]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[634]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[634]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[635]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[635]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[635]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[636]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[636]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[636]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[637]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[637]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[637]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[638]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[638]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[638]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[639]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[639]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[639]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[640]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[640]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[640]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[641]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[641]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[641]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[642]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[642]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[642]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[643]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[643]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[643]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[644]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[644]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[644]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[645]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[645]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[645]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[646]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[646]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[646]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[647]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[647]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[647]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[648]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[648]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[648]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[649]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[649]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[649]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[650]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[650]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[650]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[651]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[651]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[651]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[652]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[652]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[652]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[653]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[653]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[653]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[654]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[654]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[654]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[655]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[655]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[655]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[656]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[656]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[656]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[657]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[657]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[657]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[658]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[658]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[658]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[659]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[659]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[659]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[660]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[660]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[660]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[661]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[661]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[661]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[662]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[662]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[662]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[663]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[663]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[663]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[664]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[664]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[664]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[665]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[665]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[665]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[666]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[666]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[666]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[667]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[667]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[667]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[668]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[668]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[668]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[669]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[669]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[669]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[670]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[670]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[670]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[671]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[671]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[671]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[672]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[672]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[672]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[673]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[673]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[673]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[674]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[674]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[674]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[675]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[675]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[675]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[676]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[676]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[676]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[677]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[677]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[677]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[678]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[678]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[678]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[679]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[679]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[679]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[680]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[680]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[680]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[681]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[681]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[681]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[682]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[682]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[682]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[683]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[683]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[683]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[684]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[684]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[684]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[685]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[685]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[685]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[686]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[686]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[686]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[687]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[687]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[687]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[688]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[688]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[688]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[689]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[689]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[689]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[690]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[690]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[690]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[691]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[691]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[691]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[692]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[692]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[692]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[693]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[693]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[693]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[694]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[694]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[694]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[695]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[695]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[695]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[696]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[696]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[696]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[697]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[697]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[697]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[698]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[698]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[698]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[699]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[699]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[699]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[700]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[700]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[700]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[701]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[701]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[701]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[702]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[702]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[702]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[703]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[703]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[703]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[704]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[704]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[704]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[705]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[705]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[705]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[706]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[706]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[706]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[707]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[707]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[707]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[708]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[708]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[708]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[709]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[709]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[709]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[710]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[710]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[710]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[711]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[711]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[711]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[712]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[712]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[712]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[713]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[713]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[713]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[714]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[714]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[714]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[715]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[715]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[715]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[716]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[716]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[716]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[717]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[717]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[717]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[718]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[718]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[718]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[719]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[719]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[719]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[720]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[720]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[720]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[721]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[721]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[721]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[722]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[722]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[722]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[723]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[723]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[723]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[724]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[724]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[724]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[725]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[725]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[725]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[726]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[726]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[726]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[727]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[727]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[727]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[728]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[728]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[728]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[729]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[729]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[729]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[730]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[730]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[730]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[731]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[731]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[731]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[732]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[732]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[732]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[733]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[733]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[733]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[734]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[734]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[734]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[735]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[735]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[735]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[736]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[736]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[736]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[737]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[737]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[737]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[738]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[738]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[738]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[739]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[739]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[739]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[740]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[740]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[740]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[741]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[741]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[741]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[742]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[742]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[742]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[743]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[743]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[743]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[744]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[744]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[744]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[745]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[745]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[745]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[746]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[746]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[746]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[747]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[747]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[747]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[748]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[748]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[748]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[749]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[749]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[749]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[750]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[750]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[750]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[751]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[751]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[751]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[752]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[752]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[752]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[753]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[753]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[753]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[754]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[754]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[754]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[755]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[755]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[755]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[756]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[756]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[756]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[757]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[757]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[757]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[758]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[758]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[758]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[759]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[759]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[759]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[760]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[760]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[760]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[761]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[761]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[761]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[762]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[762]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[762]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[763]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[763]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[763]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[764]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[764]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[764]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[765]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[765]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[765]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[766]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[766]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[766]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[767]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[767]_i_2_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[767]\,
      R => \mantissa_a_aux[767]_i_1_n_0\
    );
\mantissa_a_aux_reg[768]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[768]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[768]\,
      R => '0'
    );
\mantissa_a_aux_reg[769]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[769]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[769]\,
      R => '0'
    );
\mantissa_a_aux_reg[770]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[770]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[770]\,
      R => '0'
    );
\mantissa_a_aux_reg[771]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[771]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[771]\,
      R => '0'
    );
\mantissa_a_aux_reg[772]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[772]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[772]\,
      R => '0'
    );
\mantissa_a_aux_reg[773]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[773]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[773]\,
      R => '0'
    );
\mantissa_a_aux_reg[774]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[774]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[774]\,
      R => '0'
    );
\mantissa_a_aux_reg[775]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[775]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[775]\,
      R => '0'
    );
\mantissa_a_aux_reg[776]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[776]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[776]\,
      R => '0'
    );
\mantissa_a_aux_reg[777]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[777]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[777]\,
      R => '0'
    );
\mantissa_a_aux_reg[778]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[778]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[778]\,
      R => '0'
    );
\mantissa_a_aux_reg[779]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[779]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[779]\,
      R => '0'
    );
\mantissa_a_aux_reg[780]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[780]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[780]\,
      R => '0'
    );
\mantissa_a_aux_reg[781]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[781]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[781]\,
      R => '0'
    );
\mantissa_a_aux_reg[782]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[782]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[782]\,
      R => '0'
    );
\mantissa_a_aux_reg[783]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[783]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[783]\,
      R => '0'
    );
\mantissa_a_aux_reg[784]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[784]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[784]\,
      R => '0'
    );
\mantissa_a_aux_reg[785]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[785]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[785]\,
      R => '0'
    );
\mantissa_a_aux_reg[786]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[786]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[786]\,
      R => '0'
    );
\mantissa_a_aux_reg[787]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[787]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[787]\,
      R => '0'
    );
\mantissa_a_aux_reg[788]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[788]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[788]\,
      R => '0'
    );
\mantissa_a_aux_reg[789]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[789]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[789]\,
      R => '0'
    );
\mantissa_a_aux_reg[790]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[790]_i_2_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[790]\,
      R => '0'
    );
\mantissa_a_aux_reg[791]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[535]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[791]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[792]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[536]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[792]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[793]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[537]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[793]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[794]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[538]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[794]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[795]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[539]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[795]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[796]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[540]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[796]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[797]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[541]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[797]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[798]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[542]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[798]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[799]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[543]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[799]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[800]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[544]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[800]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[801]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[545]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[801]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[802]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[546]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[802]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[803]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[547]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[803]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[804]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[548]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[804]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[805]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[549]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[805]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[806]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[550]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[806]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[807]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[551]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[807]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[808]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[552]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[808]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[809]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[553]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[809]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[810]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[554]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[810]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[811]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[555]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[811]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[812]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[556]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[812]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[813]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[557]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[813]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[814]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[558]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[814]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[815]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[559]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[815]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[816]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[560]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[816]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[817]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[561]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[817]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[818]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[562]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[818]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[819]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[563]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[819]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[820]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[564]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[820]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[821]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[565]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[821]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[822]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[566]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[822]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[823]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[567]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[823]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[824]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[568]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[824]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[825]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[569]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[825]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[826]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[570]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[826]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[827]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[571]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[827]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[828]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[572]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[828]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[829]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[573]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[829]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[830]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[574]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[830]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[831]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[575]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[831]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[832]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[576]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[832]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[833]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[577]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[833]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[834]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[578]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[834]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[835]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[579]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[835]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[836]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[580]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[836]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[837]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[581]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[837]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[838]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[582]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[838]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[839]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[583]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[839]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[840]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[584]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[840]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[841]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[585]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[841]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[842]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[586]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[842]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[843]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[587]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[843]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[844]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[588]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[844]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[845]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[589]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[845]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[846]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[590]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[846]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[847]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[591]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[847]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[848]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[592]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[848]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[849]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[593]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[849]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[850]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[594]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[850]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[851]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[595]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[851]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[852]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[596]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[852]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[853]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[597]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[853]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[854]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[598]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[854]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[855]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[599]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[855]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[856]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[600]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[856]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[857]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[601]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[857]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[858]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[602]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[858]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[859]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[603]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[859]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[860]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[604]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[860]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[861]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[605]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[861]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[862]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[606]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[862]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[863]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[607]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[863]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[864]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[608]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[864]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[865]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[609]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[865]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[866]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[610]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[866]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[867]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[611]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[867]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[868]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[612]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[868]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[869]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[613]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[869]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[870]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[614]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[870]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[871]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[615]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[871]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[872]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[616]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[872]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[873]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[617]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[873]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[874]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[618]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[874]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[875]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[619]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[875]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[876]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[620]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[876]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[877]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[621]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[877]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[878]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[622]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[878]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[879]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[623]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[879]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[880]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[624]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[880]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[881]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[625]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[881]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[882]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[626]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[882]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[883]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[627]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[883]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[884]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[628]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[884]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[885]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[629]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[885]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[886]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[630]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[886]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[887]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[631]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[887]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[888]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[632]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[888]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[889]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[633]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[889]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[890]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[634]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[890]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[891]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[635]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[891]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[892]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[636]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[892]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[893]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[637]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[893]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[894]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[638]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[894]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[895]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[639]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[895]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[896]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[640]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[896]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[897]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[641]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[897]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[898]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[642]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[898]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[899]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[643]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[899]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[900]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[644]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[900]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[901]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[645]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[901]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[902]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[646]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[902]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[903]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[647]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[903]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[904]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[648]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[904]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[905]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[649]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[905]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[906]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[650]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[906]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[907]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[651]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[907]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[908]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[652]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[908]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[909]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[653]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[909]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[910]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[654]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[910]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[911]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[655]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[911]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[912]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[656]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[912]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[913]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[657]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[913]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[914]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[658]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[914]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[915]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[659]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[915]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[916]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[660]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[916]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[917]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[661]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[917]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[918]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[662]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[918]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[919]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[663]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[919]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[920]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[664]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[920]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[921]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[665]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[921]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[922]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[666]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[922]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[923]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[667]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[923]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[924]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[668]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[924]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[925]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[669]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[925]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[926]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[670]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[926]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[927]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[671]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[927]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[928]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[672]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[928]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[929]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[673]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[929]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[930]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[674]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[930]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[931]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[675]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[931]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[932]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[676]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[932]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[933]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[677]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[933]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[934]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[678]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[934]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[935]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[679]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[935]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[936]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[680]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[936]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[937]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[681]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[937]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[938]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[682]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[938]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[939]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[683]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[939]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[940]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[684]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[940]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[941]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[685]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[941]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[942]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[686]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[942]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[943]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[687]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[943]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[944]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[688]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[944]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[945]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[689]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[945]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[946]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[690]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[946]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[947]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[691]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[947]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[948]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[692]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[948]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[949]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[693]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[949]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[950]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[694]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[950]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[951]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[695]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[951]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[952]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[696]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[952]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[953]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[697]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[953]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[954]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[698]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[954]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[955]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[699]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[955]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[956]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[700]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[956]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[957]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[701]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[957]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[958]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[702]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[958]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[959]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[703]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[959]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[960]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[704]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[960]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[961]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[705]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[961]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[962]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[706]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[962]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[963]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[707]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[963]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[964]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[708]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[964]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[965]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[709]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[965]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[966]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[710]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[966]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[967]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[711]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[967]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[968]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[712]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[968]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[969]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[713]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[969]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[970]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[714]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[970]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[971]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[715]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[971]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[972]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[716]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[972]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[973]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[717]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[973]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[974]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[718]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[974]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[975]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[719]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[975]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[976]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[720]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[976]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[977]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[721]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[977]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[978]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[722]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[978]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[979]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[723]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[979]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[980]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[724]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[980]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[981]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[725]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[981]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[982]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[726]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[982]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[983]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[727]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[983]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[984]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[728]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[984]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[985]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[729]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[985]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[986]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[730]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[986]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[987]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[731]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[987]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[988]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[732]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[988]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[989]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[733]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[989]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[990]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[734]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[990]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[991]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[735]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[991]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[992]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[736]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[992]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[993]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[737]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[993]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[994]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[738]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[994]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[995]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[739]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[995]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[996]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[740]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[996]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[997]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[741]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[997]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[998]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[742]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[998]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_aux_reg[999]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_a_aux[790]_i_1_n_0\,
      D => \mantissa_a_aux[743]_i_1_n_0\,
      Q => \mantissa_a_aux_reg_n_0_[999]\,
      R => \mantissa_a_aux[1022]_i_1_n_0\
    );
\mantissa_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(0),
      Q => p_1_in(1023),
      R => '0'
    );
\mantissa_a_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(10),
      Q => p_1_in(1033),
      R => '0'
    );
\mantissa_a_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(11),
      Q => p_1_in(1034),
      R => '0'
    );
\mantissa_a_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(12),
      Q => p_1_in(1035),
      R => '0'
    );
\mantissa_a_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(13),
      Q => p_1_in(1036),
      R => '0'
    );
\mantissa_a_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(14),
      Q => p_1_in(1037),
      R => '0'
    );
\mantissa_a_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(15),
      Q => p_1_in(1038),
      R => '0'
    );
\mantissa_a_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(16),
      Q => p_1_in(1039),
      R => '0'
    );
\mantissa_a_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(17),
      Q => p_1_in(1040),
      R => '0'
    );
\mantissa_a_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(18),
      Q => p_1_in(1041),
      R => '0'
    );
\mantissa_a_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(19),
      Q => p_1_in(1042),
      R => '0'
    );
\mantissa_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(1),
      Q => p_1_in(1024),
      R => '0'
    );
\mantissa_a_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(20),
      Q => p_1_in(1043),
      R => '0'
    );
\mantissa_a_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(21),
      Q => p_1_in(1044),
      R => '0'
    );
\mantissa_a_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(22),
      Q => p_1_in(1045),
      R => '0'
    );
\mantissa_a_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => '1',
      Q => p_1_in(1046),
      R => '0'
    );
\mantissa_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(2),
      Q => p_1_in(1025),
      R => '0'
    );
\mantissa_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(3),
      Q => p_1_in(1026),
      R => '0'
    );
\mantissa_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(4),
      Q => p_1_in(1027),
      R => '0'
    );
\mantissa_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(5),
      Q => p_1_in(1028),
      R => '0'
    );
\mantissa_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(6),
      Q => p_1_in(1029),
      R => '0'
    );
\mantissa_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(7),
      Q => p_1_in(1030),
      R => '0'
    );
\mantissa_a_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(8),
      Q => p_1_in(1031),
      R => '0'
    );
\mantissa_a_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg0_reg[31]\(9),
      Q => p_1_in(1032),
      R => '0'
    );
\mantissa_b_aux[1022]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[790]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      O => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux[1023]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[767]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(0),
      O => \mantissa_b_aux[1023]_i_1_n_0\
    );
\mantissa_b_aux[1024]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1024]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(1),
      O => \mantissa_b_aux[1024]_i_1_n_0\
    );
\mantissa_b_aux[1024]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[528]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[1024]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1024]_i_2_n_0\
    );
\mantissa_b_aux[1024]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[760]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[1024]_i_3_n_0\
    );
\mantissa_b_aux[1025]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFF04000000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_b_aux[1025]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I5 => mantissa_b(2),
      O => \mantissa_b_aux[1025]_i_1_n_0\
    );
\mantissa_b_aux[1025]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[1041]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[529]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[1025]_i_2_n_0\
    );
\mantissa_b_aux[1026]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1026]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(3),
      O => \mantissa_b_aux[1026]_i_1_n_0\
    );
\mantissa_b_aux[1026]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[1026]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[658]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1026]_i_2_n_0\
    );
\mantissa_b_aux[1026]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_6_n_0\,
      I1 => \mantissa_b_aux[766]_i_7_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[778]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[778]_i_3_n_0\,
      O => \mantissa_b_aux[1026]_i_3_n_0\
    );
\mantissa_b_aux[1027]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1027]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(4),
      O => \mantissa_b_aux[1027]_i_1_n_0\
    );
\mantissa_b_aux[1027]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[1027]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[1027]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1027]_i_2_n_0\
    );
\mantissa_b_aux[1027]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_7_n_0\,
      I1 => \mantissa_b_aux[767]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[767]_i_6_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[775]_i_3_n_0\,
      O => \mantissa_b_aux[1027]_i_3_n_0\
    );
\mantissa_b_aux[1027]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_b_aux[1043]_i_8_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[1027]_i_4_n_0\
    );
\mantissa_b_aux[1028]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFF04000000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_b_aux[1028]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I5 => mantissa_b(5),
      O => \mantissa_b_aux[1028]_i_1_n_0\
    );
\mantissa_b_aux[1028]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[1044]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[532]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[1028]_i_2_n_0\
    );
\mantissa_b_aux[1029]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1029]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(6),
      O => \mantissa_b_aux[1029]_i_1_n_0\
    );
\mantissa_b_aux[1029]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[1029]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[661]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1029]_i_2_n_0\
    );
\mantissa_b_aux[1029]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_5_n_0\,
      I1 => \mantissa_b_aux[765]_i_6_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[765]_i_7_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[777]_i_5_n_0\,
      O => \mantissa_b_aux[1029]_i_3_n_0\
    );
\mantissa_b_aux[1030]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1030]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(7),
      O => \mantissa_b_aux[1030]_i_1_n_0\
    );
\mantissa_b_aux[1030]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[534]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[1030]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1030]_i_2_n_0\
    );
\mantissa_b_aux[1030]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1046),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[1030]_i_3_n_0\
    );
\mantissa_b_aux[1031]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1031]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(8),
      O => \mantissa_b_aux[1031]_i_1_n_0\
    );
\mantissa_b_aux[1031]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1031]_i_2_n_0\
    );
\mantissa_b_aux[1032]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1032]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(9),
      O => \mantissa_b_aux[1032]_i_1_n_0\
    );
\mantissa_b_aux[1032]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1032]_i_2_n_0\
    );
\mantissa_b_aux[1033]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1033]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(10),
      O => \mantissa_b_aux[1033]_i_1_n_0\
    );
\mantissa_b_aux[1033]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1033]_i_2_n_0\
    );
\mantissa_b_aux[1034]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1034]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(11),
      O => \mantissa_b_aux[1034]_i_1_n_0\
    );
\mantissa_b_aux[1034]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1034]_i_2_n_0\
    );
\mantissa_b_aux[1035]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1035]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(12),
      O => \mantissa_b_aux[1035]_i_1_n_0\
    );
\mantissa_b_aux[1035]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[747]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1035]_i_2_n_0\
    );
\mantissa_b_aux[1036]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1036]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(13),
      O => \mantissa_b_aux[1036]_i_1_n_0\
    );
\mantissa_b_aux[1036]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[748]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1036]_i_2_n_0\
    );
\mantissa_b_aux[1037]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1037]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(14),
      O => \mantissa_b_aux[1037]_i_1_n_0\
    );
\mantissa_b_aux[1037]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[749]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1037]_i_2_n_0\
    );
\mantissa_b_aux[1038]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1038]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(15),
      O => \mantissa_b_aux[1038]_i_1_n_0\
    );
\mantissa_b_aux[1038]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[750]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1038]_i_2_n_0\
    );
\mantissa_b_aux[1039]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1039]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(16),
      O => \mantissa_b_aux[1039]_i_1_n_0\
    );
\mantissa_b_aux[1039]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[719]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1039]_i_2_n_0\
    );
\mantissa_b_aux[1040]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1040]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(17),
      O => \mantissa_b_aux[1040]_i_1_n_0\
    );
\mantissa_b_aux[1040]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[656]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1040]_i_2_n_0\
    );
\mantissa_b_aux[1041]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1041]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(18),
      O => \mantissa_b_aux[1041]_i_1_n_0\
    );
\mantissa_b_aux[1041]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[1041]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1041]_i_2_n_0\
    );
\mantissa_b_aux[1041]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => mantissa_b(22),
      I1 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1046),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[765]_i_5_n_0\,
      O => \mantissa_b_aux[1041]_i_3_n_0\
    );
\mantissa_b_aux[1042]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1042]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(19),
      O => \mantissa_b_aux[1042]_i_1_n_0\
    );
\mantissa_b_aux[1042]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[658]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1042]_i_2_n_0\
    );
\mantissa_b_aux[1043]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFF04000000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_b_aux[1043]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I5 => mantissa_b(20),
      O => \mantissa_b_aux[1043]_i_1_n_0\
    );
\mantissa_b_aux[1043]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[1043]_i_8_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[1043]_i_3_n_0\
    );
\mantissa_b_aux[1043]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(7),
      I1 => exponent_b(7),
      O => \mantissa_b_aux[1043]_i_4_n_0\
    );
\mantissa_b_aux[1043]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      O => \mantissa_b_aux[1043]_i_5_n_0\
    );
\mantissa_b_aux[1043]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(5),
      I1 => exponent_b(5),
      O => \mantissa_b_aux[1043]_i_6_n_0\
    );
\mantissa_b_aux[1043]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      O => \mantissa_b_aux[1043]_i_7_n_0\
    );
\mantissa_b_aux[1043]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_1_in(1046),
      I1 => mantissa_b(22),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(21),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(20),
      O => \mantissa_b_aux[1043]_i_8_n_0\
    );
\mantissa_b_aux[1044]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1044]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(21),
      O => \mantissa_b_aux[1044]_i_1_n_0\
    );
\mantissa_b_aux[1044]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[1044]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1044]_i_2_n_0\
    );
\mantissa_b_aux[1044]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => mantissa_b(21),
      I1 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I2 => mantissa_b(22),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I4 => p_1_in(1046),
      I5 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O => \mantissa_b_aux[1044]_i_3_n_0\
    );
\mantissa_b_aux[1045]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1045]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => mantissa_b(22),
      O => \mantissa_b_aux[1045]_i_1_n_0\
    );
\mantissa_b_aux[1045]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[661]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1045]_i_2_n_0\
    );
\mantissa_b_aux[1046]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I2 => \mantissa_b_aux_reg[1046]_i_5_n_0\,
      I3 => \mantissa_b_aux[1046]_i_6_n_0\,
      I4 => current_state(0),
      I5 => s_axi_aresetn,
      O => \mantissa_b_aux[1046]_i_1_n_0\
    );
\mantissa_b_aux[1046]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => exponent_b(5),
      I3 => exponent_a(5),
      O => \mantissa_b_aux[1046]_i_10_n_0\
    );
\mantissa_b_aux[1046]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => exponent_b(3),
      I3 => exponent_a(3),
      O => \mantissa_b_aux[1046]_i_11_n_0\
    );
\mantissa_b_aux[1046]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_b(1),
      I3 => exponent_a(1),
      O => \mantissa_b_aux[1046]_i_12_n_0\
    );
\mantissa_b_aux[1046]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_a(7),
      I3 => exponent_b(7),
      O => \mantissa_b_aux[1046]_i_13_n_0\
    );
\mantissa_b_aux[1046]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => exponent_a(5),
      I3 => exponent_b(5),
      O => \mantissa_b_aux[1046]_i_14_n_0\
    );
\mantissa_b_aux[1046]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      I2 => exponent_a(3),
      I3 => exponent_b(3),
      O => \mantissa_b_aux[1046]_i_15_n_0\
    );
\mantissa_b_aux[1046]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_a(1),
      I3 => exponent_b(1),
      O => \mantissa_b_aux[1046]_i_16_n_0\
    );
\mantissa_b_aux[1046]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_b(6),
      I1 => exponent_a(6),
      I2 => exponent_a(7),
      I3 => exponent_b(7),
      O => \mantissa_b_aux[1046]_i_17_n_0\
    );
\mantissa_b_aux[1046]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_b(4),
      I1 => exponent_a(4),
      I2 => exponent_a(5),
      I3 => exponent_b(5),
      O => \mantissa_b_aux[1046]_i_18_n_0\
    );
\mantissa_b_aux[1046]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_b(2),
      I1 => exponent_a(2),
      I2 => exponent_a(3),
      I3 => exponent_b(3),
      O => \mantissa_b_aux[1046]_i_19_n_0\
    );
\mantissa_b_aux[1046]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFF4000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1046]_i_8_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => p_1_in(1046),
      O => \mantissa_b_aux[1046]_i_2_n_0\
    );
\mantissa_b_aux[1046]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_b(0),
      I1 => exponent_a(0),
      I2 => exponent_a(1),
      I3 => exponent_b(1),
      O => \mantissa_b_aux[1046]_i_20_n_0\
    );
\mantissa_b_aux[1046]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_b(6),
      I1 => exponent_a(6),
      I2 => exponent_b(7),
      I3 => exponent_a(7),
      O => \mantissa_b_aux[1046]_i_21_n_0\
    );
\mantissa_b_aux[1046]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_b(4),
      I1 => exponent_a(4),
      I2 => exponent_b(5),
      I3 => exponent_a(5),
      O => \mantissa_b_aux[1046]_i_22_n_0\
    );
\mantissa_b_aux[1046]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_b(2),
      I1 => exponent_a(2),
      I2 => exponent_b(3),
      I3 => exponent_a(3),
      O => \mantissa_b_aux[1046]_i_23_n_0\
    );
\mantissa_b_aux[1046]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_b(0),
      I1 => exponent_a(0),
      I2 => exponent_b(1),
      I3 => exponent_a(1),
      O => \mantissa_b_aux[1046]_i_24_n_0\
    );
\mantissa_b_aux[1046]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_a(7),
      I3 => exponent_b(7),
      O => \mantissa_b_aux[1046]_i_25_n_0\
    );
\mantissa_b_aux[1046]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => exponent_a(4),
      I1 => exponent_b(4),
      I2 => exponent_a(5),
      I3 => exponent_b(5),
      O => \mantissa_b_aux[1046]_i_26_n_0\
    );
\mantissa_b_aux[1046]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      I2 => exponent_b(2),
      I3 => exponent_a(2),
      I4 => exponent_b(1),
      I5 => exponent_a(1),
      O => \mantissa_b_aux[1046]_i_27_n_0\
    );
\mantissa_b_aux[1046]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(1),
      O => \mantissa_b_aux[1046]_i_3_n_0\
    );
\mantissa_b_aux[1046]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_25_n_0\,
      I1 => exponent_a(3),
      I2 => exponent_b(3),
      I3 => \mantissa_b_aux[1046]_i_26_n_0\,
      I4 => \mantissa_b_aux[1046]_i_27_n_0\,
      O => \mantissa_b_aux[1046]_i_6_n_0\
    );
\mantissa_b_aux[1046]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[790]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[1046]_i_8_n_0\
    );
\mantissa_b_aux[1046]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => exponent_a(6),
      I1 => exponent_b(6),
      I2 => exponent_b(7),
      I3 => exponent_a(7),
      O => \mantissa_b_aux[1046]_i_9_n_0\
    );
\mantissa_b_aux[512]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[768]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[512]_i_1_n_0\
    );
\mantissa_b_aux[513]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[641]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[513]_i_1_n_0\
    );
\mantissa_b_aux[514]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[514]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[514]_i_1_n_0\
    );
\mantissa_b_aux[514]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8A8580800000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I1 => mantissa_b(0),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(1),
      I4 => mantissa_b(2),
      I5 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O => \mantissa_b_aux[514]_i_2_n_0\
    );
\mantissa_b_aux[515]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[771]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[515]_i_1_n_0\
    );
\mantissa_b_aux[516]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[644]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[516]_i_1_n_0\
    );
\mantissa_b_aux[517]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[517]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[517]_i_1_n_0\
    );
\mantissa_b_aux[517]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_b_aux[777]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => mantissa_b(0),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I4 => mantissa_b(1),
      I5 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      O => \mantissa_b_aux[517]_i_2_n_0\
    );
\mantissa_b_aux[517]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(3),
      I1 => exponent_b(3),
      O => \mantissa_b_aux[517]_i_4_n_0\
    );
\mantissa_b_aux[517]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(2),
      I1 => exponent_b(2),
      O => \mantissa_b_aux[517]_i_5_n_0\
    );
\mantissa_b_aux[517]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(1),
      I1 => exponent_b(1),
      O => \mantissa_b_aux[517]_i_6_n_0\
    );
\mantissa_b_aux[517]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => exponent_a(0),
      I1 => exponent_b(0),
      O => \mantissa_b_aux[517]_i_7_n_0\
    );
\mantissa_b_aux[518]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[774]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[518]_i_1_n_0\
    );
\mantissa_b_aux[519]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[775]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[519]_i_1_n_0\
    );
\mantissa_b_aux[520]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[776]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[520]_i_1_n_0\
    );
\mantissa_b_aux[521]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[777]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[521]_i_1_n_0\
    );
\mantissa_b_aux[522]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[778]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[522]_i_1_n_0\
    );
\mantissa_b_aux[523]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[779]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[523]_i_1_n_0\
    );
\mantissa_b_aux[524]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[524]_i_1_n_0\
    );
\mantissa_b_aux[525]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[525]_i_1_n_0\
    );
\mantissa_b_aux[526]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[526]_i_1_n_0\
    );
\mantissa_b_aux[527]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[767]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[527]_i_1_n_0\
    );
\mantissa_b_aux[528]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[528]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[528]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[528]_i_1_n_0\
    );
\mantissa_b_aux[528]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I2 => mantissa_b(0),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[528]_i_2_n_0\
    );
\mantissa_b_aux[528]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_5_n_0\,
      I1 => \mantissa_b_aux[764]_i_6_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[776]_i_5_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[776]_i_4_n_0\,
      O => \mantissa_b_aux[528]_i_3_n_0\
    );
\mantissa_b_aux[529]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[641]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[529]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[529]_i_1_n_0\
    );
\mantissa_b_aux[529]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_6_n_0\,
      I1 => \mantissa_b_aux[765]_i_7_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[777]_i_5_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[777]_i_4_n_0\,
      O => \mantissa_b_aux[529]_i_2_n_0\
    );
\mantissa_b_aux[530]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[786]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[530]_i_1_n_0\
    );
\mantissa_b_aux[531]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[787]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[531]_i_1_n_0\
    );
\mantissa_b_aux[532]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[644]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[532]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[532]_i_1_n_0\
    );
\mantissa_b_aux[532]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_4_n_0\,
      I1 => \mantissa_b_aux[764]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[764]_i_6_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[776]_i_5_n_0\,
      O => \mantissa_b_aux[532]_i_2_n_0\
    );
\mantissa_b_aux[533]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[789]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[533]_i_1_n_0\
    );
\mantissa_b_aux[534]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[534]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[534]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[534]_i_1_n_0\
    );
\mantissa_b_aux[534]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \mantissa_b_aux[774]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[778]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[534]_i_2_n_0\
    );
\mantissa_b_aux[534]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_5_n_0\,
      I1 => \mantissa_b_aux[766]_i_6_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[766]_i_7_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[778]_i_4_n_0\,
      O => \mantissa_b_aux[534]_i_3_n_0\
    );
\mantissa_b_aux[535]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[535]_i_1_n_0\
    );
\mantissa_b_aux[536]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[536]_i_1_n_0\
    );
\mantissa_b_aux[537]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[537]_i_1_n_0\
    );
\mantissa_b_aux[538]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[538]_i_1_n_0\
    );
\mantissa_b_aux[539]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[539]_i_1_n_0\
    );
\mantissa_b_aux[540]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[540]_i_1_n_0\
    );
\mantissa_b_aux[541]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[541]_i_1_n_0\
    );
\mantissa_b_aux[542]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[542]_i_1_n_0\
    );
\mantissa_b_aux[543]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[767]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[543]_i_1_n_0\
    );
\mantissa_b_aux[544]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[672]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[544]_i_1_n_0\
    );
\mantissa_b_aux[545]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[737]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[545]_i_1_n_0\
    );
\mantissa_b_aux[546]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[738]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[546]_i_1_n_0\
    );
\mantissa_b_aux[547]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[675]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[547]_i_1_n_0\
    );
\mantissa_b_aux[548]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[740]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[548]_i_1_n_0\
    );
\mantissa_b_aux[549]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[741]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[549]_i_1_n_0\
    );
\mantissa_b_aux[550]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[678]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[550]_i_1_n_0\
    );
\mantissa_b_aux[551]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[743]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[551]_i_1_n_0\
    );
\mantissa_b_aux[552]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[776]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[552]_i_1_n_0\
    );
\mantissa_b_aux[553]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[777]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[553]_i_1_n_0\
    );
\mantissa_b_aux[554]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F0200000000000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[778]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[554]_i_1_n_0\
    );
\mantissa_b_aux[555]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[747]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[779]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[555]_i_1_n_0\
    );
\mantissa_b_aux[556]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[748]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[556]_i_1_n_0\
    );
\mantissa_b_aux[557]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[749]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[557]_i_1_n_0\
    );
\mantissa_b_aux[558]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[750]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[558]_i_1_n_0\
    );
\mantissa_b_aux[559]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000808000000000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[751]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[559]_i_1_n_0\
    );
\mantissa_b_aux[560]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[688]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[560]_i_1_n_0\
    );
\mantissa_b_aux[561]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[753]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[561]_i_1_n_0\
    );
\mantissa_b_aux[562]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[754]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[562]_i_1_n_0\
    );
\mantissa_b_aux[563]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[691]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[563]_i_1_n_0\
    );
\mantissa_b_aux[564]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[756]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[564]_i_1_n_0\
    );
\mantissa_b_aux[565]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[757]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[565]_i_1_n_0\
    );
\mantissa_b_aux[566]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[694]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[566]_i_1_n_0\
    );
\mantissa_b_aux[567]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[567]_i_1_n_0\
    );
\mantissa_b_aux[568]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[568]_i_1_n_0\
    );
\mantissa_b_aux[569]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[569]_i_1_n_0\
    );
\mantissa_b_aux[570]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[570]_i_1_n_0\
    );
\mantissa_b_aux[571]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[571]_i_1_n_0\
    );
\mantissa_b_aux[572]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[572]_i_1_n_0\
    );
\mantissa_b_aux[573]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[573]_i_1_n_0\
    );
\mantissa_b_aux[574]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[574]_i_1_n_0\
    );
\mantissa_b_aux[575]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[767]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[575]_i_1_n_0\
    );
\mantissa_b_aux[576]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[704]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[576]_i_1_n_0\
    );
\mantissa_b_aux[577]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[705]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[577]_i_1_n_0\
    );
\mantissa_b_aux[578]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[706]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[578]_i_1_n_0\
    );
\mantissa_b_aux[579]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[707]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[579]_i_1_n_0\
    );
\mantissa_b_aux[580]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[708]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[580]_i_1_n_0\
    );
\mantissa_b_aux[581]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[709]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[581]_i_1_n_0\
    );
\mantissa_b_aux[582]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[710]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[582]_i_1_n_0\
    );
\mantissa_b_aux[583]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404FF0000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[759]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[775]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[583]_i_1_n_0\
    );
\mantissa_b_aux[584]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F00000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[760]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[776]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[584]_i_1_n_0\
    );
\mantissa_b_aux[585]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F00000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[761]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[777]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[585]_i_1_n_0\
    );
\mantissa_b_aux[586]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404F00000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[762]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[778]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[586]_i_1_n_0\
    );
\mantissa_b_aux[587]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22C00000"
    )
        port map (
      I0 => \mantissa_b_aux[747]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[779]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[587]_i_1_n_0\
    );
\mantissa_b_aux[588]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222C00000000000"
    )
        port map (
      I0 => \mantissa_b_aux[748]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[764]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[588]_i_1_n_0\
    );
\mantissa_b_aux[589]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222C00000000000"
    )
        port map (
      I0 => \mantissa_b_aux[749]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[765]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[589]_i_1_n_0\
    );
\mantissa_b_aux[590]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222C00000000000"
    )
        port map (
      I0 => \mantissa_b_aux[750]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[766]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[590]_i_1_n_0\
    );
\mantissa_b_aux[591]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[767]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux[719]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[591]_i_1_n_0\
    );
\mantissa_b_aux[592]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[720]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[592]_i_1_n_0\
    );
\mantissa_b_aux[593]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[721]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[593]_i_1_n_0\
    );
\mantissa_b_aux[594]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[722]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[594]_i_1_n_0\
    );
\mantissa_b_aux[595]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[723]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[595]_i_1_n_0\
    );
\mantissa_b_aux[596]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[724]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[596]_i_1_n_0\
    );
\mantissa_b_aux[597]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[725]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[597]_i_1_n_0\
    );
\mantissa_b_aux[598]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[726]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[598]_i_1_n_0\
    );
\mantissa_b_aux[599]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[599]_i_1_n_0\
    );
\mantissa_b_aux[600]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[600]_i_1_n_0\
    );
\mantissa_b_aux[601]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[601]_i_1_n_0\
    );
\mantissa_b_aux[602]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[602]_i_1_n_0\
    );
\mantissa_b_aux[603]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[603]_i_1_n_0\
    );
\mantissa_b_aux[604]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[604]_i_1_n_0\
    );
\mantissa_b_aux[605]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[605]_i_1_n_0\
    );
\mantissa_b_aux[606]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[606]_i_1_n_0\
    );
\mantissa_b_aux[607]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[767]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[607]_i_1_n_0\
    );
\mantissa_b_aux[608]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[736]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[608]_i_1_n_0\
    );
\mantissa_b_aux[609]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[737]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[609]_i_1_n_0\
    );
\mantissa_b_aux[610]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[738]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[610]_i_1_n_0\
    );
\mantissa_b_aux[611]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[739]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[611]_i_1_n_0\
    );
\mantissa_b_aux[612]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[740]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[612]_i_1_n_0\
    );
\mantissa_b_aux[613]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[741]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[613]_i_1_n_0\
    );
\mantissa_b_aux[614]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[742]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[614]_i_1_n_0\
    );
\mantissa_b_aux[615]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[743]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[615]_i_1_n_0\
    );
\mantissa_b_aux[616]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[776]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[616]_i_1_n_0\
    );
\mantissa_b_aux[617]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[777]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[617]_i_1_n_0\
    );
\mantissa_b_aux[618]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020F020000000000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[778]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[618]_i_1_n_0\
    );
\mantissa_b_aux[619]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[747]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[779]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[619]_i_1_n_0\
    );
\mantissa_b_aux[620]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[748]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[620]_i_1_n_0\
    );
\mantissa_b_aux[621]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[749]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[621]_i_1_n_0\
    );
\mantissa_b_aux[622]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[750]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[622]_i_1_n_0\
    );
\mantissa_b_aux[623]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00080800000000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[751]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[623]_i_1_n_0\
    );
\mantissa_b_aux[624]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[752]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[624]_i_1_n_0\
    );
\mantissa_b_aux[625]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[753]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[625]_i_1_n_0\
    );
\mantissa_b_aux[626]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[754]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[626]_i_1_n_0\
    );
\mantissa_b_aux[627]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[755]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[627]_i_1_n_0\
    );
\mantissa_b_aux[628]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[756]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[628]_i_1_n_0\
    );
\mantissa_b_aux[629]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[757]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[629]_i_1_n_0\
    );
\mantissa_b_aux[630]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[758]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[630]_i_1_n_0\
    );
\mantissa_b_aux[631]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[631]_i_1_n_0\
    );
\mantissa_b_aux[632]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[632]_i_1_n_0\
    );
\mantissa_b_aux[633]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[633]_i_1_n_0\
    );
\mantissa_b_aux[634]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[634]_i_1_n_0\
    );
\mantissa_b_aux[635]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[635]_i_1_n_0\
    );
\mantissa_b_aux[636]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[636]_i_1_n_0\
    );
\mantissa_b_aux[637]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[637]_i_1_n_0\
    );
\mantissa_b_aux[638]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B800000000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[638]_i_1_n_0\
    );
\mantissa_b_aux[639]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[767]_i_4_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[767]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[639]_i_1_n_0\
    );
\mantissa_b_aux[640]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \mantissa_b_aux[640]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[768]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[640]_i_1_n_0\
    );
\mantissa_b_aux[640]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[1024]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[528]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[640]_i_2_n_0\
    );
\mantissa_b_aux[641]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \mantissa_b_aux[1025]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[641]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[641]_i_1_n_0\
    );
\mantissa_b_aux[641]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I1 => mantissa_b(0),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I3 => mantissa_b(1),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I5 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[641]_i_2_n_0\
    );
\mantissa_b_aux[642]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[642]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux[642]_i_3_n_0\,
      O => \mantissa_b_aux[642]_i_1_n_0\
    );
\mantissa_b_aux[642]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[658]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[1026]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[642]_i_2_n_0\
    );
\mantissa_b_aux[642]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[514]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[642]_i_3_n_0\
    );
\mantissa_b_aux[643]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \mantissa_b_aux[771]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_b_aux[771]_i_2_n_0\,
      O => \mantissa_b_aux[643]_i_1_n_0\
    );
\mantissa_b_aux[644]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \mantissa_b_aux[1028]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[644]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[644]_i_1_n_0\
    );
\mantissa_b_aux[644]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I1 => mantissa_b(0),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[776]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[644]_i_2_n_0\
    );
\mantissa_b_aux[645]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[645]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux[645]_i_3_n_0\,
      O => \mantissa_b_aux[645]_i_1_n_0\
    );
\mantissa_b_aux[645]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[661]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[1029]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[645]_i_2_n_0\
    );
\mantissa_b_aux[645]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[517]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[645]_i_3_n_0\
    );
\mantissa_b_aux[646]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \mantissa_b_aux[774]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[646]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[646]_i_1_n_0\
    );
\mantissa_b_aux[646]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[1030]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[534]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[646]_i_2_n_0\
    );
\mantissa_b_aux[647]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004FF000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[759]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux[775]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[647]_i_1_n_0\
    );
\mantissa_b_aux[648]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004AA000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[760]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux[776]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[648]_i_1_n_0\
    );
\mantissa_b_aux[649]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004AA000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[761]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux[777]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[649]_i_1_n_0\
    );
\mantissa_b_aux[650]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004AA000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[762]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux[778]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[650]_i_1_n_0\
    );
\mantissa_b_aux[651]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04A00400"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[747]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_b_aux[779]_i_2_n_0\,
      O => \mantissa_b_aux[651]_i_1_n_0\
    );
\mantissa_b_aux[652]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404A0000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[748]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[764]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[652]_i_1_n_0\
    );
\mantissa_b_aux[653]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404A0000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[749]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[765]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[653]_i_1_n_0\
    );
\mantissa_b_aux[654]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404A0000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[750]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[766]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[654]_i_1_n_0\
    );
\mantissa_b_aux[655]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222C0000000"
    )
        port map (
      I0 => \mantissa_b_aux[719]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[767]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[655]_i_1_n_0\
    );
\mantissa_b_aux[656]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \mantissa_b_aux[656]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_b_aux[656]_i_3_n_0\,
      O => \mantissa_b_aux[656]_i_1_n_0\
    );
\mantissa_b_aux[656]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[764]_i_4_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[760]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[656]_i_2_n_0\
    );
\mantissa_b_aux[656]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[528]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[528]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[656]_i_3_n_0\
    );
\mantissa_b_aux[657]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[657]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux[657]_i_3_n_0\,
      O => \mantissa_b_aux[657]_i_1_n_0\
    );
\mantissa_b_aux[657]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[1041]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[657]_i_2_n_0\
    );
\mantissa_b_aux[657]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[529]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[641]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[657]_i_3_n_0\
    );
\mantissa_b_aux[658]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[658]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I5 => \mantissa_b_aux[786]_i_2_n_0\,
      O => \mantissa_b_aux[658]_i_1_n_0\
    );
\mantissa_b_aux[658]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_5_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => p_1_in(1046),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[658]_i_2_n_0\
    );
\mantissa_b_aux[659]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \mantissa_b_aux[1043]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux[787]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[659]_i_1_n_0\
    );
\mantissa_b_aux[660]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[660]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux[660]_i_3_n_0\,
      O => \mantissa_b_aux[660]_i_1_n_0\
    );
\mantissa_b_aux[660]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[1044]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[660]_i_2_n_0\
    );
\mantissa_b_aux[660]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[532]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[644]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[660]_i_3_n_0\
    );
\mantissa_b_aux[661]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[661]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I5 => \mantissa_b_aux[789]_i_2_n_0\,
      O => \mantissa_b_aux[661]_i_1_n_0\
    );
\mantissa_b_aux[661]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I1 => mantissa_b(22),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I3 => p_1_in(1046),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I5 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[661]_i_2_n_0\
    );
\mantissa_b_aux[662]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[790]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_b_aux[662]_i_2_n_0\,
      O => \mantissa_b_aux[662]_i_1_n_0\
    );
\mantissa_b_aux[662]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[534]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[534]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[662]_i_2_n_0\
    );
\mantissa_b_aux[663]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[663]_i_1_n_0\
    );
\mantissa_b_aux[664]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[664]_i_1_n_0\
    );
\mantissa_b_aux[665]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[665]_i_1_n_0\
    );
\mantissa_b_aux[666]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[666]_i_1_n_0\
    );
\mantissa_b_aux[667]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[667]_i_1_n_0\
    );
\mantissa_b_aux[668]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[668]_i_1_n_0\
    );
\mantissa_b_aux[669]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[669]_i_1_n_0\
    );
\mantissa_b_aux[670]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[670]_i_1_n_0\
    );
\mantissa_b_aux[671]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8000000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[767]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[671]_i_1_n_0\
    );
\mantissa_b_aux[672]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[672]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[672]_i_1_n_0\
    );
\mantissa_b_aux[672]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[768]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[528]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1024]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[672]_i_2_n_0\
    );
\mantissa_b_aux[673]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[737]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[673]_i_1_n_0\
    );
\mantissa_b_aux[674]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[738]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[674]_i_1_n_0\
    );
\mantissa_b_aux[675]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[675]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[675]_i_1_n_0\
    );
\mantissa_b_aux[675]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[739]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[1027]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1027]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[675]_i_2_n_0\
    );
\mantissa_b_aux[676]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[740]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[676]_i_1_n_0\
    );
\mantissa_b_aux[677]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[741]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[677]_i_1_n_0\
    );
\mantissa_b_aux[678]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[678]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[678]_i_1_n_0\
    );
\mantissa_b_aux[678]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[742]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[534]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1030]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[678]_i_2_n_0\
    );
\mantissa_b_aux[679]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[743]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[679]_i_1_n_0\
    );
\mantissa_b_aux[680]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[776]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[680]_i_1_n_0\
    );
\mantissa_b_aux[681]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[777]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[681]_i_1_n_0\
    );
\mantissa_b_aux[682]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020F02000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[778]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[682]_i_1_n_0\
    );
\mantissa_b_aux[683]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[747]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[779]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[683]_i_1_n_0\
    );
\mantissa_b_aux[684]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[748]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[684]_i_1_n_0\
    );
\mantissa_b_aux[685]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[749]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[685]_i_1_n_0\
    );
\mantissa_b_aux[686]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[750]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[686]_i_1_n_0\
    );
\mantissa_b_aux[687]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008080"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[751]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[687]_i_1_n_0\
    );
\mantissa_b_aux[688]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[688]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[688]_i_1_n_0\
    );
\mantissa_b_aux[688]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[528]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[528]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[752]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[688]_i_2_n_0\
    );
\mantissa_b_aux[689]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[753]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[689]_i_1_n_0\
    );
\mantissa_b_aux[690]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[754]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[690]_i_1_n_0\
    );
\mantissa_b_aux[691]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[691]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[691]_i_1_n_0\
    );
\mantissa_b_aux[691]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[755]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[1027]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[755]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[691]_i_2_n_0\
    );
\mantissa_b_aux[692]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[756]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[692]_i_1_n_0\
    );
\mantissa_b_aux[693]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[757]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[693]_i_1_n_0\
    );
\mantissa_b_aux[694]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[694]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[694]_i_1_n_0\
    );
\mantissa_b_aux[694]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[534]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[534]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[790]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[694]_i_2_n_0\
    );
\mantissa_b_aux[695]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[695]_i_1_n_0\
    );
\mantissa_b_aux[696]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[696]_i_1_n_0\
    );
\mantissa_b_aux[697]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[697]_i_1_n_0\
    );
\mantissa_b_aux[698]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[698]_i_1_n_0\
    );
\mantissa_b_aux[699]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[699]_i_1_n_0\
    );
\mantissa_b_aux[700]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[700]_i_1_n_0\
    );
\mantissa_b_aux[701]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[701]_i_1_n_0\
    );
\mantissa_b_aux[702]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[702]_i_1_n_0\
    );
\mantissa_b_aux[703]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[767]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[703]_i_1_n_0\
    );
\mantissa_b_aux[704]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[704]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[704]_i_1_n_0\
    );
\mantissa_b_aux[704]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000E200E200"
    )
        port map (
      I0 => \mantissa_b_aux[528]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[1024]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux[768]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[704]_i_2_n_0\
    );
\mantissa_b_aux[705]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[705]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[705]_i_1_n_0\
    );
\mantissa_b_aux[705]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000000C0A0C0A0"
    )
        port map (
      I0 => \mantissa_b_aux[529]_i_2_n_0\,
      I1 => \mantissa_b_aux[705]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[641]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[705]_i_2_n_0\
    );
\mantissa_b_aux[705]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_5_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[761]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[705]_i_3_n_0\
    );
\mantissa_b_aux[706]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[706]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[706]_i_1_n_0\
    );
\mantissa_b_aux[706]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_b_aux[1026]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[658]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux[706]_i_3_n_0\,
      O => \mantissa_b_aux[706]_i_2_n_0\
    );
\mantissa_b_aux[706]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[514]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[706]_i_3_n_0\
    );
\mantissa_b_aux[707]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[707]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[707]_i_1_n_0\
    );
\mantissa_b_aux[707]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_b_aux[1027]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[1027]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux[707]_i_3_n_0\,
      O => \mantissa_b_aux[707]_i_2_n_0\
    );
\mantissa_b_aux[707]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[787]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[707]_i_3_n_0\
    );
\mantissa_b_aux[708]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[708]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[708]_i_1_n_0\
    );
\mantissa_b_aux[708]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000000C0A0C0A0"
    )
        port map (
      I0 => \mantissa_b_aux[532]_i_2_n_0\,
      I1 => \mantissa_b_aux[708]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[644]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[708]_i_2_n_0\
    );
\mantissa_b_aux[708]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[1044]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[708]_i_3_n_0\
    );
\mantissa_b_aux[709]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[709]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[709]_i_1_n_0\
    );
\mantissa_b_aux[709]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_b_aux[1029]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[661]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux[709]_i_3_n_0\,
      O => \mantissa_b_aux[709]_i_2_n_0\
    );
\mantissa_b_aux[709]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[765]_i_8_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[777]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[709]_i_3_n_0\
    );
\mantissa_b_aux[710]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[710]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[710]_i_1_n_0\
    );
\mantissa_b_aux[710]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \mantissa_b_aux[534]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[1030]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux[774]_i_2_n_0\,
      O => \mantissa_b_aux[710]_i_2_n_0\
    );
\mantissa_b_aux[711]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404FF00"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[759]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[775]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[711]_i_1_n_0\
    );
\mantissa_b_aux[712]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404F000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[760]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[776]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[712]_i_1_n_0\
    );
\mantissa_b_aux[713]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404F000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[761]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[777]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[713]_i_1_n_0\
    );
\mantissa_b_aux[714]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000404F000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[762]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[778]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[714]_i_1_n_0\
    );
\mantissa_b_aux[715]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022C0"
    )
        port map (
      I0 => \mantissa_b_aux[747]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[779]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[715]_i_1_n_0\
    );
\mantissa_b_aux[716]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222C000"
    )
        port map (
      I0 => \mantissa_b_aux[748]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[764]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[716]_i_1_n_0\
    );
\mantissa_b_aux[717]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222C000"
    )
        port map (
      I0 => \mantissa_b_aux[749]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[765]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[717]_i_1_n_0\
    );
\mantissa_b_aux[718]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222C000"
    )
        port map (
      I0 => \mantissa_b_aux[750]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[766]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[718]_i_1_n_0\
    );
\mantissa_b_aux[719]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF800080"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[767]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux[719]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[719]_i_1_n_0\
    );
\mantissa_b_aux[719]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[767]_i_7_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[1043]_i_8_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[719]_i_2_n_0\
    );
\mantissa_b_aux[720]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[720]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[720]_i_1_n_0\
    );
\mantissa_b_aux[720]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_b_aux[656]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[528]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[528]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[720]_i_2_n_0\
    );
\mantissa_b_aux[721]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[721]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[721]_i_1_n_0\
    );
\mantissa_b_aux[721]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_b_aux[721]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[641]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[529]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[721]_i_2_n_0\
    );
\mantissa_b_aux[721]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[765]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[761]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[721]_i_3_n_0\
    );
\mantissa_b_aux[722]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[722]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[722]_i_1_n_0\
    );
\mantissa_b_aux[722]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003000880088"
    )
        port map (
      I0 => \mantissa_b_aux[658]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[722]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1026]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[722]_i_2_n_0\
    );
\mantissa_b_aux[722]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[514]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[722]_i_3_n_0\
    );
\mantissa_b_aux[723]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[723]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[723]_i_1_n_0\
    );
\mantissa_b_aux[723]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_b_aux[723]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[755]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1027]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[723]_i_2_n_0\
    );
\mantissa_b_aux[723]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[1043]_i_8_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[723]_i_3_n_0\
    );
\mantissa_b_aux[724]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[724]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[724]_i_1_n_0\
    );
\mantissa_b_aux[724]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \mantissa_b_aux[724]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[644]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[532]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[724]_i_2_n_0\
    );
\mantissa_b_aux[724]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[1044]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[724]_i_3_n_0\
    );
\mantissa_b_aux[725]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[725]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[725]_i_1_n_0\
    );
\mantissa_b_aux[725]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003000880088"
    )
        port map (
      I0 => \mantissa_b_aux[661]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[725]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1029]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[725]_i_2_n_0\
    );
\mantissa_b_aux[725]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_8_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[777]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[725]_i_3_n_0\
    );
\mantissa_b_aux[726]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[726]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[726]_i_1_n_0\
    );
\mantissa_b_aux[726]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \mantissa_b_aux[790]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I2 => \mantissa_b_aux[534]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[534]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[726]_i_2_n_0\
    );
\mantissa_b_aux[727]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[727]_i_1_n_0\
    );
\mantissa_b_aux[728]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[728]_i_1_n_0\
    );
\mantissa_b_aux[729]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[729]_i_1_n_0\
    );
\mantissa_b_aux[730]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[730]_i_1_n_0\
    );
\mantissa_b_aux[731]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[731]_i_1_n_0\
    );
\mantissa_b_aux[732]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[732]_i_1_n_0\
    );
\mantissa_b_aux[733]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[733]_i_1_n_0\
    );
\mantissa_b_aux[734]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[734]_i_1_n_0\
    );
\mantissa_b_aux[735]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[767]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[735]_i_1_n_0\
    );
\mantissa_b_aux[736]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[736]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[736]_i_1_n_0\
    );
\mantissa_b_aux[736]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \mantissa_b_aux[768]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[528]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1024]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[736]_i_2_n_0\
    );
\mantissa_b_aux[737]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[737]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[737]_i_1_n_0\
    );
\mantissa_b_aux[737]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF2200F000F000"
    )
        port map (
      I0 => \mantissa_b_aux[1041]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[529]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[641]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[737]_i_2_n_0\
    );
\mantissa_b_aux[738]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[738]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[738]_i_1_n_0\
    );
\mantissa_b_aux[738]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[658]_i_2_n_0\,
      I1 => \mantissa_b_aux[1026]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[514]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[738]_i_2_n_0\
    );
\mantissa_b_aux[739]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[739]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[739]_i_1_n_0\
    );
\mantissa_b_aux[739]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \mantissa_b_aux[739]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[1027]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1027]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[739]_i_2_n_0\
    );
\mantissa_b_aux[739]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[787]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[739]_i_3_n_0\
    );
\mantissa_b_aux[740]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[740]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[740]_i_1_n_0\
    );
\mantissa_b_aux[740]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF2200F000F000"
    )
        port map (
      I0 => \mantissa_b_aux[1044]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[532]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[644]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[740]_i_2_n_0\
    );
\mantissa_b_aux[741]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[741]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[741]_i_1_n_0\
    );
\mantissa_b_aux[741]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[661]_i_2_n_0\,
      I1 => \mantissa_b_aux[1029]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[517]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[741]_i_2_n_0\
    );
\mantissa_b_aux[742]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[742]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[742]_i_1_n_0\
    );
\mantissa_b_aux[742]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \mantissa_b_aux[742]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[534]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1030]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[742]_i_2_n_0\
    );
\mantissa_b_aux[742]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[778]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[774]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[742]_i_3_n_0\
    );
\mantissa_b_aux[743]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[743]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[743]_i_1_n_0\
    );
\mantissa_b_aux[743]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[775]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[787]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[743]_i_2_n_0\
    );
\mantissa_b_aux[744]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[776]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[744]_i_1_n_0\
    );
\mantissa_b_aux[745]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[777]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[745]_i_1_n_0\
    );
\mantissa_b_aux[746]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000020F0200"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[778]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[746]_i_1_n_0\
    );
\mantissa_b_aux[747]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[747]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[779]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[747]_i_1_n_0\
    );
\mantissa_b_aux[747]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_5_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[767]_i_7_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[1043]_i_8_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[747]_i_2_n_0\
    );
\mantissa_b_aux[748]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[748]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[748]_i_1_n_0\
    );
\mantissa_b_aux[748]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_5_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[764]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[1044]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[748]_i_2_n_0\
    );
\mantissa_b_aux[749]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[749]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[749]_i_1_n_0\
    );
\mantissa_b_aux[749]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[765]_i_5_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[765]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[749]_i_2_n_0\
    );
\mantissa_b_aux[750]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[750]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[750]_i_1_n_0\
    );
\mantissa_b_aux[750]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[766]_i_5_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[766]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[750]_i_2_n_0\
    );
\mantissa_b_aux[751]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000808"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[751]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[751]_i_1_n_0\
    );
\mantissa_b_aux[751]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[1043]_i_8_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[767]_i_7_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[751]_i_2_n_0\
    );
\mantissa_b_aux[752]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[752]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[752]_i_1_n_0\
    );
\mantissa_b_aux[752]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_b_aux[528]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[528]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[752]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[752]_i_2_n_0\
    );
\mantissa_b_aux[752]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[760]_i_4_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[764]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[752]_i_3_n_0\
    );
\mantissa_b_aux[753]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[753]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[753]_i_1_n_0\
    );
\mantissa_b_aux[753]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[1041]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[529]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux[641]_i_2_n_0\,
      O => \mantissa_b_aux[753]_i_2_n_0\
    );
\mantissa_b_aux[754]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[754]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[754]_i_1_n_0\
    );
\mantissa_b_aux[754]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \mantissa_b_aux[658]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[1026]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[514]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[754]_i_2_n_0\
    );
\mantissa_b_aux[755]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[755]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[755]_i_1_n_0\
    );
\mantissa_b_aux[755]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_b_aux[755]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[1027]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[755]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[755]_i_2_n_0\
    );
\mantissa_b_aux[755]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I1 => \mantissa_b_aux[787]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[755]_i_3_n_0\
    );
\mantissa_b_aux[755]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[1043]_i_8_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[755]_i_4_n_0\
    );
\mantissa_b_aux[756]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[756]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[756]_i_1_n_0\
    );
\mantissa_b_aux[756]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[1044]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux[532]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux[644]_i_2_n_0\,
      O => \mantissa_b_aux[756]_i_2_n_0\
    );
\mantissa_b_aux[757]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[757]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[757]_i_1_n_0\
    );
\mantissa_b_aux[757]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => \mantissa_b_aux[661]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I2 => \mantissa_b_aux[1029]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[517]_i_2_n_0\,
      I5 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[757]_i_2_n_0\
    );
\mantissa_b_aux[758]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux[758]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[758]_i_1_n_0\
    );
\mantissa_b_aux[758]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \mantissa_b_aux[534]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[534]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I4 => \mantissa_b_aux[790]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[758]_i_2_n_0\
    );
\mantissa_b_aux[759]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[759]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[759]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[759]_i_1_n_0\
    );
\mantissa_b_aux[759]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[1043]_i_8_n_0\,
      I1 => \mantissa_b_aux[767]_i_7_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[767]_i_5_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[767]_i_6_n_0\,
      O => \mantissa_b_aux[759]_i_2_n_0\
    );
\mantissa_b_aux[759]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \mantissa_b_aux[787]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[775]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[759]_i_3_n_0\
    );
\mantissa_b_aux[760]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[760]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[760]_i_1_n_0\
    );
\mantissa_b_aux[760]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[760]_i_4_n_0\,
      I1 => \mantissa_b_aux[764]_i_4_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[764]_i_5_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[764]_i_6_n_0\,
      O => \mantissa_b_aux[760]_i_2_n_0\
    );
\mantissa_b_aux[760]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_b_aux[776]_i_5_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[776]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[776]_i_3_n_0\,
      O => \mantissa_b_aux[760]_i_3_n_0\
    );
\mantissa_b_aux[760]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in(1046),
      I1 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I2 => mantissa_b(22),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I4 => mantissa_b(21),
      O => \mantissa_b_aux[760]_i_4_n_0\
    );
\mantissa_b_aux[761]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[761]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[761]_i_1_n_0\
    );
\mantissa_b_aux[761]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[761]_i_4_n_0\,
      I1 => \mantissa_b_aux[765]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[765]_i_6_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[765]_i_7_n_0\,
      O => \mantissa_b_aux[761]_i_2_n_0\
    );
\mantissa_b_aux[761]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_b_aux[777]_i_5_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[777]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[777]_i_3_n_0\,
      O => \mantissa_b_aux[761]_i_3_n_0\
    );
\mantissa_b_aux[761]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => mantissa_b(22),
      I1 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I2 => p_1_in(1046),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      O => \mantissa_b_aux[761]_i_4_n_0\
    );
\mantissa_b_aux[762]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[762]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[762]_i_1_n_0\
    );
\mantissa_b_aux[762]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[762]_i_4_n_0\,
      I1 => \mantissa_b_aux[766]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[766]_i_6_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[766]_i_7_n_0\,
      O => \mantissa_b_aux[762]_i_2_n_0\
    );
\mantissa_b_aux[762]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mantissa_b_aux[778]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[778]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I4 => \mantissa_b_aux[514]_i_2_n_0\,
      O => \mantissa_b_aux[762]_i_3_n_0\
    );
\mantissa_b_aux[762]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I1 => p_1_in(1046),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      O => \mantissa_b_aux[762]_i_4_n_0\
    );
\mantissa_b_aux[763]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[763]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[763]_i_1_n_0\
    );
\mantissa_b_aux[763]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mantissa_b_aux[1043]_i_8_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[767]_i_7_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[767]_i_5_n_0\,
      O => \mantissa_b_aux[763]_i_2_n_0\
    );
\mantissa_b_aux[763]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_6_n_0\,
      I1 => \mantissa_b_aux[775]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[787]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O => \mantissa_b_aux[763]_i_3_n_0\
    );
\mantissa_b_aux[764]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[764]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[764]_i_1_n_0\
    );
\mantissa_b_aux[764]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mantissa_b_aux[1044]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[764]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[764]_i_5_n_0\,
      O => \mantissa_b_aux[764]_i_2_n_0\
    );
\mantissa_b_aux[764]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[764]_i_6_n_0\,
      I1 => \mantissa_b_aux[776]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[776]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[764]_i_7_n_0\,
      O => \mantissa_b_aux[764]_i_3_n_0\
    );
\mantissa_b_aux[764]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(20),
      I1 => mantissa_b(19),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(18),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(17),
      O => \mantissa_b_aux[764]_i_4_n_0\
    );
\mantissa_b_aux[764]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(16),
      I1 => mantissa_b(15),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(14),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(13),
      O => \mantissa_b_aux[764]_i_5_n_0\
    );
\mantissa_b_aux[764]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(12),
      I1 => mantissa_b(11),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(10),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(9),
      O => \mantissa_b_aux[764]_i_6_n_0\
    );
\mantissa_b_aux[764]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I1 => mantissa_b(0),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      O => \mantissa_b_aux[764]_i_7_n_0\
    );
\mantissa_b_aux[765]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[765]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[765]_i_1_n_0\
    );
\mantissa_b_aux[765]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[765]_i_5_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[765]_i_6_n_0\,
      O => \mantissa_b_aux[765]_i_2_n_0\
    );
\mantissa_b_aux[765]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[765]_i_7_n_0\,
      I1 => \mantissa_b_aux[777]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[777]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[765]_i_8_n_0\,
      O => \mantissa_b_aux[765]_i_3_n_0\
    );
\mantissa_b_aux[765]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I1 => p_1_in(1046),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I3 => mantissa_b(22),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O => \mantissa_b_aux[765]_i_4_n_0\
    );
\mantissa_b_aux[765]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(21),
      I1 => mantissa_b(20),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(19),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(18),
      O => \mantissa_b_aux[765]_i_5_n_0\
    );
\mantissa_b_aux[765]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(17),
      I1 => mantissa_b(16),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(15),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(14),
      O => \mantissa_b_aux[765]_i_6_n_0\
    );
\mantissa_b_aux[765]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(13),
      I1 => mantissa_b(12),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(11),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(10),
      O => \mantissa_b_aux[765]_i_7_n_0\
    );
\mantissa_b_aux[765]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => mantissa_b(0),
      I1 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I2 => mantissa_b(1),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      O => \mantissa_b_aux[765]_i_8_n_0\
    );
\mantissa_b_aux[766]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux[766]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[766]_i_1_n_0\
    );
\mantissa_b_aux[766]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_4_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[766]_i_5_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[766]_i_6_n_0\,
      O => \mantissa_b_aux[766]_i_2_n_0\
    );
\mantissa_b_aux[766]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[766]_i_7_n_0\,
      I1 => \mantissa_b_aux[778]_i_4_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[778]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[774]_i_3_n_0\,
      O => \mantissa_b_aux[766]_i_3_n_0\
    );
\mantissa_b_aux[766]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I1 => p_1_in(1046),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O => \mantissa_b_aux[766]_i_4_n_0\
    );
\mantissa_b_aux[766]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(22),
      I1 => mantissa_b(21),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(20),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(19),
      O => \mantissa_b_aux[766]_i_5_n_0\
    );
\mantissa_b_aux[766]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(18),
      I1 => mantissa_b(17),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(16),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(15),
      O => \mantissa_b_aux[766]_i_6_n_0\
    );
\mantissa_b_aux[766]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(14),
      I1 => mantissa_b(13),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(12),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(11),
      O => \mantissa_b_aux[766]_i_7_n_0\
    );
\mantissa_b_aux[767]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I1 => \mantissa_b_aux[790]_i_1_n_0\,
      O => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux[767]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[767]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[767]_i_4_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[767]_i_2_n_0\
    );
\mantissa_b_aux[767]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_5_n_0\,
      I1 => \mantissa_b_aux[767]_i_6_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[775]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux[787]_i_3_n_0\,
      O => \mantissa_b_aux[767]_i_3_n_0\
    );
\mantissa_b_aux[767]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \mantissa_b_aux[767]_i_7_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I2 => \mantissa_b_aux[1043]_i_8_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O => \mantissa_b_aux[767]_i_4_n_0\
    );
\mantissa_b_aux[767]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(15),
      I1 => mantissa_b(14),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(13),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(12),
      O => \mantissa_b_aux[767]_i_5_n_0\
    );
\mantissa_b_aux[767]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(11),
      I1 => mantissa_b(10),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(9),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(8),
      O => \mantissa_b_aux[767]_i_6_n_0\
    );
\mantissa_b_aux[767]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(19),
      I1 => mantissa_b(18),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(17),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(16),
      O => \mantissa_b_aux[767]_i_7_n_0\
    );
\mantissa_b_aux[768]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[768]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I5 => \mantissa_b_aux[1024]_i_2_n_0\,
      O => \mantissa_b_aux[768]_i_1_n_0\
    );
\mantissa_b_aux[768]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I2 => mantissa_b(0),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[768]_i_2_n_0\
    );
\mantissa_b_aux[769]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mantissa_b_aux[513]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1025]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[769]_i_1_n_0\
    );
\mantissa_b_aux[770]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[514]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1026]_i_2_n_0\,
      O => \mantissa_b_aux[770]_i_1_n_0\
    );
\mantissa_b_aux[771]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880300"
    )
        port map (
      I0 => \mantissa_b_aux[771]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[771]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[771]_i_1_n_0\
    );
\mantissa_b_aux[771]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[787]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[771]_i_2_n_0\
    );
\mantissa_b_aux[771]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \mantissa_b_aux[1027]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I3 => \mantissa_b_aux[1043]_i_8_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[771]_i_3_n_0\
    );
\mantissa_b_aux[772]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mantissa_b_aux[516]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1028]_i_2_n_0\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[772]_i_1_n_0\
    );
\mantissa_b_aux[773]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[517]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1029]_i_2_n_0\,
      O => \mantissa_b_aux[773]_i_1_n_0\
    );
\mantissa_b_aux[774]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[774]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I4 => \mantissa_b_aux[1030]_i_2_n_0\,
      O => \mantissa_b_aux[774]_i_1_n_0\
    );
\mantissa_b_aux[774]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[774]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[778]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[774]_i_2_n_0\
    );
\mantissa_b_aux[774]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => mantissa_b(2),
      I1 => mantissa_b(1),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(0),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      O => \mantissa_b_aux[774]_i_3_n_0\
    );
\mantissa_b_aux[775]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[775]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I3 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I4 => \mantissa_b_aux[1031]_i_2_n_0\,
      O => \mantissa_b_aux[775]_i_1_n_0\
    );
\mantissa_b_aux[775]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808000000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I1 => \mantissa_b_aux[787]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux[775]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[775]_i_2_n_0\
    );
\mantissa_b_aux[775]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(7),
      I1 => mantissa_b(6),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(5),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(4),
      O => \mantissa_b_aux[775]_i_3_n_0\
    );
\mantissa_b_aux[776]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[776]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I5 => \mantissa_b_aux[1032]_i_2_n_0\,
      O => \mantissa_b_aux[776]_i_1_n_0\
    );
\mantissa_b_aux[776]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[776]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[776]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[776]_i_5_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[776]_i_2_n_0\
    );
\mantissa_b_aux[776]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I1 => mantissa_b(0),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O => \mantissa_b_aux[776]_i_3_n_0\
    );
\mantissa_b_aux[776]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(4),
      I1 => mantissa_b(3),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(2),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(1),
      O => \mantissa_b_aux[776]_i_4_n_0\
    );
\mantissa_b_aux[776]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(8),
      I1 => mantissa_b(7),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(6),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(5),
      O => \mantissa_b_aux[776]_i_5_n_0\
    );
\mantissa_b_aux[777]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[777]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I5 => \mantissa_b_aux[1033]_i_2_n_0\,
      O => \mantissa_b_aux[777]_i_1_n_0\
    );
\mantissa_b_aux[777]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[777]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[777]_i_4_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[777]_i_5_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[777]_i_2_n_0\
    );
\mantissa_b_aux[777]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I1 => mantissa_b(1),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I3 => mantissa_b(0),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O => \mantissa_b_aux[777]_i_3_n_0\
    );
\mantissa_b_aux[777]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(5),
      I1 => mantissa_b(4),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(3),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(2),
      O => \mantissa_b_aux[777]_i_4_n_0\
    );
\mantissa_b_aux[777]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(9),
      I1 => mantissa_b(8),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(7),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(6),
      O => \mantissa_b_aux[777]_i_5_n_0\
    );
\mantissa_b_aux[778]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[778]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I5 => \mantissa_b_aux[1034]_i_2_n_0\,
      O => \mantissa_b_aux[778]_i_1_n_0\
    );
\mantissa_b_aux[778]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \mantissa_b_aux[514]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I2 => \mantissa_b_aux[778]_i_3_n_0\,
      I3 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I4 => \mantissa_b_aux[778]_i_4_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[778]_i_2_n_0\
    );
\mantissa_b_aux[778]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(6),
      I1 => mantissa_b(5),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(4),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(3),
      O => \mantissa_b_aux[778]_i_3_n_0\
    );
\mantissa_b_aux[778]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(10),
      I1 => mantissa_b(9),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(8),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(7),
      O => \mantissa_b_aux[778]_i_4_n_0\
    );
\mantissa_b_aux[779]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[779]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I4 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I5 => \mantissa_b_aux[1035]_i_2_n_0\,
      O => \mantissa_b_aux[779]_i_1_n_0\
    );
\mantissa_b_aux[779]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mantissa_b_aux[763]_i_3_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[779]_i_2_n_0\
    );
\mantissa_b_aux[780]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[524]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1036]_i_2_n_0\,
      O => \mantissa_b_aux[780]_i_1_n_0\
    );
\mantissa_b_aux[781]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[525]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1037]_i_2_n_0\,
      O => \mantissa_b_aux[781]_i_1_n_0\
    );
\mantissa_b_aux[782]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[526]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1038]_i_2_n_0\,
      O => \mantissa_b_aux[782]_i_1_n_0\
    );
\mantissa_b_aux[783]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[527]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1039]_i_2_n_0\,
      O => \mantissa_b_aux[783]_i_1_n_0\
    );
\mantissa_b_aux[784]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[528]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1040]_i_2_n_0\,
      O => \mantissa_b_aux[784]_i_1_n_0\
    );
\mantissa_b_aux[785]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[529]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1041]_i_2_n_0\,
      O => \mantissa_b_aux[785]_i_1_n_0\
    );
\mantissa_b_aux[786]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \mantissa_b_aux[786]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I3 => \mantissa_b_aux[1042]_i_2_n_0\,
      O => \mantissa_b_aux[786]_i_1_n_0\
    );
\mantissa_b_aux[786]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[1026]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[514]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[786]_i_2_n_0\
    );
\mantissa_b_aux[787]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800F00"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I1 => \mantissa_b_aux[787]_i_2_n_0\,
      I2 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I3 => \mantissa_b_aux[1043]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[787]_i_1_n_0\
    );
\mantissa_b_aux[787]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux[787]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I3 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I4 => \mantissa_b_aux[1027]_i_3_n_0\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O => \mantissa_b_aux[787]_i_2_n_0\
    );
\mantissa_b_aux[787]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mantissa_b(3),
      I1 => mantissa_b(2),
      I2 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I3 => mantissa_b(1),
      I4 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I5 => mantissa_b(0),
      O => \mantissa_b_aux[787]_i_3_n_0\
    );
\mantissa_b_aux[788]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mantissa_b_aux[532]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux[1044]_i_2_n_0\,
      O => \mantissa_b_aux[788]_i_1_n_0\
    );
\mantissa_b_aux[789]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \mantissa_b_aux[789]_i_2_n_0\,
      I1 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      I2 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I3 => \mantissa_b_aux[1045]_i_2_n_0\,
      O => \mantissa_b_aux[789]_i_1_n_0\
    );
\mantissa_b_aux[789]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80808000000000"
    )
        port map (
      I0 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I1 => \mantissa_b_aux[1029]_i_3_n_0\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      I3 => \mantissa_b_aux[517]_i_2_n_0\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O => \mantissa_b_aux[789]_i_2_n_0\
    );
\mantissa_b_aux[790]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(1),
      I2 => \mantissa_b_aux[1046]_i_6_n_0\,
      I3 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I4 => current_state(0),
      I5 => s_axi_aresetn,
      O => \mantissa_b_aux[790]_i_1_n_0\
    );
\mantissa_b_aux[790]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => \mantissa_b_aux[534]_i_1_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      I2 => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      I3 => \mantissa_b_aux[790]_i_3_n_0\,
      I4 => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O => \mantissa_b_aux[790]_i_2_n_0\
    );
\mantissa_b_aux[790]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \mantissa_b_aux_reg[517]_i_3_n_4\,
      I1 => \mantissa_b_aux_reg[517]_i_3_n_6\,
      I2 => p_1_in(1046),
      I3 => \mantissa_b_aux_reg[517]_i_3_n_7\,
      I4 => \mantissa_b_aux_reg[517]_i_3_n_5\,
      I5 => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      O => \mantissa_b_aux[790]_i_3_n_0\
    );
\mantissa_b_aux_reg[1000]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[744]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1000]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1001]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[745]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1001]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1002]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[746]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1002]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1003]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[747]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1003]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1004]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[748]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1004]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1005]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[749]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1005]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1006]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[750]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1006]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1007]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[751]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1007]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1008]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[752]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1008]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1009]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[753]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1009]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1010]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[754]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1010]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1011]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[755]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1011]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1012]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[756]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1012]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1013]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[757]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1013]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1014]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[758]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1014]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1015]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[759]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1015]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1016]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[760]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1016]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1017]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[761]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1017]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1018]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[762]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1018]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1019]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[763]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1019]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1020]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[764]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1020]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1021]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[765]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1021]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1022]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[766]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1022]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[1023]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1023]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1023]\,
      R => '0'
    );
\mantissa_b_aux_reg[1024]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1024]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1024]\,
      R => '0'
    );
\mantissa_b_aux_reg[1025]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1025]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1025]\,
      R => '0'
    );
\mantissa_b_aux_reg[1026]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1026]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1026]\,
      R => '0'
    );
\mantissa_b_aux_reg[1027]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1027]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1027]\,
      R => '0'
    );
\mantissa_b_aux_reg[1028]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1028]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1028]\,
      R => '0'
    );
\mantissa_b_aux_reg[1029]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1029]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1029]\,
      R => '0'
    );
\mantissa_b_aux_reg[1030]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1030]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1030]\,
      R => '0'
    );
\mantissa_b_aux_reg[1031]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1031]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1031]\,
      R => '0'
    );
\mantissa_b_aux_reg[1032]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1032]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1032]\,
      R => '0'
    );
\mantissa_b_aux_reg[1033]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1033]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1033]\,
      R => '0'
    );
\mantissa_b_aux_reg[1034]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1034]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1034]\,
      R => '0'
    );
\mantissa_b_aux_reg[1035]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1035]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1035]\,
      R => '0'
    );
\mantissa_b_aux_reg[1036]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1036]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1036]\,
      R => '0'
    );
\mantissa_b_aux_reg[1037]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1037]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1037]\,
      R => '0'
    );
\mantissa_b_aux_reg[1038]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1038]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1038]\,
      R => '0'
    );
\mantissa_b_aux_reg[1039]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1039]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1039]\,
      R => '0'
    );
\mantissa_b_aux_reg[1040]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1040]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1040]\,
      R => '0'
    );
\mantissa_b_aux_reg[1041]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1041]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1041]\,
      R => '0'
    );
\mantissa_b_aux_reg[1042]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1042]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1042]\,
      R => '0'
    );
\mantissa_b_aux_reg[1043]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1043]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1043]\,
      R => '0'
    );
\mantissa_b_aux_reg[1043]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mantissa_b_aux_reg[517]_i_3_n_0\,
      CO(3) => \mantissa_b_aux_reg[1043]_i_2_n_0\,
      CO(2) => \mantissa_b_aux_reg[1043]_i_2_n_1\,
      CO(1) => \mantissa_b_aux_reg[1043]_i_2_n_2\,
      CO(0) => \mantissa_b_aux_reg[1043]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => exponent_a(7 downto 4),
      O(3) => \mantissa_b_aux_reg[1043]_i_2_n_4\,
      O(2) => \mantissa_b_aux_reg[1043]_i_2_n_5\,
      O(1) => \mantissa_b_aux_reg[1043]_i_2_n_6\,
      O(0) => \mantissa_b_aux_reg[1043]_i_2_n_7\,
      S(3) => \mantissa_b_aux[1043]_i_4_n_0\,
      S(2) => \mantissa_b_aux[1043]_i_5_n_0\,
      S(1) => \mantissa_b_aux[1043]_i_6_n_0\,
      S(0) => \mantissa_b_aux[1043]_i_7_n_0\
    );
\mantissa_b_aux_reg[1044]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1044]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1044]\,
      R => '0'
    );
\mantissa_b_aux_reg[1045]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1045]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1045]\,
      R => '0'
    );
\mantissa_b_aux_reg[1046]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[1046]_i_1_n_0\,
      D => \mantissa_b_aux[1046]_i_2_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[1046]\,
      R => '0'
    );
\mantissa_b_aux_reg[1046]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      CO(2) => \mantissa_b_aux_reg[1046]_i_4_n_1\,
      CO(1) => \mantissa_b_aux_reg[1046]_i_4_n_2\,
      CO(0) => \mantissa_b_aux_reg[1046]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \mantissa_b_aux[1046]_i_9_n_0\,
      DI(2) => \mantissa_b_aux[1046]_i_10_n_0\,
      DI(1) => \mantissa_b_aux[1046]_i_11_n_0\,
      DI(0) => \mantissa_b_aux[1046]_i_12_n_0\,
      O(3 downto 0) => \NLW_mantissa_b_aux_reg[1046]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \mantissa_b_aux[1046]_i_13_n_0\,
      S(2) => \mantissa_b_aux[1046]_i_14_n_0\,
      S(1) => \mantissa_b_aux[1046]_i_15_n_0\,
      S(0) => \mantissa_b_aux[1046]_i_16_n_0\
    );
\mantissa_b_aux_reg[1046]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mantissa_b_aux_reg[1046]_i_5_n_0\,
      CO(2) => \mantissa_b_aux_reg[1046]_i_5_n_1\,
      CO(1) => \mantissa_b_aux_reg[1046]_i_5_n_2\,
      CO(0) => \mantissa_b_aux_reg[1046]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \mantissa_b_aux[1046]_i_17_n_0\,
      DI(2) => \mantissa_b_aux[1046]_i_18_n_0\,
      DI(1) => \mantissa_b_aux[1046]_i_19_n_0\,
      DI(0) => \mantissa_b_aux[1046]_i_20_n_0\,
      O(3 downto 0) => \NLW_mantissa_b_aux_reg[1046]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \mantissa_b_aux[1046]_i_21_n_0\,
      S(2) => \mantissa_b_aux[1046]_i_22_n_0\,
      S(1) => \mantissa_b_aux[1046]_i_23_n_0\,
      S(0) => \mantissa_b_aux[1046]_i_24_n_0\
    );
\mantissa_b_aux_reg[1046]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \mantissa_b_aux_reg[1043]_i_2_n_0\,
      CO(3 downto 1) => \NLW_mantissa_b_aux_reg[1046]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mantissa_b_aux_reg[1046]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mantissa_b_aux_reg[1046]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\mantissa_b_aux_reg[512]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[512]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[512]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[513]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[513]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[513]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[514]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[514]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[514]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[515]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[515]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[515]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[516]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[516]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[516]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[517]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[517]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[517]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[517]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mantissa_b_aux_reg[517]_i_3_n_0\,
      CO(2) => \mantissa_b_aux_reg[517]_i_3_n_1\,
      CO(1) => \mantissa_b_aux_reg[517]_i_3_n_2\,
      CO(0) => \mantissa_b_aux_reg[517]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => exponent_a(3 downto 0),
      O(3) => \mantissa_b_aux_reg[517]_i_3_n_4\,
      O(2) => \mantissa_b_aux_reg[517]_i_3_n_5\,
      O(1) => \mantissa_b_aux_reg[517]_i_3_n_6\,
      O(0) => \mantissa_b_aux_reg[517]_i_3_n_7\,
      S(3) => \mantissa_b_aux[517]_i_4_n_0\,
      S(2) => \mantissa_b_aux[517]_i_5_n_0\,
      S(1) => \mantissa_b_aux[517]_i_6_n_0\,
      S(0) => \mantissa_b_aux[517]_i_7_n_0\
    );
\mantissa_b_aux_reg[518]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[518]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[518]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[519]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[519]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[519]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[520]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[520]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[520]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[521]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[521]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[521]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[522]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[522]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[522]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[523]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[523]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[523]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[524]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[524]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[524]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[525]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[525]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[525]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[526]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[526]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[526]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[527]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[527]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[527]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[528]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[528]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[528]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[529]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[529]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[529]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[530]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[530]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[530]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[531]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[531]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[531]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[532]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[532]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[532]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[533]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[533]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[533]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[534]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[534]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[534]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[535]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[535]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[535]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[536]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[536]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[536]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[537]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[537]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[537]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[538]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[538]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[538]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[539]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[539]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[539]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[540]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[540]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[540]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[541]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[541]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[541]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[542]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[542]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[542]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[543]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[543]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[543]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[544]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[544]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[544]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[545]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[545]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[545]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[546]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[546]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[546]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[547]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[547]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[547]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[548]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[548]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[548]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[549]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[549]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[549]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[550]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[550]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[550]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[551]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[551]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[551]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[552]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[552]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[552]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[553]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[553]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[553]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[554]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[554]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[554]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[555]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[555]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[555]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[556]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[556]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[556]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[557]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[557]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[557]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[558]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[558]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[558]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[559]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[559]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[559]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[560]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[560]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[560]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[561]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[561]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[561]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[562]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[562]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[562]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[563]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[563]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[563]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[564]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[564]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[564]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[565]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[565]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[565]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[566]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[566]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[566]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[567]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[567]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[567]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[568]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[568]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[568]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[569]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[569]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[569]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[570]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[570]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[570]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[571]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[571]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[571]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[572]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[572]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[572]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[573]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[573]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[573]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[574]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[574]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[574]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[575]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[575]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[575]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[576]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[576]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[576]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[577]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[577]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[577]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[578]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[578]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[578]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[579]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[579]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[579]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[580]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[580]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[580]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[581]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[581]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[581]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[582]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[582]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[582]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[583]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[583]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[583]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[584]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[584]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[584]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[585]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[585]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[585]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[586]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[586]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[586]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[587]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[587]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[587]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[588]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[588]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[588]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[589]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[589]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[589]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[590]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[590]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[590]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[591]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[591]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[591]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[592]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[592]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[592]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[593]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[593]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[593]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[594]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[594]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[594]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[595]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[595]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[595]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[596]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[596]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[596]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[597]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[597]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[597]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[598]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[598]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[598]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[599]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[599]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[599]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[600]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[600]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[600]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[601]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[601]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[601]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[602]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[602]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[602]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[603]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[603]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[603]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[604]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[604]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[604]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[605]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[605]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[605]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[606]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[606]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[606]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[607]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[607]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[607]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[608]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[608]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[608]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[609]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[609]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[609]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[610]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[610]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[610]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[611]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[611]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[611]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[612]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[612]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[612]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[613]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[613]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[613]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[614]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[614]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[614]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[615]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[615]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[615]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[616]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[616]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[616]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[617]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[617]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[617]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[618]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[618]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[618]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[619]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[619]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[619]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[620]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[620]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[620]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[621]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[621]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[621]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[622]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[622]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[622]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[623]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[623]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[623]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[624]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[624]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[624]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[625]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[625]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[625]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[626]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[626]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[626]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[627]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[627]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[627]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[628]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[628]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[628]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[629]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[629]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[629]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[630]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[630]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[630]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[631]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[631]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[631]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[632]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[632]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[632]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[633]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[633]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[633]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[634]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[634]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[634]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[635]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[635]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[635]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[636]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[636]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[636]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[637]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[637]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[637]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[638]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[638]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[638]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[639]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[639]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[639]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[640]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[640]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[640]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[641]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[641]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[641]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[642]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[642]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[642]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[643]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[643]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[643]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[644]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[644]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[644]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[645]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[645]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[645]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[646]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[646]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[646]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[647]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[647]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[647]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[648]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[648]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[648]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[649]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[649]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[649]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[650]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[650]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[650]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[651]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[651]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[651]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[652]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[652]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[652]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[653]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[653]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[653]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[654]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[654]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[654]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[655]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[655]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[655]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[656]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[656]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[656]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[657]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[657]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[657]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[658]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[658]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[658]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[659]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[659]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[659]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[660]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[660]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[660]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[661]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[661]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[661]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[662]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[662]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[662]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[663]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[663]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[663]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[664]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[664]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[664]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[665]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[665]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[665]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[666]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[666]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[666]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[667]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[667]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[667]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[668]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[668]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[668]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[669]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[669]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[669]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[670]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[670]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[670]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[671]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[671]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[671]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[672]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[672]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[672]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[673]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[673]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[673]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[674]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[674]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[674]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[675]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[675]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[675]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[676]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[676]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[676]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[677]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[677]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[677]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[678]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[678]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[678]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[679]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[679]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[679]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[680]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[680]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[680]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[681]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[681]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[681]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[682]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[682]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[682]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[683]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[683]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[683]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[684]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[684]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[684]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[685]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[685]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[685]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[686]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[686]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[686]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[687]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[687]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[687]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[688]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[688]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[688]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[689]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[689]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[689]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[690]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[690]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[690]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[691]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[691]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[691]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[692]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[692]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[692]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[693]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[693]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[693]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[694]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[694]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[694]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[695]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[695]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[695]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[696]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[696]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[696]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[697]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[697]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[697]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[698]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[698]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[698]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[699]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[699]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[699]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[700]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[700]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[700]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[701]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[701]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[701]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[702]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[702]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[702]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[703]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[703]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[703]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[704]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[704]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[704]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[705]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[705]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[705]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[706]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[706]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[706]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[707]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[707]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[707]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[708]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[708]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[708]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[709]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[709]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[709]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[710]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[710]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[710]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[711]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[711]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[711]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[712]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[712]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[712]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[713]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[713]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[713]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[714]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[714]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[714]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[715]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[715]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[715]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[716]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[716]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[716]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[717]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[717]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[717]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[718]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[718]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[718]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[719]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[719]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[719]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[720]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[720]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[720]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[721]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[721]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[721]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[722]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[722]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[722]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[723]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[723]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[723]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[724]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[724]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[724]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[725]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[725]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[725]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[726]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[726]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[726]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[727]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[727]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[727]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[728]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[728]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[728]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[729]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[729]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[729]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[730]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[730]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[730]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[731]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[731]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[731]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[732]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[732]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[732]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[733]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[733]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[733]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[734]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[734]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[734]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[735]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[735]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[735]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[736]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[736]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[736]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[737]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[737]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[737]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[738]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[738]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[738]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[739]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[739]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[739]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[740]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[740]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[740]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[741]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[741]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[741]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[742]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[742]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[742]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[743]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[743]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[743]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[744]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[744]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[744]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[745]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[745]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[745]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[746]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[746]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[746]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[747]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[747]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[747]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[748]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[748]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[748]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[749]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[749]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[749]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[750]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[750]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[750]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[751]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[751]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[751]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[752]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[752]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[752]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[753]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[753]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[753]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[754]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[754]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[754]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[755]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[755]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[755]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[756]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[756]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[756]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[757]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[757]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[757]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[758]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[758]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[758]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[759]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[759]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[759]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[760]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[760]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[760]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[761]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[761]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[761]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[762]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[762]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[762]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[763]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[763]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[763]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[764]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[764]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[764]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[765]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[765]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[765]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[766]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[766]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[766]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[767]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[767]_i_2_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[767]\,
      R => \mantissa_b_aux[767]_i_1_n_0\
    );
\mantissa_b_aux_reg[768]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[768]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[768]\,
      R => '0'
    );
\mantissa_b_aux_reg[769]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[769]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[769]\,
      R => '0'
    );
\mantissa_b_aux_reg[770]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[770]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[770]\,
      R => '0'
    );
\mantissa_b_aux_reg[771]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[771]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[771]\,
      R => '0'
    );
\mantissa_b_aux_reg[772]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[772]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[772]\,
      R => '0'
    );
\mantissa_b_aux_reg[773]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[773]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[773]\,
      R => '0'
    );
\mantissa_b_aux_reg[774]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[774]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[774]\,
      R => '0'
    );
\mantissa_b_aux_reg[775]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[775]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[775]\,
      R => '0'
    );
\mantissa_b_aux_reg[776]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[776]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[776]\,
      R => '0'
    );
\mantissa_b_aux_reg[777]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[777]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[777]\,
      R => '0'
    );
\mantissa_b_aux_reg[778]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[778]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[778]\,
      R => '0'
    );
\mantissa_b_aux_reg[779]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[779]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[779]\,
      R => '0'
    );
\mantissa_b_aux_reg[780]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[780]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[780]\,
      R => '0'
    );
\mantissa_b_aux_reg[781]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[781]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[781]\,
      R => '0'
    );
\mantissa_b_aux_reg[782]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[782]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[782]\,
      R => '0'
    );
\mantissa_b_aux_reg[783]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[783]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[783]\,
      R => '0'
    );
\mantissa_b_aux_reg[784]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[784]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[784]\,
      R => '0'
    );
\mantissa_b_aux_reg[785]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[785]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[785]\,
      R => '0'
    );
\mantissa_b_aux_reg[786]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[786]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[786]\,
      R => '0'
    );
\mantissa_b_aux_reg[787]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[787]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[787]\,
      R => '0'
    );
\mantissa_b_aux_reg[788]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[788]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[788]\,
      R => '0'
    );
\mantissa_b_aux_reg[789]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[789]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[789]\,
      R => '0'
    );
\mantissa_b_aux_reg[790]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[790]_i_2_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[790]\,
      R => '0'
    );
\mantissa_b_aux_reg[791]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[535]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[791]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[792]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[536]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[792]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[793]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[537]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[793]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[794]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[538]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[794]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[795]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[539]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[795]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[796]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[540]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[796]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[797]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[541]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[797]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[798]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[542]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[798]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[799]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[543]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[799]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[800]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[544]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[800]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[801]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[545]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[801]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[802]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[546]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[802]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[803]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[547]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[803]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[804]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[548]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[804]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[805]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[549]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[805]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[806]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[550]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[806]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[807]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[551]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[807]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[808]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[552]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[808]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[809]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[553]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[809]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[810]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[554]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[810]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[811]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[555]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[811]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[812]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[556]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[812]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[813]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[557]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[813]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[814]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[558]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[814]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[815]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[559]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[815]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[816]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[560]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[816]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[817]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[561]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[817]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[818]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[562]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[818]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[819]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[563]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[819]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[820]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[564]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[820]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[821]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[565]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[821]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[822]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[566]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[822]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[823]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[567]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[823]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[824]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[568]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[824]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[825]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[569]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[825]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[826]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[570]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[826]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[827]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[571]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[827]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[828]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[572]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[828]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[829]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[573]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[829]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[830]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[574]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[830]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[831]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[575]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[831]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[832]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[576]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[832]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[833]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[577]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[833]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[834]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[578]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[834]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[835]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[579]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[835]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[836]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[580]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[836]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[837]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[581]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[837]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[838]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[582]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[838]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[839]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[583]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[839]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[840]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[584]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[840]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[841]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[585]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[841]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[842]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[586]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[842]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[843]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[587]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[843]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[844]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[588]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[844]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[845]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[589]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[845]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[846]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[590]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[846]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[847]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[591]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[847]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[848]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[592]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[848]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[849]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[593]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[849]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[850]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[594]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[850]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[851]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[595]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[851]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[852]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[596]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[852]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[853]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[597]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[853]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[854]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[598]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[854]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[855]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[599]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[855]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[856]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[600]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[856]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[857]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[601]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[857]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[858]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[602]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[858]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[859]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[603]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[859]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[860]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[604]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[860]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[861]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[605]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[861]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[862]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[606]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[862]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[863]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[607]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[863]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[864]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[608]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[864]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[865]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[609]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[865]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[866]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[610]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[866]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[867]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[611]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[867]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[868]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[612]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[868]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[869]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[613]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[869]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[870]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[614]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[870]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[871]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[615]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[871]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[872]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[616]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[872]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[873]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[617]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[873]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[874]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[618]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[874]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[875]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[619]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[875]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[876]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[620]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[876]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[877]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[621]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[877]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[878]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[622]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[878]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[879]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[623]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[879]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[880]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[624]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[880]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[881]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[625]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[881]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[882]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[626]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[882]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[883]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[627]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[883]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[884]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[628]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[884]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[885]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[629]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[885]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[886]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[630]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[886]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[887]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[631]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[887]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[888]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[632]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[888]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[889]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[633]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[889]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[890]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[634]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[890]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[891]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[635]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[891]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[892]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[636]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[892]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[893]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[637]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[893]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[894]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[638]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[894]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[895]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[639]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[895]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[896]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[640]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[896]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[897]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[641]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[897]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[898]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[642]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[898]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[899]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[643]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[899]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[900]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[644]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[900]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[901]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[645]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[901]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[902]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[646]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[902]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[903]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[647]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[903]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[904]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[648]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[904]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[905]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[649]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[905]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[906]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[650]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[906]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[907]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[651]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[907]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[908]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[652]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[908]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[909]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[653]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[909]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[910]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[654]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[910]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[911]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[655]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[911]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[912]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[656]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[912]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[913]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[657]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[913]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[914]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[658]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[914]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[915]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[659]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[915]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[916]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[660]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[916]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[917]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[661]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[917]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[918]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[662]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[918]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[919]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[663]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[919]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[920]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[664]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[920]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[921]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[665]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[921]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[922]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[666]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[922]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[923]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[667]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[923]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[924]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[668]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[924]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[925]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[669]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[925]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[926]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[670]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[926]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[927]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[671]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[927]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[928]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[672]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[928]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[929]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[673]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[929]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[930]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[674]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[930]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[931]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[675]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[931]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[932]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[676]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[932]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[933]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[677]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[933]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[934]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[678]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[934]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[935]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[679]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[935]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[936]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[680]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[936]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[937]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[681]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[937]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[938]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[682]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[938]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[939]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[683]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[939]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[940]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[684]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[940]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[941]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[685]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[941]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[942]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[686]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[942]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[943]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[687]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[943]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[944]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[688]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[944]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[945]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[689]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[945]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[946]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[690]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[946]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[947]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[691]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[947]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[948]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[692]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[948]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[949]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[693]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[949]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[950]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[694]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[950]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[951]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[695]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[951]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[952]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[696]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[952]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[953]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[697]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[953]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[954]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[698]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[954]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[955]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[699]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[955]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[956]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[700]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[956]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[957]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[701]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[957]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[958]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[702]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[958]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[959]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[703]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[959]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[960]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[704]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[960]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[961]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[705]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[961]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[962]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[706]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[962]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[963]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[707]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[963]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[964]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[708]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[964]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[965]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[709]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[965]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[966]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[710]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[966]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[967]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[711]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[967]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[968]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[712]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[968]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[969]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[713]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[969]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[970]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[714]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[970]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[971]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[715]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[971]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[972]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[716]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[972]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[973]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[717]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[973]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[974]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[718]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[974]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[975]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[719]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[975]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[976]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[720]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[976]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[977]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[721]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[977]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[978]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[722]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[978]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[979]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[723]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[979]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[980]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[724]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[980]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[981]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[725]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[981]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[982]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[726]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[982]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[983]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[727]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[983]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[984]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[728]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[984]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[985]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[729]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[985]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[986]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[730]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[986]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[987]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[731]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[987]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[988]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[732]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[988]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[989]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[733]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[989]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[990]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[734]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[990]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[991]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[735]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[991]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[992]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[736]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[992]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[993]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[737]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[993]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[994]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[738]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[994]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[995]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[739]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[995]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[996]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[740]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[996]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[997]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[741]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[997]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[998]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[742]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[998]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_aux_reg[999]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \mantissa_b_aux[790]_i_1_n_0\,
      D => \mantissa_b_aux[743]_i_1_n_0\,
      Q => \mantissa_b_aux_reg_n_0_[999]\,
      R => \mantissa_b_aux[1022]_i_1_n_0\
    );
\mantissa_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(0),
      Q => mantissa_b(0),
      R => '0'
    );
\mantissa_b_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(10),
      Q => mantissa_b(10),
      R => '0'
    );
\mantissa_b_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(11),
      Q => mantissa_b(11),
      R => '0'
    );
\mantissa_b_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(12),
      Q => mantissa_b(12),
      R => '0'
    );
\mantissa_b_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(13),
      Q => mantissa_b(13),
      R => '0'
    );
\mantissa_b_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(14),
      Q => mantissa_b(14),
      R => '0'
    );
\mantissa_b_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(15),
      Q => mantissa_b(15),
      R => '0'
    );
\mantissa_b_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(16),
      Q => mantissa_b(16),
      R => '0'
    );
\mantissa_b_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(17),
      Q => mantissa_b(17),
      R => '0'
    );
\mantissa_b_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(18),
      Q => mantissa_b(18),
      R => '0'
    );
\mantissa_b_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(19),
      Q => mantissa_b(19),
      R => '0'
    );
\mantissa_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(1),
      Q => mantissa_b(1),
      R => '0'
    );
\mantissa_b_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(20),
      Q => mantissa_b(20),
      R => '0'
    );
\mantissa_b_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(21),
      Q => mantissa_b(21),
      R => '0'
    );
\mantissa_b_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(22),
      Q => mantissa_b(22),
      R => '0'
    );
\mantissa_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(2),
      Q => mantissa_b(2),
      R => '0'
    );
\mantissa_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(3),
      Q => mantissa_b(3),
      R => '0'
    );
\mantissa_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(4),
      Q => mantissa_b(4),
      R => '0'
    );
\mantissa_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(5),
      Q => mantissa_b(5),
      R => '0'
    );
\mantissa_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(6),
      Q => mantissa_b(6),
      R => '0'
    );
\mantissa_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(7),
      Q => mantissa_b(7),
      R => '0'
    );
\mantissa_b_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(8),
      Q => mantissa_b(8),
      R => '0'
    );
\mantissa_b_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \exponent_a[7]_i_1_n_0\,
      D => \slv_reg1_reg[31]\(9),
      Q => mantissa_b(9),
      R => '0'
    );
sign_a_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => sign_a_i_1_n_0
    );
sign_a_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sign_a_i_1_n_0,
      Q => sign_a_reg_n_0,
      R => '0'
    );
sign_a_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sign_a_rep_i_1_n_0,
      Q => sign_a_reg_rep_n_0,
      R => '0'
    );
\sign_a_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__0_n_0\,
      Q => \sign_a_reg_rep__0_n_0\,
      R => '0'
    );
\sign_a_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__1_n_0\,
      Q => \sign_a_reg_rep__1_n_0\,
      R => '0'
    );
\sign_a_reg_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__10_n_0\,
      Q => \sign_a_reg_rep__10_n_0\,
      R => '0'
    );
\sign_a_reg_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__11_n_0\,
      Q => \sign_a_reg_rep__11_n_0\,
      R => '0'
    );
\sign_a_reg_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__2_n_0\,
      Q => \sign_a_reg_rep__2_n_0\,
      R => '0'
    );
\sign_a_reg_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__3_n_0\,
      Q => \sign_a_reg_rep__3_n_0\,
      R => '0'
    );
\sign_a_reg_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__4_n_0\,
      Q => \sign_a_reg_rep__4_n_0\,
      R => '0'
    );
\sign_a_reg_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__5_n_0\,
      Q => \sign_a_reg_rep__5_n_0\,
      R => '0'
    );
\sign_a_reg_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__6_n_0\,
      Q => \sign_a_reg_rep__6_n_0\,
      R => '0'
    );
\sign_a_reg_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__7_n_0\,
      Q => \sign_a_reg_rep__7_n_0\,
      R => '0'
    );
\sign_a_reg_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__8_n_0\,
      Q => \sign_a_reg_rep__8_n_0\,
      R => '0'
    );
\sign_a_reg_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_a_rep_i_1__9_n_0\,
      Q => \sign_a_reg_rep__9_n_0\,
      R => '0'
    );
sign_a_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => sign_a_rep_i_1_n_0
    );
\sign_a_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__0_n_0\
    );
\sign_a_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__1_n_0\
    );
\sign_a_rep_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__10_n_0\
    );
\sign_a_rep_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__11_n_0\
    );
\sign_a_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__2_n_0\
    );
\sign_a_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__3_n_0\
    );
\sign_a_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__4_n_0\
    );
\sign_a_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__5_n_0\
    );
\sign_a_rep_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__6_n_0\
    );
\sign_a_rep_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__7_n_0\
    );
\sign_a_rep_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__8_n_0\
    );
\sign_a_rep_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg0_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_a_reg_rep__11_n_0\,
      O => \sign_a_rep_i_1__9_n_0\
    );
sign_b_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => sign_b_i_1_n_0
    );
sign_b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sign_b_i_1_n_0,
      Q => sign_b,
      R => '0'
    );
sign_b_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sign_b_rep_i_1_n_0,
      Q => sign_b_reg_rep_n_0,
      R => '0'
    );
\sign_b_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__0_n_0\,
      Q => \sign_b_reg_rep__0_n_0\,
      R => '0'
    );
\sign_b_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__1_n_0\,
      Q => \sign_b_reg_rep__1_n_0\,
      R => '0'
    );
\sign_b_reg_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__10_n_0\,
      Q => \sign_b_reg_rep__10_n_0\,
      R => '0'
    );
\sign_b_reg_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__11_n_0\,
      Q => \sign_b_reg_rep__11_n_0\,
      R => '0'
    );
\sign_b_reg_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__2_n_0\,
      Q => \sign_b_reg_rep__2_n_0\,
      R => '0'
    );
\sign_b_reg_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__3_n_0\,
      Q => \sign_b_reg_rep__3_n_0\,
      R => '0'
    );
\sign_b_reg_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__4_n_0\,
      Q => \sign_b_reg_rep__4_n_0\,
      R => '0'
    );
\sign_b_reg_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__5_n_0\,
      Q => \sign_b_reg_rep__5_n_0\,
      R => '0'
    );
\sign_b_reg_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__6_n_0\,
      Q => \sign_b_reg_rep__6_n_0\,
      R => '0'
    );
\sign_b_reg_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__7_n_0\,
      Q => \sign_b_reg_rep__7_n_0\,
      R => '0'
    );
\sign_b_reg_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__8_n_0\,
      Q => \sign_b_reg_rep__8_n_0\,
      R => '0'
    );
\sign_b_reg_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sign_b_rep_i_1__9_n_0\,
      Q => \sign_b_reg_rep__9_n_0\,
      R => '0'
    );
sign_b_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => sign_b_rep_i_1_n_0
    );
\sign_b_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__0_n_0\
    );
\sign_b_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__1_n_0\
    );
\sign_b_rep_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__10_n_0\
    );
\sign_b_rep_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__11_n_0\
    );
\sign_b_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__2_n_0\
    );
\sign_b_rep_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__3_n_0\
    );
\sign_b_rep_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__4_n_0\
    );
\sign_b_rep_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__5_n_0\
    );
\sign_b_rep_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__6_n_0\
    );
\sign_b_rep_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__7_n_0\
    );
\sign_b_rep_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__8_n_0\
    );
\sign_b_rep_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg1_reg[31]\(31),
      I1 => \exponent_a[7]_i_1_n_0\,
      I2 => \sign_b_reg_rep__11_n_0\,
      O => \sign_b_rep_i_1__9_n_0\
    );
\sum_exponent[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55551F10"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[0]\,
      I1 => \sum_exponent[7]_i_6_n_0\,
      I2 => current_state(1),
      I3 => \sum_exponent[0]_i_2_n_0\,
      I4 => current_state(2),
      O => sum_exponent(0)
    );
\sum_exponent[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(0),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(0),
      O => \sum_exponent[0]_i_2_n_0\
    );
\sum_exponent[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA09FF0900"
    )
        port map (
      I0 => plusOp(1),
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_exponent[7]_i_6_n_0\,
      I3 => current_state(1),
      I4 => \sum_exponent[1]_i_3_n_0\,
      I5 => current_state(2),
      O => sum_exponent(1)
    );
\sum_exponent[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[0]\,
      I1 => \sum_exponent_reg_n_0_[1]\,
      O => plusOp(1)
    );
\sum_exponent[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(1),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(1),
      O => \sum_exponent[1]_i_3_n_0\
    );
\sum_exponent[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0CFF0C00"
    )
        port map (
      I0 => plusOp(2),
      I1 => \sum_exponent[2]_i_3_n_0\,
      I2 => \sum_exponent[7]_i_6_n_0\,
      I3 => current_state(1),
      I4 => \sum_exponent[2]_i_4_n_0\,
      I5 => current_state(2),
      O => sum_exponent(2)
    );
\sum_exponent[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[0]\,
      I1 => \sum_exponent_reg_n_0_[1]\,
      I2 => \sum_exponent_reg_n_0_[2]\,
      O => plusOp(2)
    );
\sum_exponent[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1047]\,
      I1 => \sum_exponent_reg_n_0_[1]\,
      I2 => \sum_exponent_reg_n_0_[0]\,
      I3 => \sum_exponent_reg_n_0_[2]\,
      O => \sum_exponent[2]_i_3_n_0\
    );
\sum_exponent[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(2),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(2),
      O => \sum_exponent[2]_i_4_n_0\
    );
\sum_exponent[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0CFF0C00"
    )
        port map (
      I0 => plusOp(3),
      I1 => \sum_exponent[3]_i_3_n_0\,
      I2 => \sum_exponent[7]_i_6_n_0\,
      I3 => current_state(1),
      I4 => \sum_exponent[3]_i_4_n_0\,
      I5 => current_state(2),
      O => sum_exponent(3)
    );
\sum_exponent[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[1]\,
      I1 => \sum_exponent_reg_n_0_[0]\,
      I2 => \sum_exponent_reg_n_0_[2]\,
      I3 => \sum_exponent_reg_n_0_[3]\,
      O => plusOp(3)
    );
\sum_exponent[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1047]\,
      I1 => \sum_exponent_reg_n_0_[2]\,
      I2 => \sum_exponent_reg_n_0_[0]\,
      I3 => \sum_exponent_reg_n_0_[1]\,
      I4 => \sum_exponent_reg_n_0_[3]\,
      O => \sum_exponent[3]_i_3_n_0\
    );
\sum_exponent[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(3),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(3),
      O => \sum_exponent[3]_i_4_n_0\
    );
\sum_exponent[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0CFF0C00"
    )
        port map (
      I0 => plusOp(4),
      I1 => \sum_exponent[4]_i_3_n_0\,
      I2 => \sum_exponent[7]_i_6_n_0\,
      I3 => current_state(1),
      I4 => \sum_exponent[4]_i_4_n_0\,
      I5 => current_state(2),
      O => sum_exponent(4)
    );
\sum_exponent[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[2]\,
      I1 => \sum_exponent_reg_n_0_[0]\,
      I2 => \sum_exponent_reg_n_0_[1]\,
      I3 => \sum_exponent_reg_n_0_[3]\,
      I4 => \sum_exponent_reg_n_0_[4]\,
      O => plusOp(4)
    );
\sum_exponent[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1047]\,
      I1 => \sum_exponent_reg_n_0_[3]\,
      I2 => \sum_exponent_reg_n_0_[1]\,
      I3 => \sum_exponent_reg_n_0_[0]\,
      I4 => \sum_exponent_reg_n_0_[2]\,
      I5 => \sum_exponent_reg_n_0_[4]\,
      O => \sum_exponent[4]_i_3_n_0\
    );
\sum_exponent[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(4),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(4),
      O => \sum_exponent[4]_i_4_n_0\
    );
\sum_exponent[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0CFF0C00"
    )
        port map (
      I0 => plusOp(5),
      I1 => \sum_exponent[5]_i_3_n_0\,
      I2 => \sum_exponent[7]_i_6_n_0\,
      I3 => current_state(1),
      I4 => \sum_exponent[5]_i_4_n_0\,
      I5 => current_state(2),
      O => sum_exponent(5)
    );
\sum_exponent[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[3]\,
      I1 => \sum_exponent_reg_n_0_[1]\,
      I2 => \sum_exponent_reg_n_0_[0]\,
      I3 => \sum_exponent_reg_n_0_[2]\,
      I4 => \sum_exponent_reg_n_0_[4]\,
      I5 => \sum_exponent_reg_n_0_[5]\,
      O => plusOp(5)
    );
\sum_exponent[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => plusOp(5),
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_exponent[5]_i_5_n_0\,
      I3 => \sum_exponent_reg_n_0_[5]\,
      O => \sum_exponent[5]_i_3_n_0\
    );
\sum_exponent[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(5),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(5),
      O => \sum_exponent[5]_i_4_n_0\
    );
\sum_exponent[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[3]\,
      I1 => \sum_exponent_reg_n_0_[1]\,
      I2 => \sum_exponent_reg_n_0_[0]\,
      I3 => \sum_exponent_reg_n_0_[2]\,
      I4 => \sum_exponent_reg_n_0_[4]\,
      O => \sum_exponent[5]_i_5_n_0\
    );
\sum_exponent[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666666F0FFF000"
    )
        port map (
      I0 => \sum_exponent[6]_i_2_n_0\,
      I1 => \sum_exponent_reg_n_0_[6]\,
      I2 => \sum_exponent[6]_i_3_n_0\,
      I3 => current_state(1),
      I4 => \sum_exponent[6]_i_4_n_0\,
      I5 => current_state(2),
      O => sum_exponent(6)
    );
\sum_exponent[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[5]\,
      I1 => \sum_exponent_reg_n_0_[3]\,
      I2 => \sum_exponent_reg_n_0_[1]\,
      I3 => \sum_exponent_reg_n_0_[0]\,
      I4 => \sum_exponent_reg_n_0_[2]\,
      I5 => \sum_exponent_reg_n_0_[4]\,
      O => \sum_exponent[6]_i_2_n_0\
    );
\sum_exponent[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000059A9"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[6]\,
      I1 => \sum_exponent[7]_i_9_n_0\,
      I2 => \sum_mantissa_reg_n_0_[1047]\,
      I3 => \sum_exponent[6]_i_2_n_0\,
      I4 => \sum_exponent[7]_i_6_n_0\,
      O => \sum_exponent[6]_i_3_n_0\
    );
\sum_exponent[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(6),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(6),
      O => \sum_exponent[6]_i_4_n_0\
    );
\sum_exponent[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \sum_exponent[7]_i_3_n_0\,
      I2 => current_state(0),
      O => \sum_exponent[7]_i_1_n_0\
    );
\sum_exponent[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0CFF0C00"
    )
        port map (
      I0 => plusOp(7),
      I1 => \sum_exponent[7]_i_5_n_0\,
      I2 => \sum_exponent[7]_i_6_n_0\,
      I3 => current_state(1),
      I4 => \sum_exponent[7]_i_7_n_0\,
      I5 => current_state(2),
      O => sum_exponent(7)
    );
\sum_exponent[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00FFDF0F00F0D0"
    )
        port map (
      I0 => p_0_in,
      I1 => \sum_exponent[7]_i_6_n_0\,
      I2 => current_state(1),
      I3 => \sum_mantissa_reg_n_0_[1047]\,
      I4 => current_state(2),
      I5 => \sum_exponent[7]_i_8_n_0\,
      O => \sum_exponent[7]_i_3_n_0\
    );
\sum_exponent[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sum_exponent[6]_i_2_n_0\,
      I1 => \sum_exponent_reg_n_0_[6]\,
      I2 => \sum_exponent_reg_n_0_[7]\,
      O => plusOp(7)
    );
\sum_exponent[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7C8083"
    )
        port map (
      I0 => \sum_exponent[6]_i_2_n_0\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_exponent_reg_n_0_[6]\,
      I3 => \sum_exponent[7]_i_9_n_0\,
      I4 => \sum_exponent_reg_n_0_[7]\,
      O => \sum_exponent[7]_i_5_n_0\
    );
\sum_exponent[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_exponent[7]_i_6_n_0\
    );
\sum_exponent[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => exponent_a(7),
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      I3 => exponent_b(7),
      O => \sum_exponent[7]_i_7_n_0\
    );
\sum_exponent[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mantissa_b_aux[1046]_i_6_n_0\,
      I1 => \mantissa_b_aux_reg[1046]_i_5_n_0\,
      I2 => \mantissa_b_aux_reg[1046]_i_4_n_0\,
      O => \sum_exponent[7]_i_8_n_0\
    );
\sum_exponent[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sum_exponent_reg_n_0_[4]\,
      I1 => \sum_exponent_reg_n_0_[2]\,
      I2 => \sum_exponent_reg_n_0_[0]\,
      I3 => \sum_exponent_reg_n_0_[1]\,
      I4 => \sum_exponent_reg_n_0_[3]\,
      I5 => \sum_exponent_reg_n_0_[5]\,
      O => \sum_exponent[7]_i_9_n_0\
    );
\sum_exponent_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(0),
      Q => \sum_exponent_reg_n_0_[0]\,
      R => '0'
    );
\sum_exponent_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(1),
      Q => \sum_exponent_reg_n_0_[1]\,
      R => '0'
    );
\sum_exponent_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(2),
      Q => \sum_exponent_reg_n_0_[2]\,
      R => '0'
    );
\sum_exponent_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(3),
      Q => \sum_exponent_reg_n_0_[3]\,
      R => '0'
    );
\sum_exponent_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(4),
      Q => \sum_exponent_reg_n_0_[4]\,
      R => '0'
    );
\sum_exponent_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(5),
      Q => \sum_exponent_reg_n_0_[5]\,
      R => '0'
    );
\sum_exponent_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(6),
      Q => \sum_exponent_reg_n_0_[6]\,
      R => '0'
    );
\sum_exponent_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_exponent[7]_i_1_n_0\,
      D => sum_exponent(7),
      Q => \sum_exponent_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[0]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[0]_i_2_n_0\,
      O => sum_mantissa(0)
    );
\sum_mantissa[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa[232]_i_3_n_0\,
      I3 => current_state(0),
      I4 => \sum_mantissa_reg[3]_i_3_n_7\,
      O => \sum_mantissa[0]_i_2_n_0\
    );
\sum_mantissa[1000]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1001]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1000]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1000]_i_2_n_0\,
      O => sum_mantissa(1000)
    );
\sum_mantissa[1000]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[999]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1001]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1003]_i_3_n_7\,
      O => \sum_mantissa[1000]_i_2_n_0\
    );
\sum_mantissa[1001]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1002]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1001]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1001]_i_2_n_0\,
      O => sum_mantissa(1001)
    );
\sum_mantissa[1001]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1000]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1002]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1003]_i_3_n_6\,
      O => \sum_mantissa[1001]_i_2_n_0\
    );
\sum_mantissa[1002]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1003]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1002]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1002]_i_2_n_0\,
      O => sum_mantissa(1002)
    );
\sum_mantissa[1002]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1001]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1003]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1003]_i_3_n_5\,
      O => \sum_mantissa[1002]_i_2_n_0\
    );
\sum_mantissa[1003]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1004]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1003]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1003]_i_2_n_0\,
      O => sum_mantissa(1003)
    );
\sum_mantissa[1003]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1001]\,
      I3 => \mantissa_a_aux_reg_n_0_[1001]\,
      O => \sum_mantissa[1003]_i_10_n_0\
    );
\sum_mantissa[1003]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1000]\,
      I3 => \mantissa_a_aux_reg_n_0_[1000]\,
      O => \sum_mantissa[1003]_i_11_n_0\
    );
\sum_mantissa[1003]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1002]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1004]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1003]_i_3_n_4\,
      O => \sum_mantissa[1003]_i_2_n_0\
    );
\sum_mantissa[1003]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1003]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1003]\,
      O => p_1_out(1003)
    );
\sum_mantissa[1003]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1002]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1002]\,
      O => p_1_out(1002)
    );
\sum_mantissa[1003]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1001]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1001]\,
      O => p_1_out(1001)
    );
\sum_mantissa[1003]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1000]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1000]\,
      O => p_1_out(1000)
    );
\sum_mantissa[1003]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1003]\,
      I3 => \mantissa_a_aux_reg_n_0_[1003]\,
      O => \sum_mantissa[1003]_i_8_n_0\
    );
\sum_mantissa[1003]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1002]\,
      I3 => \mantissa_a_aux_reg_n_0_[1002]\,
      O => \sum_mantissa[1003]_i_9_n_0\
    );
\sum_mantissa[1004]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1005]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1004]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1004]_i_2_n_0\,
      O => sum_mantissa(1004)
    );
\sum_mantissa[1004]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1003]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1005]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1007]_i_3_n_7\,
      O => \sum_mantissa[1004]_i_2_n_0\
    );
\sum_mantissa[1005]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1006]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1005]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1005]_i_2_n_0\,
      O => sum_mantissa(1005)
    );
\sum_mantissa[1005]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1004]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1006]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1007]_i_3_n_6\,
      O => \sum_mantissa[1005]_i_2_n_0\
    );
\sum_mantissa[1006]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1007]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1006]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1006]_i_2_n_0\,
      O => sum_mantissa(1006)
    );
\sum_mantissa[1006]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1005]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1007]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1007]_i_3_n_5\,
      O => \sum_mantissa[1006]_i_2_n_0\
    );
\sum_mantissa[1007]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1008]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1007]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1007]_i_2_n_0\,
      O => sum_mantissa(1007)
    );
\sum_mantissa[1007]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1005]\,
      I3 => \mantissa_a_aux_reg_n_0_[1005]\,
      O => \sum_mantissa[1007]_i_10_n_0\
    );
\sum_mantissa[1007]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1004]\,
      I3 => \mantissa_a_aux_reg_n_0_[1004]\,
      O => \sum_mantissa[1007]_i_11_n_0\
    );
\sum_mantissa[1007]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1006]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1008]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1007]_i_3_n_4\,
      O => \sum_mantissa[1007]_i_2_n_0\
    );
\sum_mantissa[1007]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1007]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1007]\,
      O => p_1_out(1007)
    );
\sum_mantissa[1007]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1006]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1006]\,
      O => p_1_out(1006)
    );
\sum_mantissa[1007]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1005]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1005]\,
      O => p_1_out(1005)
    );
\sum_mantissa[1007]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1004]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1004]\,
      O => p_1_out(1004)
    );
\sum_mantissa[1007]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1007]\,
      I3 => \mantissa_a_aux_reg_n_0_[1007]\,
      O => \sum_mantissa[1007]_i_8_n_0\
    );
\sum_mantissa[1007]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1006]\,
      I3 => \mantissa_a_aux_reg_n_0_[1006]\,
      O => \sum_mantissa[1007]_i_9_n_0\
    );
\sum_mantissa[1008]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1009]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1008]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1008]_i_2_n_0\,
      O => sum_mantissa(1008)
    );
\sum_mantissa[1008]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1007]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1009]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1011]_i_3_n_7\,
      O => \sum_mantissa[1008]_i_2_n_0\
    );
\sum_mantissa[1009]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1010]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1009]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1009]_i_2_n_0\,
      O => sum_mantissa(1009)
    );
\sum_mantissa[1009]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1008]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1010]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1011]_i_3_n_6\,
      O => \sum_mantissa[1009]_i_2_n_0\
    );
\sum_mantissa[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[101]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[100]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[100]_i_2_n_0\,
      O => sum_mantissa(100)
    );
\sum_mantissa[100]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[99]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[101]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[103]_i_3_n_7\,
      O => \sum_mantissa[100]_i_2_n_0\
    );
\sum_mantissa[1010]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1011]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1010]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1010]_i_2_n_0\,
      O => sum_mantissa(1010)
    );
\sum_mantissa[1010]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1009]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1011]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1011]_i_3_n_5\,
      O => \sum_mantissa[1010]_i_2_n_0\
    );
\sum_mantissa[1011]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1012]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1011]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1011]_i_2_n_0\,
      O => sum_mantissa(1011)
    );
\sum_mantissa[1011]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1009]\,
      I3 => \mantissa_a_aux_reg_n_0_[1009]\,
      O => \sum_mantissa[1011]_i_10_n_0\
    );
\sum_mantissa[1011]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1008]\,
      I3 => \mantissa_a_aux_reg_n_0_[1008]\,
      O => \sum_mantissa[1011]_i_11_n_0\
    );
\sum_mantissa[1011]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1010]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1012]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1011]_i_3_n_4\,
      O => \sum_mantissa[1011]_i_2_n_0\
    );
\sum_mantissa[1011]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1011]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1011]\,
      O => p_1_out(1011)
    );
\sum_mantissa[1011]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1010]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1010]\,
      O => p_1_out(1010)
    );
\sum_mantissa[1011]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1009]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1009]\,
      O => p_1_out(1009)
    );
\sum_mantissa[1011]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1008]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1008]\,
      O => p_1_out(1008)
    );
\sum_mantissa[1011]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1011]\,
      I3 => \mantissa_a_aux_reg_n_0_[1011]\,
      O => \sum_mantissa[1011]_i_8_n_0\
    );
\sum_mantissa[1011]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1010]\,
      I3 => \mantissa_a_aux_reg_n_0_[1010]\,
      O => \sum_mantissa[1011]_i_9_n_0\
    );
\sum_mantissa[1012]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1013]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1012]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1012]_i_2_n_0\,
      O => sum_mantissa(1012)
    );
\sum_mantissa[1012]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1011]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1013]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1015]_i_3_n_7\,
      O => \sum_mantissa[1012]_i_2_n_0\
    );
\sum_mantissa[1013]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1014]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1013]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1013]_i_2_n_0\,
      O => sum_mantissa(1013)
    );
\sum_mantissa[1013]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1012]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1014]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1015]_i_3_n_6\,
      O => \sum_mantissa[1013]_i_2_n_0\
    );
\sum_mantissa[1014]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1015]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1014]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1014]_i_2_n_0\,
      O => sum_mantissa(1014)
    );
\sum_mantissa[1014]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1013]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1015]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1015]_i_3_n_5\,
      O => \sum_mantissa[1014]_i_2_n_0\
    );
\sum_mantissa[1015]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1016]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1015]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1015]_i_2_n_0\,
      O => sum_mantissa(1015)
    );
\sum_mantissa[1015]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1013]\,
      I3 => \mantissa_a_aux_reg_n_0_[1013]\,
      O => \sum_mantissa[1015]_i_10_n_0\
    );
\sum_mantissa[1015]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1012]\,
      I3 => \mantissa_a_aux_reg_n_0_[1012]\,
      O => \sum_mantissa[1015]_i_11_n_0\
    );
\sum_mantissa[1015]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1014]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1016]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1015]_i_3_n_4\,
      O => \sum_mantissa[1015]_i_2_n_0\
    );
\sum_mantissa[1015]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1015]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1015]\,
      O => p_1_out(1015)
    );
\sum_mantissa[1015]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1014]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1014]\,
      O => p_1_out(1014)
    );
\sum_mantissa[1015]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1013]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1013]\,
      O => p_1_out(1013)
    );
\sum_mantissa[1015]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1012]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1012]\,
      O => p_1_out(1012)
    );
\sum_mantissa[1015]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1015]\,
      I3 => \mantissa_a_aux_reg_n_0_[1015]\,
      O => \sum_mantissa[1015]_i_8_n_0\
    );
\sum_mantissa[1015]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1014]\,
      I3 => \mantissa_a_aux_reg_n_0_[1014]\,
      O => \sum_mantissa[1015]_i_9_n_0\
    );
\sum_mantissa[1016]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1017]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1016]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1016]_i_2_n_0\,
      O => sum_mantissa(1016)
    );
\sum_mantissa[1016]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1015]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1017]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1019]_i_3_n_7\,
      O => \sum_mantissa[1016]_i_2_n_0\
    );
\sum_mantissa[1017]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1018]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1017]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1017]_i_2_n_0\,
      O => sum_mantissa(1017)
    );
\sum_mantissa[1017]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1016]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1018]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1019]_i_3_n_6\,
      O => \sum_mantissa[1017]_i_2_n_0\
    );
\sum_mantissa[1018]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1019]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1018]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1018]_i_2_n_0\,
      O => sum_mantissa(1018)
    );
\sum_mantissa[1018]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1017]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1019]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1019]_i_3_n_5\,
      O => \sum_mantissa[1018]_i_2_n_0\
    );
\sum_mantissa[1019]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1020]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1019]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1019]_i_2_n_0\,
      O => sum_mantissa(1019)
    );
\sum_mantissa[1019]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1017]\,
      I3 => \mantissa_a_aux_reg_n_0_[1017]\,
      O => \sum_mantissa[1019]_i_10_n_0\
    );
\sum_mantissa[1019]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1016]\,
      I3 => \mantissa_a_aux_reg_n_0_[1016]\,
      O => \sum_mantissa[1019]_i_11_n_0\
    );
\sum_mantissa[1019]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1018]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1020]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1019]_i_3_n_4\,
      O => \sum_mantissa[1019]_i_2_n_0\
    );
\sum_mantissa[1019]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1019]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1019]\,
      O => p_1_out(1019)
    );
\sum_mantissa[1019]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1018]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1018]\,
      O => p_1_out(1018)
    );
\sum_mantissa[1019]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1017]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1017]\,
      O => p_1_out(1017)
    );
\sum_mantissa[1019]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1016]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1016]\,
      O => p_1_out(1016)
    );
\sum_mantissa[1019]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1019]\,
      I3 => \mantissa_a_aux_reg_n_0_[1019]\,
      O => \sum_mantissa[1019]_i_8_n_0\
    );
\sum_mantissa[1019]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1018]\,
      I3 => \mantissa_a_aux_reg_n_0_[1018]\,
      O => \sum_mantissa[1019]_i_9_n_0\
    );
\sum_mantissa[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[102]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[101]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[101]_i_2_n_0\,
      O => sum_mantissa(101)
    );
\sum_mantissa[101]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[100]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[102]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[103]_i_3_n_6\,
      O => \sum_mantissa[101]_i_2_n_0\
    );
\sum_mantissa[1020]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1021]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1020]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1020]_i_2_n_0\,
      O => sum_mantissa(1020)
    );
\sum_mantissa[1020]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1019]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1021]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1023]_i_3_n_7\,
      O => \sum_mantissa[1020]_i_2_n_0\
    );
\sum_mantissa[1021]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1022]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1021]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1021]_i_2_n_0\,
      O => sum_mantissa(1021)
    );
\sum_mantissa[1021]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1020]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1022]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1023]_i_3_n_6\,
      O => \sum_mantissa[1021]_i_2_n_0\
    );
\sum_mantissa[1022]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1023]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1022]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1022]_i_2_n_0\,
      O => sum_mantissa(1022)
    );
\sum_mantissa[1022]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1021]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1023]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1023]_i_3_n_5\,
      O => \sum_mantissa[1022]_i_2_n_0\
    );
\sum_mantissa[1023]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1024]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1023]\,
      I3 => sum_mantissa_aux(1023),
      I4 => current_state(2),
      I5 => \sum_mantissa[1023]_i_2_n_0\,
      O => sum_mantissa(1023)
    );
\sum_mantissa[1023]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1021]\,
      I3 => L,
      O => \sum_mantissa[1023]_i_10_n_0\
    );
\sum_mantissa[1023]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1020]\,
      I3 => \mantissa_a_aux_reg_n_0_[1020]\,
      O => \sum_mantissa[1023]_i_11_n_0\
    );
\sum_mantissa[1023]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1022]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1024]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1023]_i_3_n_4\,
      O => \sum_mantissa[1023]_i_2_n_0\
    );
\sum_mantissa[1023]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1023]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1023]\,
      O => p_1_out(1023)
    );
\sum_mantissa[1023]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1022]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1022]\,
      O => p_1_out(1022)
    );
\sum_mantissa[1023]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1021]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => L,
      O => p_1_out(1021)
    );
\sum_mantissa[1023]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1020]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1020]\,
      O => p_1_out(1020)
    );
\sum_mantissa[1023]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1023]\,
      I3 => \mantissa_a_aux_reg_n_0_[1023]\,
      O => \sum_mantissa[1023]_i_8_n_0\
    );
\sum_mantissa[1023]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1022]\,
      I3 => \mantissa_a_aux_reg_n_0_[1022]\,
      O => \sum_mantissa[1023]_i_9_n_0\
    );
\sum_mantissa[1024]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1025]\,
      I1 => current_state(0),
      I2 => in23(1024),
      I3 => current_state(2),
      I4 => \sum_mantissa[1024]_i_2_n_0\,
      O => sum_mantissa(1024)
    );
\sum_mantissa[1024]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1023]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1025]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1027]_i_3_n_7\,
      O => \sum_mantissa[1024]_i_2_n_0\
    );
\sum_mantissa[1025]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1026]\,
      I1 => current_state(0),
      I2 => in23(1025),
      I3 => current_state(2),
      I4 => \sum_mantissa[1025]_i_2_n_0\,
      O => sum_mantissa(1025)
    );
\sum_mantissa[1025]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1024]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1026]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1027]_i_3_n_6\,
      O => \sum_mantissa[1025]_i_2_n_0\
    );
\sum_mantissa[1026]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1027]\,
      I1 => current_state(0),
      I2 => in23(1026),
      I3 => current_state(2),
      I4 => \sum_mantissa[1026]_i_3_n_0\,
      O => sum_mantissa(1026)
    );
\sum_mantissa[1026]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1025]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1027]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1027]_i_3_n_5\,
      O => \sum_mantissa[1026]_i_3_n_0\
    );
\sum_mantissa[1026]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1023]\,
      I1 => sum_mantissa_aux(1023),
      O => in23(1023)
    );
\sum_mantissa[1027]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1028]\,
      I1 => current_state(0),
      I2 => in23(1027),
      I3 => current_state(2),
      I4 => \sum_mantissa[1027]_i_2_n_0\,
      O => sum_mantissa(1027)
    );
\sum_mantissa[1027]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1025]\,
      I3 => \mantissa_a_aux_reg_n_0_[1025]\,
      O => \sum_mantissa[1027]_i_10_n_0\
    );
\sum_mantissa[1027]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1024]\,
      I3 => \mantissa_a_aux_reg_n_0_[1024]\,
      O => \sum_mantissa[1027]_i_11_n_0\
    );
\sum_mantissa[1027]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1026]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1028]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1027]_i_3_n_4\,
      O => \sum_mantissa[1027]_i_2_n_0\
    );
\sum_mantissa[1027]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1027]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1027]\,
      O => p_1_out(1027)
    );
\sum_mantissa[1027]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1026]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1026]\,
      O => p_1_out(1026)
    );
\sum_mantissa[1027]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1025]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1025]\,
      O => p_1_out(1025)
    );
\sum_mantissa[1027]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1024]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1024]\,
      O => p_1_out(1024)
    );
\sum_mantissa[1027]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1027]\,
      I3 => \mantissa_a_aux_reg_n_0_[1027]\,
      O => \sum_mantissa[1027]_i_8_n_0\
    );
\sum_mantissa[1027]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1026]\,
      I3 => \mantissa_a_aux_reg_n_0_[1026]\,
      O => \sum_mantissa[1027]_i_9_n_0\
    );
\sum_mantissa[1028]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1029]\,
      I1 => current_state(0),
      I2 => in23(1028),
      I3 => current_state(2),
      I4 => \sum_mantissa[1028]_i_2_n_0\,
      O => sum_mantissa(1028)
    );
\sum_mantissa[1028]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1027]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1029]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1031]_i_3_n_7\,
      O => \sum_mantissa[1028]_i_2_n_0\
    );
\sum_mantissa[1029]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1030]\,
      I1 => current_state(0),
      I2 => in23(1029),
      I3 => current_state(2),
      I4 => \sum_mantissa[1029]_i_2_n_0\,
      O => sum_mantissa(1029)
    );
\sum_mantissa[1029]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1028]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1030]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1031]_i_3_n_6\,
      O => \sum_mantissa[1029]_i_2_n_0\
    );
\sum_mantissa[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[103]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[102]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[102]_i_2_n_0\,
      O => sum_mantissa(102)
    );
\sum_mantissa[102]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[101]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[103]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[103]_i_3_n_5\,
      O => \sum_mantissa[102]_i_2_n_0\
    );
\sum_mantissa[1030]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1031]\,
      I1 => current_state(0),
      I2 => in23(1030),
      I3 => current_state(2),
      I4 => \sum_mantissa[1030]_i_3_n_0\,
      O => sum_mantissa(1030)
    );
\sum_mantissa[1030]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1029]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1031]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1031]_i_3_n_5\,
      O => \sum_mantissa[1030]_i_3_n_0\
    );
\sum_mantissa[1031]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1032]\,
      I1 => current_state(0),
      I2 => in23(1031),
      I3 => current_state(2),
      I4 => \sum_mantissa[1031]_i_2_n_0\,
      O => sum_mantissa(1031)
    );
\sum_mantissa[1031]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1029]\,
      I3 => \mantissa_a_aux_reg_n_0_[1029]\,
      O => \sum_mantissa[1031]_i_10_n_0\
    );
\sum_mantissa[1031]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1028]\,
      I3 => \mantissa_a_aux_reg_n_0_[1028]\,
      O => \sum_mantissa[1031]_i_11_n_0\
    );
\sum_mantissa[1031]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1030]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1032]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1031]_i_3_n_4\,
      O => \sum_mantissa[1031]_i_2_n_0\
    );
\sum_mantissa[1031]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1031]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1031]\,
      O => p_1_out(1031)
    );
\sum_mantissa[1031]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1030]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1030]\,
      O => p_1_out(1030)
    );
\sum_mantissa[1031]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1029]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1029]\,
      O => p_1_out(1029)
    );
\sum_mantissa[1031]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1028]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1028]\,
      O => p_1_out(1028)
    );
\sum_mantissa[1031]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1031]\,
      I3 => \mantissa_a_aux_reg_n_0_[1031]\,
      O => \sum_mantissa[1031]_i_8_n_0\
    );
\sum_mantissa[1031]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1030]\,
      I3 => \mantissa_a_aux_reg_n_0_[1030]\,
      O => \sum_mantissa[1031]_i_9_n_0\
    );
\sum_mantissa[1032]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1033]\,
      I1 => current_state(0),
      I2 => in23(1032),
      I3 => current_state(2),
      I4 => \sum_mantissa[1032]_i_2_n_0\,
      O => sum_mantissa(1032)
    );
\sum_mantissa[1032]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1031]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1033]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1035]_i_3_n_7\,
      O => \sum_mantissa[1032]_i_2_n_0\
    );
\sum_mantissa[1033]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1034]\,
      I1 => current_state(0),
      I2 => in23(1033),
      I3 => current_state(2),
      I4 => \sum_mantissa[1033]_i_2_n_0\,
      O => sum_mantissa(1033)
    );
\sum_mantissa[1033]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1032]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1034]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1035]_i_3_n_6\,
      O => \sum_mantissa[1033]_i_2_n_0\
    );
\sum_mantissa[1034]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1035]\,
      I1 => current_state(0),
      I2 => in23(1034),
      I3 => current_state(2),
      I4 => \sum_mantissa[1034]_i_3_n_0\,
      O => sum_mantissa(1034)
    );
\sum_mantissa[1034]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1033]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1035]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1035]_i_3_n_5\,
      O => \sum_mantissa[1034]_i_3_n_0\
    );
\sum_mantissa[1035]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1036]\,
      I1 => current_state(0),
      I2 => in23(1035),
      I3 => current_state(2),
      I4 => \sum_mantissa[1035]_i_2_n_0\,
      O => sum_mantissa(1035)
    );
\sum_mantissa[1035]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1033]\,
      I3 => \mantissa_a_aux_reg_n_0_[1033]\,
      O => \sum_mantissa[1035]_i_10_n_0\
    );
\sum_mantissa[1035]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1032]\,
      I3 => \mantissa_a_aux_reg_n_0_[1032]\,
      O => \sum_mantissa[1035]_i_11_n_0\
    );
\sum_mantissa[1035]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1034]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1036]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1035]_i_3_n_4\,
      O => \sum_mantissa[1035]_i_2_n_0\
    );
\sum_mantissa[1035]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1035]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1035]\,
      O => p_1_out(1035)
    );
\sum_mantissa[1035]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1034]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1034]\,
      O => p_1_out(1034)
    );
\sum_mantissa[1035]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1033]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1033]\,
      O => p_1_out(1033)
    );
\sum_mantissa[1035]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1032]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1032]\,
      O => p_1_out(1032)
    );
\sum_mantissa[1035]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1035]\,
      I3 => \mantissa_a_aux_reg_n_0_[1035]\,
      O => \sum_mantissa[1035]_i_8_n_0\
    );
\sum_mantissa[1035]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1034]\,
      I3 => \mantissa_a_aux_reg_n_0_[1034]\,
      O => \sum_mantissa[1035]_i_9_n_0\
    );
\sum_mantissa[1036]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1037]\,
      I1 => current_state(0),
      I2 => in23(1036),
      I3 => current_state(2),
      I4 => \sum_mantissa[1036]_i_2_n_0\,
      O => sum_mantissa(1036)
    );
\sum_mantissa[1036]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1035]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1037]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1039]_i_3_n_7\,
      O => \sum_mantissa[1036]_i_2_n_0\
    );
\sum_mantissa[1037]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1038]\,
      I1 => current_state(0),
      I2 => in23(1037),
      I3 => current_state(2),
      I4 => \sum_mantissa[1037]_i_2_n_0\,
      O => sum_mantissa(1037)
    );
\sum_mantissa[1037]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1036]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1038]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1039]_i_3_n_6\,
      O => \sum_mantissa[1037]_i_2_n_0\
    );
\sum_mantissa[1038]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1039]\,
      I1 => current_state(0),
      I2 => in23(1038),
      I3 => current_state(2),
      I4 => \sum_mantissa[1038]_i_3_n_0\,
      O => sum_mantissa(1038)
    );
\sum_mantissa[1038]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1037]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1039]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1039]_i_3_n_5\,
      O => \sum_mantissa[1038]_i_3_n_0\
    );
\sum_mantissa[1039]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1040]\,
      I1 => current_state(0),
      I2 => in23(1039),
      I3 => current_state(2),
      I4 => \sum_mantissa[1039]_i_2_n_0\,
      O => sum_mantissa(1039)
    );
\sum_mantissa[1039]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1037]\,
      I3 => \mantissa_a_aux_reg_n_0_[1037]\,
      O => \sum_mantissa[1039]_i_10_n_0\
    );
\sum_mantissa[1039]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1036]\,
      I3 => \mantissa_a_aux_reg_n_0_[1036]\,
      O => \sum_mantissa[1039]_i_11_n_0\
    );
\sum_mantissa[1039]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1038]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1040]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1039]_i_3_n_4\,
      O => \sum_mantissa[1039]_i_2_n_0\
    );
\sum_mantissa[1039]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1039]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1039]\,
      O => p_1_out(1039)
    );
\sum_mantissa[1039]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1038]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1038]\,
      O => p_1_out(1038)
    );
\sum_mantissa[1039]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1037]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1037]\,
      O => p_1_out(1037)
    );
\sum_mantissa[1039]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1036]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1036]\,
      O => p_1_out(1036)
    );
\sum_mantissa[1039]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1039]\,
      I3 => \mantissa_a_aux_reg_n_0_[1039]\,
      O => \sum_mantissa[1039]_i_8_n_0\
    );
\sum_mantissa[1039]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1038]\,
      I3 => \mantissa_a_aux_reg_n_0_[1038]\,
      O => \sum_mantissa[1039]_i_9_n_0\
    );
\sum_mantissa[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[104]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[103]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[103]_i_2_n_0\,
      O => sum_mantissa(103)
    );
\sum_mantissa[103]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[102]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[104]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[103]_i_3_n_4\,
      O => \sum_mantissa[103]_i_2_n_0\
    );
\sum_mantissa[103]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[103]_i_4_n_0\
    );
\sum_mantissa[103]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[103]_i_5_n_0\
    );
\sum_mantissa[103]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[103]_i_6_n_0\
    );
\sum_mantissa[103]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[103]_i_7_n_0\
    );
\sum_mantissa[1040]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1041]\,
      I1 => current_state(0),
      I2 => in23(1040),
      I3 => current_state(2),
      I4 => \sum_mantissa[1040]_i_2_n_0\,
      O => sum_mantissa(1040)
    );
\sum_mantissa[1040]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1039]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1041]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1047]_i_15_n_7\,
      O => \sum_mantissa[1040]_i_2_n_0\
    );
\sum_mantissa[1041]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1042]\,
      I1 => current_state(0),
      I2 => in23(1041),
      I3 => current_state(2),
      I4 => \sum_mantissa[1041]_i_2_n_0\,
      O => sum_mantissa(1041)
    );
\sum_mantissa[1041]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1040]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1042]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1047]_i_15_n_6\,
      O => \sum_mantissa[1041]_i_2_n_0\
    );
\sum_mantissa[1042]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1043]\,
      I1 => current_state(0),
      I2 => in23(1042),
      I3 => current_state(2),
      I4 => \sum_mantissa[1042]_i_3_n_0\,
      O => sum_mantissa(1042)
    );
\sum_mantissa[1042]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1041]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1043]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1047]_i_15_n_5\,
      O => \sum_mantissa[1042]_i_3_n_0\
    );
\sum_mantissa[1043]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1044]\,
      I1 => current_state(0),
      I2 => in23(1043),
      I3 => current_state(2),
      I4 => \sum_mantissa[1043]_i_2_n_0\,
      O => sum_mantissa(1043)
    );
\sum_mantissa[1043]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1042]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1044]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1047]_i_15_n_4\,
      O => \sum_mantissa[1043]_i_2_n_0\
    );
\sum_mantissa[1044]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1045]\,
      I1 => current_state(0),
      I2 => in23(1044),
      I3 => current_state(2),
      I4 => \sum_mantissa[1044]_i_2_n_0\,
      O => sum_mantissa(1044)
    );
\sum_mantissa[1044]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1043]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1045]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1047]_i_8_n_7\,
      O => \sum_mantissa[1044]_i_2_n_0\
    );
\sum_mantissa[1045]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => p_0_in,
      I1 => current_state(0),
      I2 => in23(1045),
      I3 => current_state(2),
      I4 => \sum_mantissa[1045]_i_2_n_0\,
      O => sum_mantissa(1045)
    );
\sum_mantissa[1045]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1044]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => p_0_in,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1047]_i_8_n_6\,
      O => \sum_mantissa[1045]_i_2_n_0\
    );
\sum_mantissa[1046]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1047]\,
      I1 => current_state(0),
      I2 => in23(1046),
      I3 => current_state(2),
      I4 => \sum_mantissa[1046]_i_3_n_0\,
      O => sum_mantissa(1046)
    );
\sum_mantissa[1046]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1045]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_exponent[7]_i_6_n_0\,
      I3 => current_state(0),
      I4 => \sum_mantissa_reg[1047]_i_8_n_5\,
      O => \sum_mantissa[1046]_i_3_n_0\
    );
\sum_mantissa[1047]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \sum_mantissa[1047]_i_3_n_0\,
      I2 => current_state(2),
      I3 => \sum_mantissa[1047]_i_4_n_0\,
      O => \sum_mantissa[1047]_i_1_n_0\
    );
\sum_mantissa[1047]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[548]\,
      I1 => \sum_mantissa_reg_n_0_[547]\,
      I2 => \sum_mantissa_reg_n_0_[546]\,
      O => \sum_mantissa[1047]_i_100_n_0\
    );
\sum_mantissa[1047]_i_101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[545]\,
      I1 => \sum_mantissa_reg_n_0_[544]\,
      I2 => \sum_mantissa_reg_n_0_[543]\,
      O => \sum_mantissa[1047]_i_101_n_0\
    );
\sum_mantissa[1047]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[542]\,
      I1 => \sum_mantissa_reg_n_0_[541]\,
      I2 => \sum_mantissa_reg_n_0_[540]\,
      O => \sum_mantissa[1047]_i_102_n_0\
    );
\sum_mantissa[1047]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[119]\,
      I1 => \sum_mantissa_reg_n_0_[118]\,
      I2 => \sum_mantissa_reg_n_0_[117]\,
      O => \sum_mantissa[1047]_i_104_n_0\
    );
\sum_mantissa[1047]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[116]\,
      I1 => \sum_mantissa_reg_n_0_[115]\,
      I2 => \sum_mantissa_reg_n_0_[114]\,
      O => \sum_mantissa[1047]_i_105_n_0\
    );
\sum_mantissa[1047]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[113]\,
      I1 => \sum_mantissa_reg_n_0_[112]\,
      I2 => \sum_mantissa_reg_n_0_[111]\,
      O => \sum_mantissa[1047]_i_106_n_0\
    );
\sum_mantissa[1047]_i_107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[110]\,
      I1 => \sum_mantissa_reg_n_0_[109]\,
      I2 => \sum_mantissa_reg_n_0_[108]\,
      O => \sum_mantissa[1047]_i_107_n_0\
    );
\sum_mantissa[1047]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[263]\,
      I1 => \sum_mantissa_reg_n_0_[262]\,
      I2 => \sum_mantissa_reg_n_0_[261]\,
      O => \sum_mantissa[1047]_i_109_n_0\
    );
\sum_mantissa[1047]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[260]\,
      I1 => \sum_mantissa_reg_n_0_[259]\,
      I2 => \sum_mantissa_reg_n_0_[258]\,
      O => \sum_mantissa[1047]_i_110_n_0\
    );
\sum_mantissa[1047]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[257]\,
      I1 => \sum_mantissa_reg_n_0_[256]\,
      I2 => \sum_mantissa_reg_n_0_[255]\,
      O => \sum_mantissa[1047]_i_111_n_0\
    );
\sum_mantissa[1047]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[254]\,
      I1 => \sum_mantissa_reg_n_0_[253]\,
      I2 => \sum_mantissa_reg_n_0_[252]\,
      O => \sum_mantissa[1047]_i_112_n_0\
    );
\sum_mantissa[1047]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[851]\,
      I1 => \sum_mantissa_reg_n_0_[850]\,
      I2 => \sum_mantissa_reg_n_0_[849]\,
      O => \sum_mantissa[1047]_i_114_n_0\
    );
\sum_mantissa[1047]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[848]\,
      I1 => \sum_mantissa_reg_n_0_[847]\,
      I2 => \sum_mantissa_reg_n_0_[846]\,
      O => \sum_mantissa[1047]_i_115_n_0\
    );
\sum_mantissa[1047]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[845]\,
      I1 => \sum_mantissa_reg_n_0_[844]\,
      I2 => \sum_mantissa_reg_n_0_[843]\,
      O => \sum_mantissa[1047]_i_116_n_0\
    );
\sum_mantissa[1047]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[842]\,
      I1 => \sum_mantissa_reg_n_0_[841]\,
      I2 => \sum_mantissa_reg_n_0_[840]\,
      O => \sum_mantissa[1047]_i_117_n_0\
    );
\sum_mantissa[1047]_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[707]\,
      I1 => \sum_mantissa_reg_n_0_[706]\,
      I2 => \sum_mantissa_reg_n_0_[705]\,
      O => \sum_mantissa[1047]_i_119_n_0\
    );
\sum_mantissa[1047]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[704]\,
      I1 => \sum_mantissa_reg_n_0_[703]\,
      I2 => \sum_mantissa_reg_n_0_[702]\,
      O => \sum_mantissa[1047]_i_120_n_0\
    );
\sum_mantissa[1047]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[701]\,
      I1 => \sum_mantissa_reg_n_0_[700]\,
      I2 => \sum_mantissa_reg_n_0_[699]\,
      O => \sum_mantissa[1047]_i_121_n_0\
    );
\sum_mantissa[1047]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[698]\,
      I1 => \sum_mantissa_reg_n_0_[697]\,
      I2 => \sum_mantissa_reg_n_0_[696]\,
      O => \sum_mantissa[1047]_i_122_n_0\
    );
\sum_mantissa[1047]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1043]\,
      I1 => \sum_mantissa_reg_n_0_[1042]\,
      I2 => \sum_mantissa_reg_n_0_[1041]\,
      O => \sum_mantissa[1047]_i_124_n_0\
    );
\sum_mantissa[1047]_i_125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1040]\,
      I1 => \sum_mantissa_reg_n_0_[1039]\,
      I2 => \sum_mantissa_reg_n_0_[1038]\,
      O => \sum_mantissa[1047]_i_125_n_0\
    );
\sum_mantissa[1047]_i_126\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1037]\,
      I1 => \sum_mantissa_reg_n_0_[1036]\,
      I2 => \sum_mantissa_reg_n_0_[1035]\,
      O => \sum_mantissa[1047]_i_126_n_0\
    );
\sum_mantissa[1047]_i_127\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1034]\,
      I1 => \sum_mantissa_reg_n_0_[1033]\,
      I2 => \sum_mantissa_reg_n_0_[1032]\,
      O => \sum_mantissa[1047]_i_127_n_0\
    );
\sum_mantissa[1047]_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[995]\,
      I1 => \sum_mantissa_reg_n_0_[994]\,
      I2 => \sum_mantissa_reg_n_0_[993]\,
      O => \sum_mantissa[1047]_i_129_n_0\
    );
\sum_mantissa[1047]_i_130\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[992]\,
      I1 => \sum_mantissa_reg_n_0_[991]\,
      I2 => \sum_mantissa_reg_n_0_[990]\,
      O => \sum_mantissa[1047]_i_130_n_0\
    );
\sum_mantissa[1047]_i_131\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[989]\,
      I1 => \sum_mantissa_reg_n_0_[988]\,
      I2 => \sum_mantissa_reg_n_0_[987]\,
      O => \sum_mantissa[1047]_i_131_n_0\
    );
\sum_mantissa[1047]_i_132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[986]\,
      I1 => \sum_mantissa_reg_n_0_[985]\,
      I2 => \sum_mantissa_reg_n_0_[984]\,
      O => \sum_mantissa[1047]_i_132_n_0\
    );
\sum_mantissa[1047]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[395]\,
      I1 => \sum_mantissa_reg_n_0_[394]\,
      I2 => \sum_mantissa_reg_n_0_[393]\,
      O => \sum_mantissa[1047]_i_134_n_0\
    );
\sum_mantissa[1047]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[392]\,
      I1 => \sum_mantissa_reg_n_0_[391]\,
      I2 => \sum_mantissa_reg_n_0_[390]\,
      O => \sum_mantissa[1047]_i_135_n_0\
    );
\sum_mantissa[1047]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[389]\,
      I1 => \sum_mantissa_reg_n_0_[388]\,
      I2 => \sum_mantissa_reg_n_0_[387]\,
      O => \sum_mantissa[1047]_i_136_n_0\
    );
\sum_mantissa[1047]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[386]\,
      I1 => \sum_mantissa_reg_n_0_[385]\,
      I2 => \sum_mantissa_reg_n_0_[384]\,
      O => \sum_mantissa[1047]_i_137_n_0\
    );
\sum_mantissa[1047]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[539]\,
      I1 => \sum_mantissa_reg_n_0_[538]\,
      I2 => \sum_mantissa_reg_n_0_[537]\,
      O => \sum_mantissa[1047]_i_139_n_0\
    );
\sum_mantissa[1047]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_43_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_44_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_45_n_2\,
      I3 => \sum_mantissa_reg[1047]_i_46_n_0\,
      O => \sum_mantissa[1047]_i_14_n_0\
    );
\sum_mantissa[1047]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[536]\,
      I1 => \sum_mantissa_reg_n_0_[535]\,
      I2 => \sum_mantissa_reg_n_0_[534]\,
      O => \sum_mantissa[1047]_i_140_n_0\
    );
\sum_mantissa[1047]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[533]\,
      I1 => \sum_mantissa_reg_n_0_[532]\,
      I2 => \sum_mantissa_reg_n_0_[531]\,
      O => \sum_mantissa[1047]_i_141_n_0\
    );
\sum_mantissa[1047]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[530]\,
      I1 => \sum_mantissa_reg_n_0_[529]\,
      I2 => \sum_mantissa_reg_n_0_[528]\,
      O => \sum_mantissa[1047]_i_142_n_0\
    );
\sum_mantissa[1047]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[107]\,
      I1 => \sum_mantissa_reg_n_0_[106]\,
      I2 => \sum_mantissa_reg_n_0_[105]\,
      O => \sum_mantissa[1047]_i_144_n_0\
    );
\sum_mantissa[1047]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[104]\,
      I1 => \sum_mantissa_reg_n_0_[103]\,
      I2 => \sum_mantissa_reg_n_0_[102]\,
      O => \sum_mantissa[1047]_i_145_n_0\
    );
\sum_mantissa[1047]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[101]\,
      I1 => \sum_mantissa_reg_n_0_[100]\,
      I2 => \sum_mantissa_reg_n_0_[99]\,
      O => \sum_mantissa[1047]_i_146_n_0\
    );
\sum_mantissa[1047]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[98]\,
      I1 => \sum_mantissa_reg_n_0_[97]\,
      I2 => \sum_mantissa_reg_n_0_[96]\,
      O => \sum_mantissa[1047]_i_147_n_0\
    );
\sum_mantissa[1047]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[251]\,
      I1 => \sum_mantissa_reg_n_0_[250]\,
      I2 => \sum_mantissa_reg_n_0_[249]\,
      O => \sum_mantissa[1047]_i_149_n_0\
    );
\sum_mantissa[1047]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[248]\,
      I1 => \sum_mantissa_reg_n_0_[247]\,
      I2 => \sum_mantissa_reg_n_0_[246]\,
      O => \sum_mantissa[1047]_i_150_n_0\
    );
\sum_mantissa[1047]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[245]\,
      I1 => \sum_mantissa_reg_n_0_[244]\,
      I2 => \sum_mantissa_reg_n_0_[243]\,
      O => \sum_mantissa[1047]_i_151_n_0\
    );
\sum_mantissa[1047]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[242]\,
      I1 => \sum_mantissa_reg_n_0_[241]\,
      I2 => \sum_mantissa_reg_n_0_[240]\,
      O => \sum_mantissa[1047]_i_152_n_0\
    );
\sum_mantissa[1047]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[839]\,
      I1 => \sum_mantissa_reg_n_0_[838]\,
      I2 => \sum_mantissa_reg_n_0_[837]\,
      O => \sum_mantissa[1047]_i_154_n_0\
    );
\sum_mantissa[1047]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[836]\,
      I1 => \sum_mantissa_reg_n_0_[835]\,
      I2 => \sum_mantissa_reg_n_0_[834]\,
      O => \sum_mantissa[1047]_i_155_n_0\
    );
\sum_mantissa[1047]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[833]\,
      I1 => \sum_mantissa_reg_n_0_[832]\,
      I2 => \sum_mantissa_reg_n_0_[831]\,
      O => \sum_mantissa[1047]_i_156_n_0\
    );
\sum_mantissa[1047]_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[830]\,
      I1 => \sum_mantissa_reg_n_0_[829]\,
      I2 => \sum_mantissa_reg_n_0_[828]\,
      O => \sum_mantissa[1047]_i_157_n_0\
    );
\sum_mantissa[1047]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[695]\,
      I1 => \sum_mantissa_reg_n_0_[694]\,
      I2 => \sum_mantissa_reg_n_0_[693]\,
      O => \sum_mantissa[1047]_i_159_n_0\
    );
\sum_mantissa[1047]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1046]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1046]\,
      O => p_1_out(1046)
    );
\sum_mantissa[1047]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[692]\,
      I1 => \sum_mantissa_reg_n_0_[691]\,
      I2 => \sum_mantissa_reg_n_0_[690]\,
      O => \sum_mantissa[1047]_i_160_n_0\
    );
\sum_mantissa[1047]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[689]\,
      I1 => \sum_mantissa_reg_n_0_[688]\,
      I2 => \sum_mantissa_reg_n_0_[687]\,
      O => \sum_mantissa[1047]_i_161_n_0\
    );
\sum_mantissa[1047]_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[686]\,
      I1 => \sum_mantissa_reg_n_0_[685]\,
      I2 => \sum_mantissa_reg_n_0_[684]\,
      O => \sum_mantissa[1047]_i_162_n_0\
    );
\sum_mantissa[1047]_i_164\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1031]\,
      I1 => \sum_mantissa_reg_n_0_[1030]\,
      I2 => \sum_mantissa_reg_n_0_[1029]\,
      O => \sum_mantissa[1047]_i_164_n_0\
    );
\sum_mantissa[1047]_i_165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1028]\,
      I1 => \sum_mantissa_reg_n_0_[1027]\,
      I2 => \sum_mantissa_reg_n_0_[1026]\,
      O => \sum_mantissa[1047]_i_165_n_0\
    );
\sum_mantissa[1047]_i_166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1025]\,
      I1 => \sum_mantissa_reg_n_0_[1024]\,
      I2 => \sum_mantissa_reg_n_0_[1023]\,
      O => \sum_mantissa[1047]_i_166_n_0\
    );
\sum_mantissa[1047]_i_167\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1022]\,
      I1 => \sum_mantissa_reg_n_0_[1021]\,
      I2 => \sum_mantissa_reg_n_0_[1020]\,
      O => \sum_mantissa[1047]_i_167_n_0\
    );
\sum_mantissa[1047]_i_169\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[983]\,
      I1 => \sum_mantissa_reg_n_0_[982]\,
      I2 => \sum_mantissa_reg_n_0_[981]\,
      O => \sum_mantissa[1047]_i_169_n_0\
    );
\sum_mantissa[1047]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1045]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1045]\,
      O => p_1_out(1045)
    );
\sum_mantissa[1047]_i_170\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[980]\,
      I1 => \sum_mantissa_reg_n_0_[979]\,
      I2 => \sum_mantissa_reg_n_0_[978]\,
      O => \sum_mantissa[1047]_i_170_n_0\
    );
\sum_mantissa[1047]_i_171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[977]\,
      I1 => \sum_mantissa_reg_n_0_[976]\,
      I2 => \sum_mantissa_reg_n_0_[975]\,
      O => \sum_mantissa[1047]_i_171_n_0\
    );
\sum_mantissa[1047]_i_172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[974]\,
      I1 => \sum_mantissa_reg_n_0_[973]\,
      I2 => \sum_mantissa_reg_n_0_[972]\,
      O => \sum_mantissa[1047]_i_172_n_0\
    );
\sum_mantissa[1047]_i_174\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[383]\,
      I1 => \sum_mantissa_reg_n_0_[382]\,
      I2 => \sum_mantissa_reg_n_0_[381]\,
      O => \sum_mantissa[1047]_i_174_n_0\
    );
\sum_mantissa[1047]_i_175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[380]\,
      I1 => \sum_mantissa_reg_n_0_[379]\,
      I2 => \sum_mantissa_reg_n_0_[378]\,
      O => \sum_mantissa[1047]_i_175_n_0\
    );
\sum_mantissa[1047]_i_176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[377]\,
      I1 => \sum_mantissa_reg_n_0_[376]\,
      I2 => \sum_mantissa_reg_n_0_[375]\,
      O => \sum_mantissa[1047]_i_176_n_0\
    );
\sum_mantissa[1047]_i_177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[374]\,
      I1 => \sum_mantissa_reg_n_0_[373]\,
      I2 => \sum_mantissa_reg_n_0_[372]\,
      O => \sum_mantissa[1047]_i_177_n_0\
    );
\sum_mantissa[1047]_i_179\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[527]\,
      I1 => \sum_mantissa_reg_n_0_[526]\,
      I2 => \sum_mantissa_reg_n_0_[525]\,
      O => \sum_mantissa[1047]_i_179_n_0\
    );
\sum_mantissa[1047]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1044]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1044]\,
      O => p_1_out(1044)
    );
\sum_mantissa[1047]_i_180\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[524]\,
      I1 => \sum_mantissa_reg_n_0_[523]\,
      I2 => \sum_mantissa_reg_n_0_[522]\,
      O => \sum_mantissa[1047]_i_180_n_0\
    );
\sum_mantissa[1047]_i_181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[521]\,
      I1 => \sum_mantissa_reg_n_0_[520]\,
      I2 => \sum_mantissa_reg_n_0_[519]\,
      O => \sum_mantissa[1047]_i_181_n_0\
    );
\sum_mantissa[1047]_i_182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[518]\,
      I1 => \sum_mantissa_reg_n_0_[517]\,
      I2 => \sum_mantissa_reg_n_0_[516]\,
      O => \sum_mantissa[1047]_i_182_n_0\
    );
\sum_mantissa[1047]_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[95]\,
      I1 => \sum_mantissa_reg_n_0_[94]\,
      I2 => \sum_mantissa_reg_n_0_[93]\,
      O => \sum_mantissa[1047]_i_184_n_0\
    );
\sum_mantissa[1047]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[92]\,
      I1 => \sum_mantissa_reg_n_0_[91]\,
      I2 => \sum_mantissa_reg_n_0_[90]\,
      O => \sum_mantissa[1047]_i_185_n_0\
    );
\sum_mantissa[1047]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[89]\,
      I1 => \sum_mantissa_reg_n_0_[88]\,
      I2 => \sum_mantissa_reg_n_0_[87]\,
      O => \sum_mantissa[1047]_i_186_n_0\
    );
\sum_mantissa[1047]_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[86]\,
      I1 => \sum_mantissa_reg_n_0_[85]\,
      I2 => \sum_mantissa_reg_n_0_[84]\,
      O => \sum_mantissa[1047]_i_187_n_0\
    );
\sum_mantissa[1047]_i_189\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[239]\,
      I1 => \sum_mantissa_reg_n_0_[238]\,
      I2 => \sum_mantissa_reg_n_0_[237]\,
      O => \sum_mantissa[1047]_i_189_n_0\
    );
\sum_mantissa[1047]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__11_n_0\,
      I1 => \sign_b_reg_rep__11_n_0\,
      O => \sum_mantissa[1047]_i_19_n_0\
    );
\sum_mantissa[1047]_i_190\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[236]\,
      I1 => \sum_mantissa_reg_n_0_[235]\,
      I2 => \sum_mantissa_reg_n_0_[234]\,
      O => \sum_mantissa[1047]_i_190_n_0\
    );
\sum_mantissa[1047]_i_191\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[233]\,
      I1 => \sum_mantissa_reg_n_0_[232]\,
      I2 => \sum_mantissa_reg_n_0_[231]\,
      O => \sum_mantissa[1047]_i_191_n_0\
    );
\sum_mantissa[1047]_i_192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[230]\,
      I1 => \sum_mantissa_reg_n_0_[229]\,
      I2 => \sum_mantissa_reg_n_0_[228]\,
      O => \sum_mantissa[1047]_i_192_n_0\
    );
\sum_mantissa[1047]_i_194\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[827]\,
      I1 => \sum_mantissa_reg_n_0_[826]\,
      I2 => \sum_mantissa_reg_n_0_[825]\,
      O => \sum_mantissa[1047]_i_194_n_0\
    );
\sum_mantissa[1047]_i_195\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[824]\,
      I1 => \sum_mantissa_reg_n_0_[823]\,
      I2 => \sum_mantissa_reg_n_0_[822]\,
      O => \sum_mantissa[1047]_i_195_n_0\
    );
\sum_mantissa[1047]_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[821]\,
      I1 => \sum_mantissa_reg_n_0_[820]\,
      I2 => \sum_mantissa_reg_n_0_[819]\,
      O => \sum_mantissa[1047]_i_196_n_0\
    );
\sum_mantissa[1047]_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[818]\,
      I1 => \sum_mantissa_reg_n_0_[817]\,
      I2 => \sum_mantissa_reg_n_0_[816]\,
      O => \sum_mantissa[1047]_i_197_n_0\
    );
\sum_mantissa[1047]_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[683]\,
      I1 => \sum_mantissa_reg_n_0_[682]\,
      I2 => \sum_mantissa_reg_n_0_[681]\,
      O => \sum_mantissa[1047]_i_199_n_0\
    );
\sum_mantissa[1047]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBBB00038888"
    )
        port map (
      I0 => in23(1047),
      I1 => current_state(2),
      I2 => \sum_mantissa[1047]_i_6_n_0\,
      I3 => \sum_mantissa[1047]_i_7_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[1047]_i_8_n_4\,
      O => sum_mantissa(1047)
    );
\sum_mantissa[1047]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1046]\,
      I3 => \mantissa_a_aux_reg_n_0_[1046]\,
      O => \sum_mantissa[1047]_i_20_n_0\
    );
\sum_mantissa[1047]_i_200\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[680]\,
      I1 => \sum_mantissa_reg_n_0_[679]\,
      I2 => \sum_mantissa_reg_n_0_[678]\,
      O => \sum_mantissa[1047]_i_200_n_0\
    );
\sum_mantissa[1047]_i_201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[677]\,
      I1 => \sum_mantissa_reg_n_0_[676]\,
      I2 => \sum_mantissa_reg_n_0_[675]\,
      O => \sum_mantissa[1047]_i_201_n_0\
    );
\sum_mantissa[1047]_i_202\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[674]\,
      I1 => \sum_mantissa_reg_n_0_[673]\,
      I2 => \sum_mantissa_reg_n_0_[672]\,
      O => \sum_mantissa[1047]_i_202_n_0\
    );
\sum_mantissa[1047]_i_203\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1019]\,
      I1 => \sum_mantissa_reg_n_0_[1018]\,
      I2 => \sum_mantissa_reg_n_0_[1017]\,
      O => \sum_mantissa[1047]_i_203_n_0\
    );
\sum_mantissa[1047]_i_204\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1016]\,
      I1 => \sum_mantissa_reg_n_0_[1015]\,
      I2 => \sum_mantissa_reg_n_0_[1014]\,
      O => \sum_mantissa[1047]_i_204_n_0\
    );
\sum_mantissa[1047]_i_205\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1013]\,
      I1 => \sum_mantissa_reg_n_0_[1012]\,
      I2 => \sum_mantissa_reg_n_0_[1011]\,
      O => \sum_mantissa[1047]_i_205_n_0\
    );
\sum_mantissa[1047]_i_206\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1010]\,
      I1 => \sum_mantissa_reg_n_0_[1009]\,
      I2 => \sum_mantissa_reg_n_0_[1008]\,
      O => \sum_mantissa[1047]_i_206_n_0\
    );
\sum_mantissa[1047]_i_208\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[971]\,
      I1 => \sum_mantissa_reg_n_0_[970]\,
      I2 => \sum_mantissa_reg_n_0_[969]\,
      O => \sum_mantissa[1047]_i_208_n_0\
    );
\sum_mantissa[1047]_i_209\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[968]\,
      I1 => \sum_mantissa_reg_n_0_[967]\,
      I2 => \sum_mantissa_reg_n_0_[966]\,
      O => \sum_mantissa[1047]_i_209_n_0\
    );
\sum_mantissa[1047]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1045]\,
      I3 => \mantissa_a_aux_reg_n_0_[1045]\,
      O => \sum_mantissa[1047]_i_21_n_0\
    );
\sum_mantissa[1047]_i_210\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[965]\,
      I1 => \sum_mantissa_reg_n_0_[964]\,
      I2 => \sum_mantissa_reg_n_0_[963]\,
      O => \sum_mantissa[1047]_i_210_n_0\
    );
\sum_mantissa[1047]_i_211\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[962]\,
      I1 => \sum_mantissa_reg_n_0_[961]\,
      I2 => \sum_mantissa_reg_n_0_[960]\,
      O => \sum_mantissa[1047]_i_211_n_0\
    );
\sum_mantissa[1047]_i_213\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[371]\,
      I1 => \sum_mantissa_reg_n_0_[370]\,
      I2 => \sum_mantissa_reg_n_0_[369]\,
      O => \sum_mantissa[1047]_i_213_n_0\
    );
\sum_mantissa[1047]_i_214\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[368]\,
      I1 => \sum_mantissa_reg_n_0_[367]\,
      I2 => \sum_mantissa_reg_n_0_[366]\,
      O => \sum_mantissa[1047]_i_214_n_0\
    );
\sum_mantissa[1047]_i_215\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[365]\,
      I1 => \sum_mantissa_reg_n_0_[364]\,
      I2 => \sum_mantissa_reg_n_0_[363]\,
      O => \sum_mantissa[1047]_i_215_n_0\
    );
\sum_mantissa[1047]_i_216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[362]\,
      I1 => \sum_mantissa_reg_n_0_[361]\,
      I2 => \sum_mantissa_reg_n_0_[360]\,
      O => \sum_mantissa[1047]_i_216_n_0\
    );
\sum_mantissa[1047]_i_218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[515]\,
      I1 => \sum_mantissa_reg_n_0_[514]\,
      I2 => \sum_mantissa_reg_n_0_[513]\,
      O => \sum_mantissa[1047]_i_218_n_0\
    );
\sum_mantissa[1047]_i_219\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[512]\,
      I1 => \sum_mantissa_reg_n_0_[511]\,
      I2 => \sum_mantissa_reg_n_0_[510]\,
      O => \sum_mantissa[1047]_i_219_n_0\
    );
\sum_mantissa[1047]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1044]\,
      I3 => \mantissa_a_aux_reg_n_0_[1044]\,
      O => \sum_mantissa[1047]_i_22_n_0\
    );
\sum_mantissa[1047]_i_220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[509]\,
      I1 => \sum_mantissa_reg_n_0_[508]\,
      I2 => \sum_mantissa_reg_n_0_[507]\,
      O => \sum_mantissa[1047]_i_220_n_0\
    );
\sum_mantissa[1047]_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[506]\,
      I1 => \sum_mantissa_reg_n_0_[505]\,
      I2 => \sum_mantissa_reg_n_0_[504]\,
      O => \sum_mantissa[1047]_i_221_n_0\
    );
\sum_mantissa[1047]_i_223\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[83]\,
      I1 => \sum_mantissa_reg_n_0_[82]\,
      I2 => \sum_mantissa_reg_n_0_[81]\,
      O => \sum_mantissa[1047]_i_223_n_0\
    );
\sum_mantissa[1047]_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[80]\,
      I1 => \sum_mantissa_reg_n_0_[79]\,
      I2 => \sum_mantissa_reg_n_0_[78]\,
      O => \sum_mantissa[1047]_i_224_n_0\
    );
\sum_mantissa[1047]_i_225\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[77]\,
      I1 => \sum_mantissa_reg_n_0_[76]\,
      I2 => \sum_mantissa_reg_n_0_[75]\,
      O => \sum_mantissa[1047]_i_225_n_0\
    );
\sum_mantissa[1047]_i_226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[74]\,
      I1 => \sum_mantissa_reg_n_0_[73]\,
      I2 => \sum_mantissa_reg_n_0_[72]\,
      O => \sum_mantissa[1047]_i_226_n_0\
    );
\sum_mantissa[1047]_i_228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[227]\,
      I1 => \sum_mantissa_reg_n_0_[226]\,
      I2 => \sum_mantissa_reg_n_0_[225]\,
      O => \sum_mantissa[1047]_i_228_n_0\
    );
\sum_mantissa[1047]_i_229\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[224]\,
      I1 => \sum_mantissa_reg_n_0_[223]\,
      I2 => \sum_mantissa_reg_n_0_[222]\,
      O => \sum_mantissa[1047]_i_229_n_0\
    );
\sum_mantissa[1047]_i_230\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[221]\,
      I1 => \sum_mantissa_reg_n_0_[220]\,
      I2 => \sum_mantissa_reg_n_0_[219]\,
      O => \sum_mantissa[1047]_i_230_n_0\
    );
\sum_mantissa[1047]_i_231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[218]\,
      I1 => \sum_mantissa_reg_n_0_[217]\,
      I2 => \sum_mantissa_reg_n_0_[216]\,
      O => \sum_mantissa[1047]_i_231_n_0\
    );
\sum_mantissa[1047]_i_233\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[815]\,
      I1 => \sum_mantissa_reg_n_0_[814]\,
      I2 => \sum_mantissa_reg_n_0_[813]\,
      O => \sum_mantissa[1047]_i_233_n_0\
    );
\sum_mantissa[1047]_i_234\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[812]\,
      I1 => \sum_mantissa_reg_n_0_[811]\,
      I2 => \sum_mantissa_reg_n_0_[810]\,
      O => \sum_mantissa[1047]_i_234_n_0\
    );
\sum_mantissa[1047]_i_235\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[809]\,
      I1 => \sum_mantissa_reg_n_0_[808]\,
      I2 => \sum_mantissa_reg_n_0_[807]\,
      O => \sum_mantissa[1047]_i_235_n_0\
    );
\sum_mantissa[1047]_i_236\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[806]\,
      I1 => \sum_mantissa_reg_n_0_[805]\,
      I2 => \sum_mantissa_reg_n_0_[804]\,
      O => \sum_mantissa[1047]_i_236_n_0\
    );
\sum_mantissa[1047]_i_238\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[671]\,
      I1 => \sum_mantissa_reg_n_0_[670]\,
      I2 => \sum_mantissa_reg_n_0_[669]\,
      O => \sum_mantissa[1047]_i_238_n_0\
    );
\sum_mantissa[1047]_i_239\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[668]\,
      I1 => \sum_mantissa_reg_n_0_[667]\,
      I2 => \sum_mantissa_reg_n_0_[666]\,
      O => \sum_mantissa[1047]_i_239_n_0\
    );
\sum_mantissa[1047]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[431]\,
      I1 => \sum_mantissa_reg_n_0_[430]\,
      I2 => \sum_mantissa_reg_n_0_[429]\,
      O => \sum_mantissa[1047]_i_24_n_0\
    );
\sum_mantissa[1047]_i_240\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[665]\,
      I1 => \sum_mantissa_reg_n_0_[664]\,
      I2 => \sum_mantissa_reg_n_0_[663]\,
      O => \sum_mantissa[1047]_i_240_n_0\
    );
\sum_mantissa[1047]_i_241\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[662]\,
      I1 => \sum_mantissa_reg_n_0_[661]\,
      I2 => \sum_mantissa_reg_n_0_[660]\,
      O => \sum_mantissa[1047]_i_241_n_0\
    );
\sum_mantissa[1047]_i_243\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[959]\,
      I1 => \sum_mantissa_reg_n_0_[958]\,
      I2 => \sum_mantissa_reg_n_0_[957]\,
      O => \sum_mantissa[1047]_i_243_n_0\
    );
\sum_mantissa[1047]_i_244\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[956]\,
      I1 => \sum_mantissa_reg_n_0_[955]\,
      I2 => \sum_mantissa_reg_n_0_[954]\,
      O => \sum_mantissa[1047]_i_244_n_0\
    );
\sum_mantissa[1047]_i_245\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[953]\,
      I1 => \sum_mantissa_reg_n_0_[952]\,
      I2 => \sum_mantissa_reg_n_0_[951]\,
      O => \sum_mantissa[1047]_i_245_n_0\
    );
\sum_mantissa[1047]_i_246\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[950]\,
      I1 => \sum_mantissa_reg_n_0_[949]\,
      I2 => \sum_mantissa_reg_n_0_[948]\,
      O => \sum_mantissa[1047]_i_246_n_0\
    );
\sum_mantissa[1047]_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[359]\,
      I1 => \sum_mantissa_reg_n_0_[358]\,
      I2 => \sum_mantissa_reg_n_0_[357]\,
      O => \sum_mantissa[1047]_i_248_n_0\
    );
\sum_mantissa[1047]_i_249\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[356]\,
      I1 => \sum_mantissa_reg_n_0_[355]\,
      I2 => \sum_mantissa_reg_n_0_[354]\,
      O => \sum_mantissa[1047]_i_249_n_0\
    );
\sum_mantissa[1047]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[428]\,
      I1 => \sum_mantissa_reg_n_0_[427]\,
      I2 => \sum_mantissa_reg_n_0_[426]\,
      O => \sum_mantissa[1047]_i_25_n_0\
    );
\sum_mantissa[1047]_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[353]\,
      I1 => \sum_mantissa_reg_n_0_[352]\,
      I2 => \sum_mantissa_reg_n_0_[351]\,
      O => \sum_mantissa[1047]_i_250_n_0\
    );
\sum_mantissa[1047]_i_251\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[350]\,
      I1 => \sum_mantissa_reg_n_0_[349]\,
      I2 => \sum_mantissa_reg_n_0_[348]\,
      O => \sum_mantissa[1047]_i_251_n_0\
    );
\sum_mantissa[1047]_i_253\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[503]\,
      I1 => \sum_mantissa_reg_n_0_[502]\,
      I2 => \sum_mantissa_reg_n_0_[501]\,
      O => \sum_mantissa[1047]_i_253_n_0\
    );
\sum_mantissa[1047]_i_254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[500]\,
      I1 => \sum_mantissa_reg_n_0_[499]\,
      I2 => \sum_mantissa_reg_n_0_[498]\,
      O => \sum_mantissa[1047]_i_254_n_0\
    );
\sum_mantissa[1047]_i_255\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[497]\,
      I1 => \sum_mantissa_reg_n_0_[496]\,
      I2 => \sum_mantissa_reg_n_0_[495]\,
      O => \sum_mantissa[1047]_i_255_n_0\
    );
\sum_mantissa[1047]_i_256\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[494]\,
      I1 => \sum_mantissa_reg_n_0_[493]\,
      I2 => \sum_mantissa_reg_n_0_[492]\,
      O => \sum_mantissa[1047]_i_256_n_0\
    );
\sum_mantissa[1047]_i_258\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[71]\,
      I1 => \sum_mantissa_reg_n_0_[70]\,
      I2 => \sum_mantissa_reg_n_0_[69]\,
      O => \sum_mantissa[1047]_i_258_n_0\
    );
\sum_mantissa[1047]_i_259\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[68]\,
      I1 => \sum_mantissa_reg_n_0_[67]\,
      I2 => \sum_mantissa_reg_n_0_[66]\,
      O => \sum_mantissa[1047]_i_259_n_0\
    );
\sum_mantissa[1047]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[425]\,
      I1 => \sum_mantissa_reg_n_0_[424]\,
      I2 => \sum_mantissa_reg_n_0_[423]\,
      O => \sum_mantissa[1047]_i_26_n_0\
    );
\sum_mantissa[1047]_i_260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[65]\,
      I1 => \sum_mantissa_reg_n_0_[64]\,
      I2 => \sum_mantissa_reg_n_0_[63]\,
      O => \sum_mantissa[1047]_i_260_n_0\
    );
\sum_mantissa[1047]_i_261\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[62]\,
      I1 => \sum_mantissa_reg_n_0_[61]\,
      I2 => \sum_mantissa_reg_n_0_[60]\,
      O => \sum_mantissa[1047]_i_261_n_0\
    );
\sum_mantissa[1047]_i_263\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[215]\,
      I1 => \sum_mantissa_reg_n_0_[214]\,
      I2 => \sum_mantissa_reg_n_0_[213]\,
      O => \sum_mantissa[1047]_i_263_n_0\
    );
\sum_mantissa[1047]_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[212]\,
      I1 => \sum_mantissa_reg_n_0_[211]\,
      I2 => \sum_mantissa_reg_n_0_[210]\,
      O => \sum_mantissa[1047]_i_264_n_0\
    );
\sum_mantissa[1047]_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[209]\,
      I1 => \sum_mantissa_reg_n_0_[208]\,
      I2 => \sum_mantissa_reg_n_0_[207]\,
      O => \sum_mantissa[1047]_i_265_n_0\
    );
\sum_mantissa[1047]_i_266\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[206]\,
      I1 => \sum_mantissa_reg_n_0_[205]\,
      I2 => \sum_mantissa_reg_n_0_[204]\,
      O => \sum_mantissa[1047]_i_266_n_0\
    );
\sum_mantissa[1047]_i_268\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[803]\,
      I1 => \sum_mantissa_reg_n_0_[802]\,
      I2 => \sum_mantissa_reg_n_0_[801]\,
      O => \sum_mantissa[1047]_i_268_n_0\
    );
\sum_mantissa[1047]_i_269\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[800]\,
      I1 => \sum_mantissa_reg_n_0_[799]\,
      I2 => \sum_mantissa_reg_n_0_[798]\,
      O => \sum_mantissa[1047]_i_269_n_0\
    );
\sum_mantissa[1047]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[422]\,
      I1 => \sum_mantissa_reg_n_0_[421]\,
      I2 => \sum_mantissa_reg_n_0_[420]\,
      O => \sum_mantissa[1047]_i_27_n_0\
    );
\sum_mantissa[1047]_i_270\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[797]\,
      I1 => \sum_mantissa_reg_n_0_[796]\,
      I2 => \sum_mantissa_reg_n_0_[795]\,
      O => \sum_mantissa[1047]_i_270_n_0\
    );
\sum_mantissa[1047]_i_271\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[794]\,
      I1 => \sum_mantissa_reg_n_0_[793]\,
      I2 => \sum_mantissa_reg_n_0_[792]\,
      O => \sum_mantissa[1047]_i_271_n_0\
    );
\sum_mantissa[1047]_i_273\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[659]\,
      I1 => \sum_mantissa_reg_n_0_[658]\,
      I2 => \sum_mantissa_reg_n_0_[657]\,
      O => \sum_mantissa[1047]_i_273_n_0\
    );
\sum_mantissa[1047]_i_274\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[656]\,
      I1 => \sum_mantissa_reg_n_0_[655]\,
      I2 => \sum_mantissa_reg_n_0_[654]\,
      O => \sum_mantissa[1047]_i_274_n_0\
    );
\sum_mantissa[1047]_i_275\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[653]\,
      I1 => \sum_mantissa_reg_n_0_[652]\,
      I2 => \sum_mantissa_reg_n_0_[651]\,
      O => \sum_mantissa[1047]_i_275_n_0\
    );
\sum_mantissa[1047]_i_276\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[650]\,
      I1 => \sum_mantissa_reg_n_0_[649]\,
      I2 => \sum_mantissa_reg_n_0_[648]\,
      O => \sum_mantissa[1047]_i_276_n_0\
    );
\sum_mantissa[1047]_i_278\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[947]\,
      I1 => \sum_mantissa_reg_n_0_[946]\,
      I2 => \sum_mantissa_reg_n_0_[945]\,
      O => \sum_mantissa[1047]_i_278_n_0\
    );
\sum_mantissa[1047]_i_279\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[944]\,
      I1 => \sum_mantissa_reg_n_0_[943]\,
      I2 => \sum_mantissa_reg_n_0_[942]\,
      O => \sum_mantissa[1047]_i_279_n_0\
    );
\sum_mantissa[1047]_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[941]\,
      I1 => \sum_mantissa_reg_n_0_[940]\,
      I2 => \sum_mantissa_reg_n_0_[939]\,
      O => \sum_mantissa[1047]_i_280_n_0\
    );
\sum_mantissa[1047]_i_281\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[938]\,
      I1 => \sum_mantissa_reg_n_0_[937]\,
      I2 => \sum_mantissa_reg_n_0_[936]\,
      O => \sum_mantissa[1047]_i_281_n_0\
    );
\sum_mantissa[1047]_i_283\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[347]\,
      I1 => \sum_mantissa_reg_n_0_[346]\,
      I2 => \sum_mantissa_reg_n_0_[345]\,
      O => \sum_mantissa[1047]_i_283_n_0\
    );
\sum_mantissa[1047]_i_284\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[344]\,
      I1 => \sum_mantissa_reg_n_0_[343]\,
      I2 => \sum_mantissa_reg_n_0_[342]\,
      O => \sum_mantissa[1047]_i_284_n_0\
    );
\sum_mantissa[1047]_i_285\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[341]\,
      I1 => \sum_mantissa_reg_n_0_[340]\,
      I2 => \sum_mantissa_reg_n_0_[339]\,
      O => \sum_mantissa[1047]_i_285_n_0\
    );
\sum_mantissa[1047]_i_286\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[338]\,
      I1 => \sum_mantissa_reg_n_0_[337]\,
      I2 => \sum_mantissa_reg_n_0_[336]\,
      O => \sum_mantissa[1047]_i_286_n_0\
    );
\sum_mantissa[1047]_i_288\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[491]\,
      I1 => \sum_mantissa_reg_n_0_[490]\,
      I2 => \sum_mantissa_reg_n_0_[489]\,
      O => \sum_mantissa[1047]_i_288_n_0\
    );
\sum_mantissa[1047]_i_289\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[488]\,
      I1 => \sum_mantissa_reg_n_0_[487]\,
      I2 => \sum_mantissa_reg_n_0_[486]\,
      O => \sum_mantissa[1047]_i_289_n_0\
    );
\sum_mantissa[1047]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[575]\,
      I1 => \sum_mantissa_reg_n_0_[574]\,
      I2 => \sum_mantissa_reg_n_0_[573]\,
      O => \sum_mantissa[1047]_i_29_n_0\
    );
\sum_mantissa[1047]_i_290\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[485]\,
      I1 => \sum_mantissa_reg_n_0_[484]\,
      I2 => \sum_mantissa_reg_n_0_[483]\,
      O => \sum_mantissa[1047]_i_290_n_0\
    );
\sum_mantissa[1047]_i_291\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[482]\,
      I1 => \sum_mantissa_reg_n_0_[481]\,
      I2 => \sum_mantissa_reg_n_0_[480]\,
      O => \sum_mantissa[1047]_i_291_n_0\
    );
\sum_mantissa[1047]_i_293\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[59]\,
      I1 => \sum_mantissa_reg_n_0_[58]\,
      I2 => \sum_mantissa_reg_n_0_[57]\,
      O => \sum_mantissa[1047]_i_293_n_0\
    );
\sum_mantissa[1047]_i_294\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[56]\,
      I1 => \sum_mantissa_reg_n_0_[55]\,
      I2 => \sum_mantissa_reg_n_0_[54]\,
      O => \sum_mantissa[1047]_i_294_n_0\
    );
\sum_mantissa[1047]_i_295\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[53]\,
      I1 => \sum_mantissa_reg_n_0_[52]\,
      I2 => \sum_mantissa_reg_n_0_[51]\,
      O => \sum_mantissa[1047]_i_295_n_0\
    );
\sum_mantissa[1047]_i_296\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[50]\,
      I1 => \sum_mantissa_reg_n_0_[49]\,
      I2 => \sum_mantissa_reg_n_0_[48]\,
      O => \sum_mantissa[1047]_i_296_n_0\
    );
\sum_mantissa[1047]_i_298\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[203]\,
      I1 => \sum_mantissa_reg_n_0_[202]\,
      I2 => \sum_mantissa_reg_n_0_[201]\,
      O => \sum_mantissa[1047]_i_298_n_0\
    );
\sum_mantissa[1047]_i_299\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[200]\,
      I1 => \sum_mantissa_reg_n_0_[199]\,
      I2 => \sum_mantissa_reg_n_0_[198]\,
      O => \sum_mantissa[1047]_i_299_n_0\
    );
\sum_mantissa[1047]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A808A8A8"
    )
        port map (
      I0 => current_state(1),
      I1 => \sum_mantissa[1047]_i_9_n_0\,
      I2 => current_state(0),
      I3 => \sum_mantissa_reg_n_0_[1047]\,
      I4 => p_0_in,
      I5 => \sum_exponent[7]_i_6_n_0\,
      O => \sum_mantissa[1047]_i_3_n_0\
    );
\sum_mantissa[1047]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[572]\,
      I1 => \sum_mantissa_reg_n_0_[571]\,
      I2 => \sum_mantissa_reg_n_0_[570]\,
      O => \sum_mantissa[1047]_i_30_n_0\
    );
\sum_mantissa[1047]_i_300\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[197]\,
      I1 => \sum_mantissa_reg_n_0_[196]\,
      I2 => \sum_mantissa_reg_n_0_[195]\,
      O => \sum_mantissa[1047]_i_300_n_0\
    );
\sum_mantissa[1047]_i_301\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[194]\,
      I1 => \sum_mantissa_reg_n_0_[193]\,
      I2 => \sum_mantissa_reg_n_0_[192]\,
      O => \sum_mantissa[1047]_i_301_n_0\
    );
\sum_mantissa[1047]_i_303\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[791]\,
      I1 => \sum_mantissa_reg_n_0_[790]\,
      I2 => \sum_mantissa_reg_n_0_[789]\,
      O => \sum_mantissa[1047]_i_303_n_0\
    );
\sum_mantissa[1047]_i_304\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[788]\,
      I1 => \sum_mantissa_reg_n_0_[787]\,
      I2 => \sum_mantissa_reg_n_0_[786]\,
      O => \sum_mantissa[1047]_i_304_n_0\
    );
\sum_mantissa[1047]_i_305\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[785]\,
      I1 => \sum_mantissa_reg_n_0_[784]\,
      I2 => \sum_mantissa_reg_n_0_[783]\,
      O => \sum_mantissa[1047]_i_305_n_0\
    );
\sum_mantissa[1047]_i_306\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[782]\,
      I1 => \sum_mantissa_reg_n_0_[781]\,
      I2 => \sum_mantissa_reg_n_0_[780]\,
      O => \sum_mantissa[1047]_i_306_n_0\
    );
\sum_mantissa[1047]_i_308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[647]\,
      I1 => \sum_mantissa_reg_n_0_[646]\,
      I2 => \sum_mantissa_reg_n_0_[645]\,
      O => \sum_mantissa[1047]_i_308_n_0\
    );
\sum_mantissa[1047]_i_309\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[644]\,
      I1 => \sum_mantissa_reg_n_0_[643]\,
      I2 => \sum_mantissa_reg_n_0_[642]\,
      O => \sum_mantissa[1047]_i_309_n_0\
    );
\sum_mantissa[1047]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[569]\,
      I1 => \sum_mantissa_reg_n_0_[568]\,
      I2 => \sum_mantissa_reg_n_0_[567]\,
      O => \sum_mantissa[1047]_i_31_n_0\
    );
\sum_mantissa[1047]_i_310\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[641]\,
      I1 => \sum_mantissa_reg_n_0_[640]\,
      I2 => \sum_mantissa_reg_n_0_[639]\,
      O => \sum_mantissa[1047]_i_310_n_0\
    );
\sum_mantissa[1047]_i_311\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[638]\,
      I1 => \sum_mantissa_reg_n_0_[637]\,
      I2 => \sum_mantissa_reg_n_0_[636]\,
      O => \sum_mantissa[1047]_i_311_n_0\
    );
\sum_mantissa[1047]_i_313\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[935]\,
      I1 => \sum_mantissa_reg_n_0_[934]\,
      I2 => \sum_mantissa_reg_n_0_[933]\,
      O => \sum_mantissa[1047]_i_313_n_0\
    );
\sum_mantissa[1047]_i_314\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[932]\,
      I1 => \sum_mantissa_reg_n_0_[931]\,
      I2 => \sum_mantissa_reg_n_0_[930]\,
      O => \sum_mantissa[1047]_i_314_n_0\
    );
\sum_mantissa[1047]_i_315\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[929]\,
      I1 => \sum_mantissa_reg_n_0_[928]\,
      I2 => \sum_mantissa_reg_n_0_[927]\,
      O => \sum_mantissa[1047]_i_315_n_0\
    );
\sum_mantissa[1047]_i_316\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[926]\,
      I1 => \sum_mantissa_reg_n_0_[925]\,
      I2 => \sum_mantissa_reg_n_0_[924]\,
      O => \sum_mantissa[1047]_i_316_n_0\
    );
\sum_mantissa[1047]_i_318\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[335]\,
      I1 => \sum_mantissa_reg_n_0_[334]\,
      I2 => \sum_mantissa_reg_n_0_[333]\,
      O => \sum_mantissa[1047]_i_318_n_0\
    );
\sum_mantissa[1047]_i_319\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[332]\,
      I1 => \sum_mantissa_reg_n_0_[331]\,
      I2 => \sum_mantissa_reg_n_0_[330]\,
      O => \sum_mantissa[1047]_i_319_n_0\
    );
\sum_mantissa[1047]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[566]\,
      I1 => \sum_mantissa_reg_n_0_[565]\,
      I2 => \sum_mantissa_reg_n_0_[564]\,
      O => \sum_mantissa[1047]_i_32_n_0\
    );
\sum_mantissa[1047]_i_320\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[329]\,
      I1 => \sum_mantissa_reg_n_0_[328]\,
      I2 => \sum_mantissa_reg_n_0_[327]\,
      O => \sum_mantissa[1047]_i_320_n_0\
    );
\sum_mantissa[1047]_i_321\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[326]\,
      I1 => \sum_mantissa_reg_n_0_[325]\,
      I2 => \sum_mantissa_reg_n_0_[324]\,
      O => \sum_mantissa[1047]_i_321_n_0\
    );
\sum_mantissa[1047]_i_323\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[479]\,
      I1 => \sum_mantissa_reg_n_0_[478]\,
      I2 => \sum_mantissa_reg_n_0_[477]\,
      O => \sum_mantissa[1047]_i_323_n_0\
    );
\sum_mantissa[1047]_i_324\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[476]\,
      I1 => \sum_mantissa_reg_n_0_[475]\,
      I2 => \sum_mantissa_reg_n_0_[474]\,
      O => \sum_mantissa[1047]_i_324_n_0\
    );
\sum_mantissa[1047]_i_325\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[473]\,
      I1 => \sum_mantissa_reg_n_0_[472]\,
      I2 => \sum_mantissa_reg_n_0_[471]\,
      O => \sum_mantissa[1047]_i_325_n_0\
    );
\sum_mantissa[1047]_i_326\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[470]\,
      I1 => \sum_mantissa_reg_n_0_[469]\,
      I2 => \sum_mantissa_reg_n_0_[468]\,
      O => \sum_mantissa[1047]_i_326_n_0\
    );
\sum_mantissa[1047]_i_328\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[47]\,
      I1 => \sum_mantissa_reg_n_0_[46]\,
      I2 => \sum_mantissa_reg_n_0_[45]\,
      O => \sum_mantissa[1047]_i_328_n_0\
    );
\sum_mantissa[1047]_i_329\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[44]\,
      I1 => \sum_mantissa_reg_n_0_[43]\,
      I2 => \sum_mantissa_reg_n_0_[42]\,
      O => \sum_mantissa[1047]_i_329_n_0\
    );
\sum_mantissa[1047]_i_330\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[41]\,
      I1 => \sum_mantissa_reg_n_0_[40]\,
      I2 => \sum_mantissa_reg_n_0_[39]\,
      O => \sum_mantissa[1047]_i_330_n_0\
    );
\sum_mantissa[1047]_i_331\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[38]\,
      I1 => \sum_mantissa_reg_n_0_[37]\,
      I2 => \sum_mantissa_reg_n_0_[36]\,
      O => \sum_mantissa[1047]_i_331_n_0\
    );
\sum_mantissa[1047]_i_333\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[191]\,
      I1 => \sum_mantissa_reg_n_0_[190]\,
      I2 => \sum_mantissa_reg_n_0_[189]\,
      O => \sum_mantissa[1047]_i_333_n_0\
    );
\sum_mantissa[1047]_i_334\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[188]\,
      I1 => \sum_mantissa_reg_n_0_[187]\,
      I2 => \sum_mantissa_reg_n_0_[186]\,
      O => \sum_mantissa[1047]_i_334_n_0\
    );
\sum_mantissa[1047]_i_335\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[185]\,
      I1 => \sum_mantissa_reg_n_0_[184]\,
      I2 => \sum_mantissa_reg_n_0_[183]\,
      O => \sum_mantissa[1047]_i_335_n_0\
    );
\sum_mantissa[1047]_i_336\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[182]\,
      I1 => \sum_mantissa_reg_n_0_[181]\,
      I2 => \sum_mantissa_reg_n_0_[180]\,
      O => \sum_mantissa[1047]_i_336_n_0\
    );
\sum_mantissa[1047]_i_338\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[779]\,
      I1 => \sum_mantissa_reg_n_0_[778]\,
      I2 => \sum_mantissa_reg_n_0_[777]\,
      O => \sum_mantissa[1047]_i_338_n_0\
    );
\sum_mantissa[1047]_i_339\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[776]\,
      I1 => \sum_mantissa_reg_n_0_[775]\,
      I2 => \sum_mantissa_reg_n_0_[774]\,
      O => \sum_mantissa[1047]_i_339_n_0\
    );
\sum_mantissa[1047]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[143]\,
      I1 => \sum_mantissa_reg_n_0_[142]\,
      I2 => \sum_mantissa_reg_n_0_[141]\,
      O => \sum_mantissa[1047]_i_34_n_0\
    );
\sum_mantissa[1047]_i_340\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[773]\,
      I1 => \sum_mantissa_reg_n_0_[772]\,
      I2 => \sum_mantissa_reg_n_0_[771]\,
      O => \sum_mantissa[1047]_i_340_n_0\
    );
\sum_mantissa[1047]_i_341\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[770]\,
      I1 => \sum_mantissa_reg_n_0_[769]\,
      I2 => \sum_mantissa_reg_n_0_[768]\,
      O => \sum_mantissa[1047]_i_341_n_0\
    );
\sum_mantissa[1047]_i_343\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[635]\,
      I1 => \sum_mantissa_reg_n_0_[634]\,
      I2 => \sum_mantissa_reg_n_0_[633]\,
      O => \sum_mantissa[1047]_i_343_n_0\
    );
\sum_mantissa[1047]_i_344\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[632]\,
      I1 => \sum_mantissa_reg_n_0_[631]\,
      I2 => \sum_mantissa_reg_n_0_[630]\,
      O => \sum_mantissa[1047]_i_344_n_0\
    );
\sum_mantissa[1047]_i_345\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[629]\,
      I1 => \sum_mantissa_reg_n_0_[628]\,
      I2 => \sum_mantissa_reg_n_0_[627]\,
      O => \sum_mantissa[1047]_i_345_n_0\
    );
\sum_mantissa[1047]_i_346\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[626]\,
      I1 => \sum_mantissa_reg_n_0_[625]\,
      I2 => \sum_mantissa_reg_n_0_[624]\,
      O => \sum_mantissa[1047]_i_346_n_0\
    );
\sum_mantissa[1047]_i_348\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[923]\,
      I1 => \sum_mantissa_reg_n_0_[922]\,
      I2 => \sum_mantissa_reg_n_0_[921]\,
      O => \sum_mantissa[1047]_i_348_n_0\
    );
\sum_mantissa[1047]_i_349\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[920]\,
      I1 => \sum_mantissa_reg_n_0_[919]\,
      I2 => \sum_mantissa_reg_n_0_[918]\,
      O => \sum_mantissa[1047]_i_349_n_0\
    );
\sum_mantissa[1047]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[140]\,
      I1 => \sum_mantissa_reg_n_0_[139]\,
      I2 => \sum_mantissa_reg_n_0_[138]\,
      O => \sum_mantissa[1047]_i_35_n_0\
    );
\sum_mantissa[1047]_i_350\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[917]\,
      I1 => \sum_mantissa_reg_n_0_[916]\,
      I2 => \sum_mantissa_reg_n_0_[915]\,
      O => \sum_mantissa[1047]_i_350_n_0\
    );
\sum_mantissa[1047]_i_351\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[914]\,
      I1 => \sum_mantissa_reg_n_0_[913]\,
      I2 => \sum_mantissa_reg_n_0_[912]\,
      O => \sum_mantissa[1047]_i_351_n_0\
    );
\sum_mantissa[1047]_i_353\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[323]\,
      I1 => \sum_mantissa_reg_n_0_[322]\,
      I2 => \sum_mantissa_reg_n_0_[321]\,
      O => \sum_mantissa[1047]_i_353_n_0\
    );
\sum_mantissa[1047]_i_354\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[320]\,
      I1 => \sum_mantissa_reg_n_0_[319]\,
      I2 => \sum_mantissa_reg_n_0_[318]\,
      O => \sum_mantissa[1047]_i_354_n_0\
    );
\sum_mantissa[1047]_i_355\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[317]\,
      I1 => \sum_mantissa_reg_n_0_[316]\,
      I2 => \sum_mantissa_reg_n_0_[315]\,
      O => \sum_mantissa[1047]_i_355_n_0\
    );
\sum_mantissa[1047]_i_356\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[314]\,
      I1 => \sum_mantissa_reg_n_0_[313]\,
      I2 => \sum_mantissa_reg_n_0_[312]\,
      O => \sum_mantissa[1047]_i_356_n_0\
    );
\sum_mantissa[1047]_i_358\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[467]\,
      I1 => \sum_mantissa_reg_n_0_[466]\,
      I2 => \sum_mantissa_reg_n_0_[465]\,
      O => \sum_mantissa[1047]_i_358_n_0\
    );
\sum_mantissa[1047]_i_359\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[464]\,
      I1 => \sum_mantissa_reg_n_0_[463]\,
      I2 => \sum_mantissa_reg_n_0_[462]\,
      O => \sum_mantissa[1047]_i_359_n_0\
    );
\sum_mantissa[1047]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[137]\,
      I1 => \sum_mantissa_reg_n_0_[136]\,
      I2 => \sum_mantissa_reg_n_0_[135]\,
      O => \sum_mantissa[1047]_i_36_n_0\
    );
\sum_mantissa[1047]_i_360\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[461]\,
      I1 => \sum_mantissa_reg_n_0_[460]\,
      I2 => \sum_mantissa_reg_n_0_[459]\,
      O => \sum_mantissa[1047]_i_360_n_0\
    );
\sum_mantissa[1047]_i_361\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[458]\,
      I1 => \sum_mantissa_reg_n_0_[457]\,
      I2 => \sum_mantissa_reg_n_0_[456]\,
      O => \sum_mantissa[1047]_i_361_n_0\
    );
\sum_mantissa[1047]_i_363\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[35]\,
      I1 => \sum_mantissa_reg_n_0_[34]\,
      I2 => \sum_mantissa_reg_n_0_[33]\,
      O => \sum_mantissa[1047]_i_363_n_0\
    );
\sum_mantissa[1047]_i_364\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[32]\,
      I1 => \sum_mantissa_reg_n_0_[31]\,
      I2 => \sum_mantissa_reg_n_0_[30]\,
      O => \sum_mantissa[1047]_i_364_n_0\
    );
\sum_mantissa[1047]_i_365\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[29]\,
      I1 => \sum_mantissa_reg_n_0_[28]\,
      I2 => \sum_mantissa_reg_n_0_[27]\,
      O => \sum_mantissa[1047]_i_365_n_0\
    );
\sum_mantissa[1047]_i_366\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[26]\,
      I1 => \sum_mantissa_reg_n_0_[25]\,
      I2 => \sum_mantissa_reg_n_0_[24]\,
      O => \sum_mantissa[1047]_i_366_n_0\
    );
\sum_mantissa[1047]_i_368\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[179]\,
      I1 => \sum_mantissa_reg_n_0_[178]\,
      I2 => \sum_mantissa_reg_n_0_[177]\,
      O => \sum_mantissa[1047]_i_368_n_0\
    );
\sum_mantissa[1047]_i_369\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[176]\,
      I1 => \sum_mantissa_reg_n_0_[175]\,
      I2 => \sum_mantissa_reg_n_0_[174]\,
      O => \sum_mantissa[1047]_i_369_n_0\
    );
\sum_mantissa[1047]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[134]\,
      I1 => \sum_mantissa_reg_n_0_[133]\,
      I2 => \sum_mantissa_reg_n_0_[132]\,
      O => \sum_mantissa[1047]_i_37_n_0\
    );
\sum_mantissa[1047]_i_370\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[173]\,
      I1 => \sum_mantissa_reg_n_0_[172]\,
      I2 => \sum_mantissa_reg_n_0_[171]\,
      O => \sum_mantissa[1047]_i_370_n_0\
    );
\sum_mantissa[1047]_i_371\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[170]\,
      I1 => \sum_mantissa_reg_n_0_[169]\,
      I2 => \sum_mantissa_reg_n_0_[168]\,
      O => \sum_mantissa[1047]_i_371_n_0\
    );
\sum_mantissa[1047]_i_373\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[767]\,
      I1 => \sum_mantissa_reg_n_0_[766]\,
      I2 => \sum_mantissa_reg_n_0_[765]\,
      O => \sum_mantissa[1047]_i_373_n_0\
    );
\sum_mantissa[1047]_i_374\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[764]\,
      I1 => \sum_mantissa_reg_n_0_[763]\,
      I2 => \sum_mantissa_reg_n_0_[762]\,
      O => \sum_mantissa[1047]_i_374_n_0\
    );
\sum_mantissa[1047]_i_375\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[761]\,
      I1 => \sum_mantissa_reg_n_0_[760]\,
      I2 => \sum_mantissa_reg_n_0_[759]\,
      O => \sum_mantissa[1047]_i_375_n_0\
    );
\sum_mantissa[1047]_i_376\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[758]\,
      I1 => \sum_mantissa_reg_n_0_[757]\,
      I2 => \sum_mantissa_reg_n_0_[756]\,
      O => \sum_mantissa[1047]_i_376_n_0\
    );
\sum_mantissa[1047]_i_378\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[623]\,
      I1 => \sum_mantissa_reg_n_0_[622]\,
      I2 => \sum_mantissa_reg_n_0_[621]\,
      O => \sum_mantissa[1047]_i_378_n_0\
    );
\sum_mantissa[1047]_i_379\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[620]\,
      I1 => \sum_mantissa_reg_n_0_[619]\,
      I2 => \sum_mantissa_reg_n_0_[618]\,
      O => \sum_mantissa[1047]_i_379_n_0\
    );
\sum_mantissa[1047]_i_380\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[617]\,
      I1 => \sum_mantissa_reg_n_0_[616]\,
      I2 => \sum_mantissa_reg_n_0_[615]\,
      O => \sum_mantissa[1047]_i_380_n_0\
    );
\sum_mantissa[1047]_i_381\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[614]\,
      I1 => \sum_mantissa_reg_n_0_[613]\,
      I2 => \sum_mantissa_reg_n_0_[612]\,
      O => \sum_mantissa[1047]_i_381_n_0\
    );
\sum_mantissa[1047]_i_383\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[911]\,
      I1 => \sum_mantissa_reg_n_0_[910]\,
      I2 => \sum_mantissa_reg_n_0_[909]\,
      O => \sum_mantissa[1047]_i_383_n_0\
    );
\sum_mantissa[1047]_i_384\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[908]\,
      I1 => \sum_mantissa_reg_n_0_[907]\,
      I2 => \sum_mantissa_reg_n_0_[906]\,
      O => \sum_mantissa[1047]_i_384_n_0\
    );
\sum_mantissa[1047]_i_385\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[905]\,
      I1 => \sum_mantissa_reg_n_0_[904]\,
      I2 => \sum_mantissa_reg_n_0_[903]\,
      O => \sum_mantissa[1047]_i_385_n_0\
    );
\sum_mantissa[1047]_i_386\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[902]\,
      I1 => \sum_mantissa_reg_n_0_[901]\,
      I2 => \sum_mantissa_reg_n_0_[900]\,
      O => \sum_mantissa[1047]_i_386_n_0\
    );
\sum_mantissa[1047]_i_388\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[311]\,
      I1 => \sum_mantissa_reg_n_0_[310]\,
      I2 => \sum_mantissa_reg_n_0_[309]\,
      O => \sum_mantissa[1047]_i_388_n_0\
    );
\sum_mantissa[1047]_i_389\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[308]\,
      I1 => \sum_mantissa_reg_n_0_[307]\,
      I2 => \sum_mantissa_reg_n_0_[306]\,
      O => \sum_mantissa[1047]_i_389_n_0\
    );
\sum_mantissa[1047]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[287]\,
      I1 => \sum_mantissa_reg_n_0_[286]\,
      I2 => \sum_mantissa_reg_n_0_[285]\,
      O => \sum_mantissa[1047]_i_39_n_0\
    );
\sum_mantissa[1047]_i_390\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[305]\,
      I1 => \sum_mantissa_reg_n_0_[304]\,
      I2 => \sum_mantissa_reg_n_0_[303]\,
      O => \sum_mantissa[1047]_i_390_n_0\
    );
\sum_mantissa[1047]_i_391\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[302]\,
      I1 => \sum_mantissa_reg_n_0_[301]\,
      I2 => \sum_mantissa_reg_n_0_[300]\,
      O => \sum_mantissa[1047]_i_391_n_0\
    );
\sum_mantissa[1047]_i_393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[455]\,
      I1 => \sum_mantissa_reg_n_0_[454]\,
      I2 => \sum_mantissa_reg_n_0_[453]\,
      O => \sum_mantissa[1047]_i_393_n_0\
    );
\sum_mantissa[1047]_i_394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[452]\,
      I1 => \sum_mantissa_reg_n_0_[451]\,
      I2 => \sum_mantissa_reg_n_0_[450]\,
      O => \sum_mantissa[1047]_i_394_n_0\
    );
\sum_mantissa[1047]_i_395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[449]\,
      I1 => \sum_mantissa_reg_n_0_[448]\,
      I2 => \sum_mantissa_reg_n_0_[447]\,
      O => \sum_mantissa[1047]_i_395_n_0\
    );
\sum_mantissa[1047]_i_396\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[446]\,
      I1 => \sum_mantissa_reg_n_0_[445]\,
      I2 => \sum_mantissa_reg_n_0_[444]\,
      O => \sum_mantissa[1047]_i_396_n_0\
    );
\sum_mantissa[1047]_i_398\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[23]\,
      I1 => \sum_mantissa_reg_n_0_[22]\,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      O => \sum_mantissa[1047]_i_398_n_0\
    );
\sum_mantissa[1047]_i_399\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => \sum_mantissa_reg_n_0_[19]\,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      O => \sum_mantissa[1047]_i_399_n_0\
    );
\sum_mantissa[1047]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE000E0"
    )
        port map (
      I0 => L,
      I1 => \sum_mantissa_reg_n_0_[1023]\,
      I2 => \mantissa_a_aux_reg_n_0_[1022]\,
      I3 => current_state(0),
      I4 => \sum_mantissa_reg_n_0_[1047]\,
      I5 => current_state(1),
      O => \sum_mantissa[1047]_i_4_n_0\
    );
\sum_mantissa[1047]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[284]\,
      I1 => \sum_mantissa_reg_n_0_[283]\,
      I2 => \sum_mantissa_reg_n_0_[282]\,
      O => \sum_mantissa[1047]_i_40_n_0\
    );
\sum_mantissa[1047]_i_400\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => \sum_mantissa_reg_n_0_[16]\,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      O => \sum_mantissa[1047]_i_400_n_0\
    );
\sum_mantissa[1047]_i_401\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa_reg_n_0_[13]\,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      O => \sum_mantissa[1047]_i_401_n_0\
    );
\sum_mantissa[1047]_i_403\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[167]\,
      I1 => \sum_mantissa_reg_n_0_[166]\,
      I2 => \sum_mantissa_reg_n_0_[165]\,
      O => \sum_mantissa[1047]_i_403_n_0\
    );
\sum_mantissa[1047]_i_404\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[164]\,
      I1 => \sum_mantissa_reg_n_0_[163]\,
      I2 => \sum_mantissa_reg_n_0_[162]\,
      O => \sum_mantissa[1047]_i_404_n_0\
    );
\sum_mantissa[1047]_i_405\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[161]\,
      I1 => \sum_mantissa_reg_n_0_[160]\,
      I2 => \sum_mantissa_reg_n_0_[159]\,
      O => \sum_mantissa[1047]_i_405_n_0\
    );
\sum_mantissa[1047]_i_406\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[158]\,
      I1 => \sum_mantissa_reg_n_0_[157]\,
      I2 => \sum_mantissa_reg_n_0_[156]\,
      O => \sum_mantissa[1047]_i_406_n_0\
    );
\sum_mantissa[1047]_i_408\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[755]\,
      I1 => \sum_mantissa_reg_n_0_[754]\,
      I2 => \sum_mantissa_reg_n_0_[753]\,
      O => \sum_mantissa[1047]_i_408_n_0\
    );
\sum_mantissa[1047]_i_409\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[752]\,
      I1 => \sum_mantissa_reg_n_0_[751]\,
      I2 => \sum_mantissa_reg_n_0_[750]\,
      O => \sum_mantissa[1047]_i_409_n_0\
    );
\sum_mantissa[1047]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[281]\,
      I1 => \sum_mantissa_reg_n_0_[280]\,
      I2 => \sum_mantissa_reg_n_0_[279]\,
      O => \sum_mantissa[1047]_i_41_n_0\
    );
\sum_mantissa[1047]_i_410\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[749]\,
      I1 => \sum_mantissa_reg_n_0_[748]\,
      I2 => \sum_mantissa_reg_n_0_[747]\,
      O => \sum_mantissa[1047]_i_410_n_0\
    );
\sum_mantissa[1047]_i_411\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[746]\,
      I1 => \sum_mantissa_reg_n_0_[745]\,
      I2 => \sum_mantissa_reg_n_0_[744]\,
      O => \sum_mantissa[1047]_i_411_n_0\
    );
\sum_mantissa[1047]_i_413\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[611]\,
      I1 => \sum_mantissa_reg_n_0_[610]\,
      I2 => \sum_mantissa_reg_n_0_[609]\,
      O => \sum_mantissa[1047]_i_413_n_0\
    );
\sum_mantissa[1047]_i_414\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[608]\,
      I1 => \sum_mantissa_reg_n_0_[607]\,
      I2 => \sum_mantissa_reg_n_0_[606]\,
      O => \sum_mantissa[1047]_i_414_n_0\
    );
\sum_mantissa[1047]_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[605]\,
      I1 => \sum_mantissa_reg_n_0_[604]\,
      I2 => \sum_mantissa_reg_n_0_[603]\,
      O => \sum_mantissa[1047]_i_415_n_0\
    );
\sum_mantissa[1047]_i_416\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[602]\,
      I1 => \sum_mantissa_reg_n_0_[601]\,
      I2 => \sum_mantissa_reg_n_0_[600]\,
      O => \sum_mantissa[1047]_i_416_n_0\
    );
\sum_mantissa[1047]_i_418\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[899]\,
      I1 => \sum_mantissa_reg_n_0_[898]\,
      I2 => \sum_mantissa_reg_n_0_[897]\,
      O => \sum_mantissa[1047]_i_418_n_0\
    );
\sum_mantissa[1047]_i_419\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[896]\,
      I1 => \sum_mantissa_reg_n_0_[895]\,
      I2 => \sum_mantissa_reg_n_0_[894]\,
      O => \sum_mantissa[1047]_i_419_n_0\
    );
\sum_mantissa[1047]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[278]\,
      I1 => \sum_mantissa_reg_n_0_[277]\,
      I2 => \sum_mantissa_reg_n_0_[276]\,
      O => \sum_mantissa[1047]_i_42_n_0\
    );
\sum_mantissa[1047]_i_420\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[893]\,
      I1 => \sum_mantissa_reg_n_0_[892]\,
      I2 => \sum_mantissa_reg_n_0_[891]\,
      O => \sum_mantissa[1047]_i_420_n_0\
    );
\sum_mantissa[1047]_i_421\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[890]\,
      I1 => \sum_mantissa_reg_n_0_[889]\,
      I2 => \sum_mantissa_reg_n_0_[888]\,
      O => \sum_mantissa[1047]_i_421_n_0\
    );
\sum_mantissa[1047]_i_422\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[299]\,
      I1 => \sum_mantissa_reg_n_0_[298]\,
      I2 => \sum_mantissa_reg_n_0_[297]\,
      O => \sum_mantissa[1047]_i_422_n_0\
    );
\sum_mantissa[1047]_i_423\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[296]\,
      I1 => \sum_mantissa_reg_n_0_[295]\,
      I2 => \sum_mantissa_reg_n_0_[294]\,
      O => \sum_mantissa[1047]_i_423_n_0\
    );
\sum_mantissa[1047]_i_424\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[293]\,
      I1 => \sum_mantissa_reg_n_0_[292]\,
      I2 => \sum_mantissa_reg_n_0_[291]\,
      O => \sum_mantissa[1047]_i_424_n_0\
    );
\sum_mantissa[1047]_i_425\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[290]\,
      I1 => \sum_mantissa_reg_n_0_[289]\,
      I2 => \sum_mantissa_reg_n_0_[288]\,
      O => \sum_mantissa[1047]_i_425_n_0\
    );
\sum_mantissa[1047]_i_426\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[443]\,
      I1 => \sum_mantissa_reg_n_0_[442]\,
      I2 => \sum_mantissa_reg_n_0_[441]\,
      O => \sum_mantissa[1047]_i_426_n_0\
    );
\sum_mantissa[1047]_i_427\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[440]\,
      I1 => \sum_mantissa_reg_n_0_[439]\,
      I2 => \sum_mantissa_reg_n_0_[438]\,
      O => \sum_mantissa[1047]_i_427_n_0\
    );
\sum_mantissa[1047]_i_428\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[437]\,
      I1 => \sum_mantissa_reg_n_0_[436]\,
      I2 => \sum_mantissa_reg_n_0_[435]\,
      O => \sum_mantissa[1047]_i_428_n_0\
    );
\sum_mantissa[1047]_i_429\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[434]\,
      I1 => \sum_mantissa_reg_n_0_[433]\,
      I2 => \sum_mantissa_reg_n_0_[432]\,
      O => \sum_mantissa[1047]_i_429_n_0\
    );
\sum_mantissa[1047]_i_430\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => \sum_mantissa_reg_n_0_[10]\,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      O => \sum_mantissa[1047]_i_430_n_0\
    );
\sum_mantissa[1047]_i_431\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => \sum_mantissa_reg_n_0_[7]\,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      O => \sum_mantissa[1047]_i_431_n_0\
    );
\sum_mantissa[1047]_i_432\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => \sum_mantissa_reg_n_0_[4]\,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      O => \sum_mantissa[1047]_i_432_n_0\
    );
\sum_mantissa[1047]_i_433\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => \sum_mantissa_reg_n_0_[1]\,
      I2 => \sum_mantissa_reg_n_0_[0]\,
      O => \sum_mantissa[1047]_i_433_n_0\
    );
\sum_mantissa[1047]_i_434\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[155]\,
      I1 => \sum_mantissa_reg_n_0_[154]\,
      I2 => \sum_mantissa_reg_n_0_[153]\,
      O => \sum_mantissa[1047]_i_434_n_0\
    );
\sum_mantissa[1047]_i_435\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[152]\,
      I1 => \sum_mantissa_reg_n_0_[151]\,
      I2 => \sum_mantissa_reg_n_0_[150]\,
      O => \sum_mantissa[1047]_i_435_n_0\
    );
\sum_mantissa[1047]_i_436\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[149]\,
      I1 => \sum_mantissa_reg_n_0_[148]\,
      I2 => \sum_mantissa_reg_n_0_[147]\,
      O => \sum_mantissa[1047]_i_436_n_0\
    );
\sum_mantissa[1047]_i_437\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[146]\,
      I1 => \sum_mantissa_reg_n_0_[145]\,
      I2 => \sum_mantissa_reg_n_0_[144]\,
      O => \sum_mantissa[1047]_i_437_n_0\
    );
\sum_mantissa[1047]_i_439\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[743]\,
      I1 => \sum_mantissa_reg_n_0_[742]\,
      I2 => \sum_mantissa_reg_n_0_[741]\,
      O => \sum_mantissa[1047]_i_439_n_0\
    );
\sum_mantissa[1047]_i_440\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[740]\,
      I1 => \sum_mantissa_reg_n_0_[739]\,
      I2 => \sum_mantissa_reg_n_0_[738]\,
      O => \sum_mantissa[1047]_i_440_n_0\
    );
\sum_mantissa[1047]_i_441\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[737]\,
      I1 => \sum_mantissa_reg_n_0_[736]\,
      I2 => \sum_mantissa_reg_n_0_[735]\,
      O => \sum_mantissa[1047]_i_441_n_0\
    );
\sum_mantissa[1047]_i_442\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[734]\,
      I1 => \sum_mantissa_reg_n_0_[733]\,
      I2 => \sum_mantissa_reg_n_0_[732]\,
      O => \sum_mantissa[1047]_i_442_n_0\
    );
\sum_mantissa[1047]_i_444\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[599]\,
      I1 => \sum_mantissa_reg_n_0_[598]\,
      I2 => \sum_mantissa_reg_n_0_[597]\,
      O => \sum_mantissa[1047]_i_444_n_0\
    );
\sum_mantissa[1047]_i_445\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[596]\,
      I1 => \sum_mantissa_reg_n_0_[595]\,
      I2 => \sum_mantissa_reg_n_0_[594]\,
      O => \sum_mantissa[1047]_i_445_n_0\
    );
\sum_mantissa[1047]_i_446\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[593]\,
      I1 => \sum_mantissa_reg_n_0_[592]\,
      I2 => \sum_mantissa_reg_n_0_[591]\,
      O => \sum_mantissa[1047]_i_446_n_0\
    );
\sum_mantissa[1047]_i_447\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[590]\,
      I1 => \sum_mantissa_reg_n_0_[589]\,
      I2 => \sum_mantissa_reg_n_0_[588]\,
      O => \sum_mantissa[1047]_i_447_n_0\
    );
\sum_mantissa[1047]_i_449\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[887]\,
      I1 => \sum_mantissa_reg_n_0_[886]\,
      I2 => \sum_mantissa_reg_n_0_[885]\,
      O => \sum_mantissa[1047]_i_449_n_0\
    );
\sum_mantissa[1047]_i_450\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[884]\,
      I1 => \sum_mantissa_reg_n_0_[883]\,
      I2 => \sum_mantissa_reg_n_0_[882]\,
      O => \sum_mantissa[1047]_i_450_n_0\
    );
\sum_mantissa[1047]_i_451\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[881]\,
      I1 => \sum_mantissa_reg_n_0_[880]\,
      I2 => \sum_mantissa_reg_n_0_[879]\,
      O => \sum_mantissa[1047]_i_451_n_0\
    );
\sum_mantissa[1047]_i_452\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[878]\,
      I1 => \sum_mantissa_reg_n_0_[877]\,
      I2 => \sum_mantissa_reg_n_0_[876]\,
      O => \sum_mantissa[1047]_i_452_n_0\
    );
\sum_mantissa[1047]_i_453\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[731]\,
      I1 => \sum_mantissa_reg_n_0_[730]\,
      I2 => \sum_mantissa_reg_n_0_[729]\,
      O => \sum_mantissa[1047]_i_453_n_0\
    );
\sum_mantissa[1047]_i_454\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[728]\,
      I1 => \sum_mantissa_reg_n_0_[727]\,
      I2 => \sum_mantissa_reg_n_0_[726]\,
      O => \sum_mantissa[1047]_i_454_n_0\
    );
\sum_mantissa[1047]_i_455\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[725]\,
      I1 => \sum_mantissa_reg_n_0_[724]\,
      I2 => \sum_mantissa_reg_n_0_[723]\,
      O => \sum_mantissa[1047]_i_455_n_0\
    );
\sum_mantissa[1047]_i_456\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[722]\,
      I1 => \sum_mantissa_reg_n_0_[721]\,
      I2 => \sum_mantissa_reg_n_0_[720]\,
      O => \sum_mantissa[1047]_i_456_n_0\
    );
\sum_mantissa[1047]_i_457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[587]\,
      I1 => \sum_mantissa_reg_n_0_[586]\,
      I2 => \sum_mantissa_reg_n_0_[585]\,
      O => \sum_mantissa[1047]_i_457_n_0\
    );
\sum_mantissa[1047]_i_458\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[584]\,
      I1 => \sum_mantissa_reg_n_0_[583]\,
      I2 => \sum_mantissa_reg_n_0_[582]\,
      O => \sum_mantissa[1047]_i_458_n_0\
    );
\sum_mantissa[1047]_i_459\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[581]\,
      I1 => \sum_mantissa_reg_n_0_[580]\,
      I2 => \sum_mantissa_reg_n_0_[579]\,
      O => \sum_mantissa[1047]_i_459_n_0\
    );
\sum_mantissa[1047]_i_460\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[578]\,
      I1 => \sum_mantissa_reg_n_0_[577]\,
      I2 => \sum_mantissa_reg_n_0_[576]\,
      O => \sum_mantissa[1047]_i_460_n_0\
    );
\sum_mantissa[1047]_i_461\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[875]\,
      I1 => \sum_mantissa_reg_n_0_[874]\,
      I2 => \sum_mantissa_reg_n_0_[873]\,
      O => \sum_mantissa[1047]_i_461_n_0\
    );
\sum_mantissa[1047]_i_462\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[872]\,
      I1 => \sum_mantissa_reg_n_0_[871]\,
      I2 => \sum_mantissa_reg_n_0_[870]\,
      O => \sum_mantissa[1047]_i_462_n_0\
    );
\sum_mantissa[1047]_i_463\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[869]\,
      I1 => \sum_mantissa_reg_n_0_[868]\,
      I2 => \sum_mantissa_reg_n_0_[867]\,
      O => \sum_mantissa[1047]_i_463_n_0\
    );
\sum_mantissa[1047]_i_464\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[866]\,
      I1 => \sum_mantissa_reg_n_0_[865]\,
      I2 => \sum_mantissa_reg_n_0_[864]\,
      O => \sum_mantissa[1047]_i_464_n_0\
    );
\sum_mantissa[1047]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1043]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1043]\,
      O => p_1_out(1043)
    );
\sum_mantissa[1047]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1042]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1042]\,
      O => p_1_out(1042)
    );
\sum_mantissa[1047]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1041]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1041]\,
      O => p_1_out(1041)
    );
\sum_mantissa[1047]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1040]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[1040]\,
      O => p_1_out(1040)
    );
\sum_mantissa[1047]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1043]\,
      I3 => \mantissa_a_aux_reg_n_0_[1043]\,
      O => \sum_mantissa[1047]_i_51_n_0\
    );
\sum_mantissa[1047]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1042]\,
      I3 => \mantissa_a_aux_reg_n_0_[1042]\,
      O => \sum_mantissa[1047]_i_52_n_0\
    );
\sum_mantissa[1047]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1041]\,
      I3 => \mantissa_a_aux_reg_n_0_[1041]\,
      O => \sum_mantissa[1047]_i_53_n_0\
    );
\sum_mantissa[1047]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[1040]\,
      I3 => \mantissa_a_aux_reg_n_0_[1040]\,
      O => \sum_mantissa[1047]_i_54_n_0\
    );
\sum_mantissa[1047]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[419]\,
      I1 => \sum_mantissa_reg_n_0_[418]\,
      I2 => \sum_mantissa_reg_n_0_[417]\,
      O => \sum_mantissa[1047]_i_56_n_0\
    );
\sum_mantissa[1047]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[416]\,
      I1 => \sum_mantissa_reg_n_0_[415]\,
      I2 => \sum_mantissa_reg_n_0_[414]\,
      O => \sum_mantissa[1047]_i_57_n_0\
    );
\sum_mantissa[1047]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[413]\,
      I1 => \sum_mantissa_reg_n_0_[412]\,
      I2 => \sum_mantissa_reg_n_0_[411]\,
      O => \sum_mantissa[1047]_i_58_n_0\
    );
\sum_mantissa[1047]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[410]\,
      I1 => \sum_mantissa_reg_n_0_[409]\,
      I2 => \sum_mantissa_reg_n_0_[408]\,
      O => \sum_mantissa[1047]_i_59_n_0\
    );
\sum_mantissa[1047]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1047]\,
      I1 => p_0_in,
      O => \sum_mantissa[1047]_i_6_n_0\
    );
\sum_mantissa[1047]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[563]\,
      I1 => \sum_mantissa_reg_n_0_[562]\,
      I2 => \sum_mantissa_reg_n_0_[561]\,
      O => \sum_mantissa[1047]_i_61_n_0\
    );
\sum_mantissa[1047]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[560]\,
      I1 => \sum_mantissa_reg_n_0_[559]\,
      I2 => \sum_mantissa_reg_n_0_[558]\,
      O => \sum_mantissa[1047]_i_62_n_0\
    );
\sum_mantissa[1047]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[557]\,
      I1 => \sum_mantissa_reg_n_0_[556]\,
      I2 => \sum_mantissa_reg_n_0_[555]\,
      O => \sum_mantissa[1047]_i_63_n_0\
    );
\sum_mantissa[1047]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[554]\,
      I1 => \sum_mantissa_reg_n_0_[553]\,
      I2 => \sum_mantissa_reg_n_0_[552]\,
      O => \sum_mantissa[1047]_i_64_n_0\
    );
\sum_mantissa[1047]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[131]\,
      I1 => \sum_mantissa_reg_n_0_[130]\,
      I2 => \sum_mantissa_reg_n_0_[129]\,
      O => \sum_mantissa[1047]_i_66_n_0\
    );
\sum_mantissa[1047]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[128]\,
      I1 => \sum_mantissa_reg_n_0_[127]\,
      I2 => \sum_mantissa_reg_n_0_[126]\,
      O => \sum_mantissa[1047]_i_67_n_0\
    );
\sum_mantissa[1047]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[125]\,
      I1 => \sum_mantissa_reg_n_0_[124]\,
      I2 => \sum_mantissa_reg_n_0_[123]\,
      O => \sum_mantissa[1047]_i_68_n_0\
    );
\sum_mantissa[1047]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[122]\,
      I1 => \sum_mantissa_reg_n_0_[121]\,
      I2 => \sum_mantissa_reg_n_0_[120]\,
      O => \sum_mantissa[1047]_i_69_n_0\
    );
\sum_mantissa[1047]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[1047]_i_7_n_0\
    );
\sum_mantissa[1047]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[275]\,
      I1 => \sum_mantissa_reg_n_0_[274]\,
      I2 => \sum_mantissa_reg_n_0_[273]\,
      O => \sum_mantissa[1047]_i_71_n_0\
    );
\sum_mantissa[1047]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[272]\,
      I1 => \sum_mantissa_reg_n_0_[271]\,
      I2 => \sum_mantissa_reg_n_0_[270]\,
      O => \sum_mantissa[1047]_i_72_n_0\
    );
\sum_mantissa[1047]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[269]\,
      I1 => \sum_mantissa_reg_n_0_[268]\,
      I2 => \sum_mantissa_reg_n_0_[267]\,
      O => \sum_mantissa[1047]_i_73_n_0\
    );
\sum_mantissa[1047]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[266]\,
      I1 => \sum_mantissa_reg_n_0_[265]\,
      I2 => \sum_mantissa_reg_n_0_[264]\,
      O => \sum_mantissa[1047]_i_74_n_0\
    );
\sum_mantissa[1047]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[863]\,
      I1 => \sum_mantissa_reg_n_0_[862]\,
      I2 => \sum_mantissa_reg_n_0_[861]\,
      O => \sum_mantissa[1047]_i_76_n_0\
    );
\sum_mantissa[1047]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[860]\,
      I1 => \sum_mantissa_reg_n_0_[859]\,
      I2 => \sum_mantissa_reg_n_0_[858]\,
      O => \sum_mantissa[1047]_i_77_n_0\
    );
\sum_mantissa[1047]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[857]\,
      I1 => \sum_mantissa_reg_n_0_[856]\,
      I2 => \sum_mantissa_reg_n_0_[855]\,
      O => \sum_mantissa[1047]_i_78_n_0\
    );
\sum_mantissa[1047]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[854]\,
      I1 => \sum_mantissa_reg_n_0_[853]\,
      I2 => \sum_mantissa_reg_n_0_[852]\,
      O => \sum_mantissa[1047]_i_79_n_0\
    );
\sum_mantissa[1047]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[719]\,
      I1 => \sum_mantissa_reg_n_0_[718]\,
      I2 => \sum_mantissa_reg_n_0_[717]\,
      O => \sum_mantissa[1047]_i_81_n_0\
    );
\sum_mantissa[1047]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[716]\,
      I1 => \sum_mantissa_reg_n_0_[715]\,
      I2 => \sum_mantissa_reg_n_0_[714]\,
      O => \sum_mantissa[1047]_i_82_n_0\
    );
\sum_mantissa[1047]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[713]\,
      I1 => \sum_mantissa_reg_n_0_[712]\,
      I2 => \sum_mantissa_reg_n_0_[711]\,
      O => \sum_mantissa[1047]_i_83_n_0\
    );
\sum_mantissa[1047]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[710]\,
      I1 => \sum_mantissa_reg_n_0_[709]\,
      I2 => \sum_mantissa_reg_n_0_[708]\,
      O => \sum_mantissa[1047]_i_84_n_0\
    );
\sum_mantissa[1047]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1047]\,
      O => \sum_mantissa[1047]_i_86_n_0\
    );
\sum_mantissa[1047]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in,
      I1 => \sum_mantissa_reg_n_0_[1045]\,
      I2 => \sum_mantissa_reg_n_0_[1044]\,
      O => \sum_mantissa[1047]_i_87_n_0\
    );
\sum_mantissa[1047]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1007]\,
      I1 => \sum_mantissa_reg_n_0_[1006]\,
      I2 => \sum_mantissa_reg_n_0_[1005]\,
      O => \sum_mantissa[1047]_i_89_n_0\
    );
\sum_mantissa[1047]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
        port map (
      I0 => sign_b,
      I1 => sign_a_reg_n_0,
      I2 => sum_sign_reg_i_5_n_0,
      I3 => sum_sign_reg_i_4_n_0,
      O => \sum_mantissa[1047]_i_9_n_0\
    );
\sum_mantissa[1047]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1004]\,
      I1 => \sum_mantissa_reg_n_0_[1003]\,
      I2 => \sum_mantissa_reg_n_0_[1002]\,
      O => \sum_mantissa[1047]_i_90_n_0\
    );
\sum_mantissa[1047]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1001]\,
      I1 => \sum_mantissa_reg_n_0_[1000]\,
      I2 => \sum_mantissa_reg_n_0_[999]\,
      O => \sum_mantissa[1047]_i_91_n_0\
    );
\sum_mantissa[1047]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[998]\,
      I1 => \sum_mantissa_reg_n_0_[997]\,
      I2 => \sum_mantissa_reg_n_0_[996]\,
      O => \sum_mantissa[1047]_i_92_n_0\
    );
\sum_mantissa[1047]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[407]\,
      I1 => \sum_mantissa_reg_n_0_[406]\,
      I2 => \sum_mantissa_reg_n_0_[405]\,
      O => \sum_mantissa[1047]_i_94_n_0\
    );
\sum_mantissa[1047]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[404]\,
      I1 => \sum_mantissa_reg_n_0_[403]\,
      I2 => \sum_mantissa_reg_n_0_[402]\,
      O => \sum_mantissa[1047]_i_95_n_0\
    );
\sum_mantissa[1047]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[401]\,
      I1 => \sum_mantissa_reg_n_0_[400]\,
      I2 => \sum_mantissa_reg_n_0_[399]\,
      O => \sum_mantissa[1047]_i_96_n_0\
    );
\sum_mantissa[1047]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[398]\,
      I1 => \sum_mantissa_reg_n_0_[397]\,
      I2 => \sum_mantissa_reg_n_0_[396]\,
      O => \sum_mantissa[1047]_i_97_n_0\
    );
\sum_mantissa[1047]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[551]\,
      I1 => \sum_mantissa_reg_n_0_[550]\,
      I2 => \sum_mantissa_reg_n_0_[549]\,
      O => \sum_mantissa[1047]_i_99_n_0\
    );
\sum_mantissa[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[105]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[104]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[104]_i_2_n_0\,
      O => sum_mantissa(104)
    );
\sum_mantissa[104]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[103]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[105]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[107]_i_3_n_7\,
      O => \sum_mantissa[104]_i_2_n_0\
    );
\sum_mantissa[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[106]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[105]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[105]_i_2_n_0\,
      O => sum_mantissa(105)
    );
\sum_mantissa[105]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[104]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[106]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[107]_i_3_n_6\,
      O => \sum_mantissa[105]_i_2_n_0\
    );
\sum_mantissa[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[107]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[106]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[106]_i_2_n_0\,
      O => sum_mantissa(106)
    );
\sum_mantissa[106]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[105]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[107]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[107]_i_3_n_5\,
      O => \sum_mantissa[106]_i_2_n_0\
    );
\sum_mantissa[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[108]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[107]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[107]_i_2_n_0\,
      O => sum_mantissa(107)
    );
\sum_mantissa[107]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[106]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[108]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[107]_i_3_n_4\,
      O => \sum_mantissa[107]_i_2_n_0\
    );
\sum_mantissa[107]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[107]_i_4_n_0\
    );
\sum_mantissa[107]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[107]_i_5_n_0\
    );
\sum_mantissa[107]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[107]_i_6_n_0\
    );
\sum_mantissa[107]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[107]_i_7_n_0\
    );
\sum_mantissa[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[109]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[108]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[108]_i_2_n_0\,
      O => sum_mantissa(108)
    );
\sum_mantissa[108]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[107]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[109]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[111]_i_3_n_7\,
      O => \sum_mantissa[108]_i_2_n_0\
    );
\sum_mantissa[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[110]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[109]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[109]_i_2_n_0\,
      O => sum_mantissa(109)
    );
\sum_mantissa[109]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[108]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[110]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[111]_i_3_n_6\,
      O => \sum_mantissa[109]_i_2_n_0\
    );
\sum_mantissa[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[10]_i_2_n_0\,
      O => sum_mantissa(10)
    );
\sum_mantissa[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[11]_i_3_n_5\,
      O => \sum_mantissa[10]_i_2_n_0\
    );
\sum_mantissa[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[111]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[110]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[110]_i_2_n_0\,
      O => sum_mantissa(110)
    );
\sum_mantissa[110]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[109]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[111]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[111]_i_3_n_5\,
      O => \sum_mantissa[110]_i_2_n_0\
    );
\sum_mantissa[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[112]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[111]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[111]_i_2_n_0\,
      O => sum_mantissa(111)
    );
\sum_mantissa[111]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[110]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[112]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[111]_i_3_n_4\,
      O => \sum_mantissa[111]_i_2_n_0\
    );
\sum_mantissa[111]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[111]_i_4_n_0\
    );
\sum_mantissa[111]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[111]_i_5_n_0\
    );
\sum_mantissa[111]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[111]_i_6_n_0\
    );
\sum_mantissa[111]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[111]_i_7_n_0\
    );
\sum_mantissa[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[113]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[112]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[112]_i_2_n_0\,
      O => sum_mantissa(112)
    );
\sum_mantissa[112]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[111]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[113]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[115]_i_3_n_7\,
      O => \sum_mantissa[112]_i_2_n_0\
    );
\sum_mantissa[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[114]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[113]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[113]_i_2_n_0\,
      O => sum_mantissa(113)
    );
\sum_mantissa[113]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[112]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[114]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[115]_i_3_n_6\,
      O => \sum_mantissa[113]_i_2_n_0\
    );
\sum_mantissa[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[115]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[114]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[114]_i_2_n_0\,
      O => sum_mantissa(114)
    );
\sum_mantissa[114]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[113]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[115]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[115]_i_3_n_5\,
      O => \sum_mantissa[114]_i_2_n_0\
    );
\sum_mantissa[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[116]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[115]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[115]_i_2_n_0\,
      O => sum_mantissa(115)
    );
\sum_mantissa[115]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[114]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[116]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[115]_i_3_n_4\,
      O => \sum_mantissa[115]_i_2_n_0\
    );
\sum_mantissa[115]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[115]_i_4_n_0\
    );
\sum_mantissa[115]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[115]_i_5_n_0\
    );
\sum_mantissa[115]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[115]_i_6_n_0\
    );
\sum_mantissa[115]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[115]_i_7_n_0\
    );
\sum_mantissa[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[117]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[116]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[116]_i_2_n_0\,
      O => sum_mantissa(116)
    );
\sum_mantissa[116]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[115]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[117]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[119]_i_3_n_7\,
      O => \sum_mantissa[116]_i_2_n_0\
    );
\sum_mantissa[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[118]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[117]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[117]_i_2_n_0\,
      O => sum_mantissa(117)
    );
\sum_mantissa[117]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[116]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[118]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[119]_i_3_n_6\,
      O => \sum_mantissa[117]_i_2_n_0\
    );
\sum_mantissa[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[119]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[118]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[118]_i_2_n_0\,
      O => sum_mantissa(118)
    );
\sum_mantissa[118]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[117]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[119]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[119]_i_3_n_5\,
      O => \sum_mantissa[118]_i_2_n_0\
    );
\sum_mantissa[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[120]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[119]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[119]_i_2_n_0\,
      O => sum_mantissa(119)
    );
\sum_mantissa[119]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[118]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[120]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[119]_i_3_n_4\,
      O => \sum_mantissa[119]_i_2_n_0\
    );
\sum_mantissa[119]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[119]_i_4_n_0\
    );
\sum_mantissa[119]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[119]_i_5_n_0\
    );
\sum_mantissa[119]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[119]_i_6_n_0\
    );
\sum_mantissa[119]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[119]_i_7_n_0\
    );
\sum_mantissa[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[11]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[11]_i_2_n_0\,
      O => sum_mantissa(11)
    );
\sum_mantissa[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => \sum_mantissa[1047]_i_7_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[11]_i_3_n_4\,
      O => \sum_mantissa[11]_i_2_n_0\
    );
\sum_mantissa[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[11]_i_4_n_0\
    );
\sum_mantissa[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[11]_i_5_n_0\
    );
\sum_mantissa[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[11]_i_6_n_0\
    );
\sum_mantissa[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[11]_i_7_n_0\
    );
\sum_mantissa[120]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[121]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[120]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[120]_i_2_n_0\,
      O => sum_mantissa(120)
    );
\sum_mantissa[120]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[119]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[121]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[123]_i_3_n_7\,
      O => \sum_mantissa[120]_i_2_n_0\
    );
\sum_mantissa[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[122]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[121]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[121]_i_2_n_0\,
      O => sum_mantissa(121)
    );
\sum_mantissa[121]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[120]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[122]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[123]_i_3_n_6\,
      O => \sum_mantissa[121]_i_2_n_0\
    );
\sum_mantissa[122]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[123]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[122]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[122]_i_2_n_0\,
      O => sum_mantissa(122)
    );
\sum_mantissa[122]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[121]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[123]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[123]_i_3_n_5\,
      O => \sum_mantissa[122]_i_2_n_0\
    );
\sum_mantissa[123]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[124]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[123]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[123]_i_2_n_0\,
      O => sum_mantissa(123)
    );
\sum_mantissa[123]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[122]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[124]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[123]_i_3_n_4\,
      O => \sum_mantissa[123]_i_2_n_0\
    );
\sum_mantissa[123]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[123]_i_4_n_0\
    );
\sum_mantissa[123]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[123]_i_5_n_0\
    );
\sum_mantissa[123]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[123]_i_6_n_0\
    );
\sum_mantissa[123]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[123]_i_7_n_0\
    );
\sum_mantissa[124]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[125]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[124]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[124]_i_2_n_0\,
      O => sum_mantissa(124)
    );
\sum_mantissa[124]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[123]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[125]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[127]_i_3_n_7\,
      O => \sum_mantissa[124]_i_2_n_0\
    );
\sum_mantissa[125]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[126]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[125]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[125]_i_2_n_0\,
      O => sum_mantissa(125)
    );
\sum_mantissa[125]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[124]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[126]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[127]_i_3_n_6\,
      O => \sum_mantissa[125]_i_2_n_0\
    );
\sum_mantissa[126]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[127]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[126]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[126]_i_2_n_0\,
      O => sum_mantissa(126)
    );
\sum_mantissa[126]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[125]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[127]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[127]_i_3_n_5\,
      O => \sum_mantissa[126]_i_2_n_0\
    );
\sum_mantissa[127]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[128]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[127]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[127]_i_2_n_0\,
      O => sum_mantissa(127)
    );
\sum_mantissa[127]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[126]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[128]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[127]_i_3_n_4\,
      O => \sum_mantissa[127]_i_2_n_0\
    );
\sum_mantissa[127]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[127]_i_4_n_0\
    );
\sum_mantissa[127]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[127]_i_5_n_0\
    );
\sum_mantissa[127]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[127]_i_6_n_0\
    );
\sum_mantissa[127]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[127]_i_7_n_0\
    );
\sum_mantissa[128]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[129]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[128]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[128]_i_2_n_0\,
      O => sum_mantissa(128)
    );
\sum_mantissa[128]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[127]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[129]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[131]_i_3_n_7\,
      O => \sum_mantissa[128]_i_2_n_0\
    );
\sum_mantissa[129]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[130]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[129]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[129]_i_2_n_0\,
      O => sum_mantissa(129)
    );
\sum_mantissa[129]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[128]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[130]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[131]_i_3_n_6\,
      O => \sum_mantissa[129]_i_2_n_0\
    );
\sum_mantissa[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[12]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[12]_i_2_n_0\,
      O => sum_mantissa(12)
    );
\sum_mantissa[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[11]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[15]_i_3_n_7\,
      O => \sum_mantissa[12]_i_2_n_0\
    );
\sum_mantissa[130]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[131]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[130]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[130]_i_2_n_0\,
      O => sum_mantissa(130)
    );
\sum_mantissa[130]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[129]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[131]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[131]_i_3_n_5\,
      O => \sum_mantissa[130]_i_2_n_0\
    );
\sum_mantissa[131]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[132]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[131]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[131]_i_2_n_0\,
      O => sum_mantissa(131)
    );
\sum_mantissa[131]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[130]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[132]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[131]_i_3_n_4\,
      O => \sum_mantissa[131]_i_2_n_0\
    );
\sum_mantissa[131]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[131]_i_4_n_0\
    );
\sum_mantissa[131]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[131]_i_5_n_0\
    );
\sum_mantissa[131]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[131]_i_6_n_0\
    );
\sum_mantissa[131]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[131]_i_7_n_0\
    );
\sum_mantissa[132]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[133]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[132]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[132]_i_2_n_0\,
      O => sum_mantissa(132)
    );
\sum_mantissa[132]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[131]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[133]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[135]_i_3_n_7\,
      O => \sum_mantissa[132]_i_2_n_0\
    );
\sum_mantissa[133]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[134]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[133]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[133]_i_2_n_0\,
      O => sum_mantissa(133)
    );
\sum_mantissa[133]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[132]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[134]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[135]_i_3_n_6\,
      O => \sum_mantissa[133]_i_2_n_0\
    );
\sum_mantissa[134]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[135]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[134]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[134]_i_2_n_0\,
      O => sum_mantissa(134)
    );
\sum_mantissa[134]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[133]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[135]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[135]_i_3_n_5\,
      O => \sum_mantissa[134]_i_2_n_0\
    );
\sum_mantissa[135]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[136]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[135]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[135]_i_2_n_0\,
      O => sum_mantissa(135)
    );
\sum_mantissa[135]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[134]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[136]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[135]_i_3_n_4\,
      O => \sum_mantissa[135]_i_2_n_0\
    );
\sum_mantissa[135]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[135]_i_4_n_0\
    );
\sum_mantissa[135]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[135]_i_5_n_0\
    );
\sum_mantissa[135]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[135]_i_6_n_0\
    );
\sum_mantissa[135]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[135]_i_7_n_0\
    );
\sum_mantissa[136]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[137]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[136]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[136]_i_2_n_0\,
      O => sum_mantissa(136)
    );
\sum_mantissa[136]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[135]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[137]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[139]_i_3_n_7\,
      O => \sum_mantissa[136]_i_2_n_0\
    );
\sum_mantissa[137]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[138]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[137]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[137]_i_2_n_0\,
      O => sum_mantissa(137)
    );
\sum_mantissa[137]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[136]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[138]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[139]_i_3_n_6\,
      O => \sum_mantissa[137]_i_2_n_0\
    );
\sum_mantissa[138]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[139]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[138]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[138]_i_2_n_0\,
      O => sum_mantissa(138)
    );
\sum_mantissa[138]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[137]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[139]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[139]_i_3_n_5\,
      O => \sum_mantissa[138]_i_2_n_0\
    );
\sum_mantissa[139]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[140]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[139]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[139]_i_2_n_0\,
      O => sum_mantissa(139)
    );
\sum_mantissa[139]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[138]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[140]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[139]_i_3_n_4\,
      O => \sum_mantissa[139]_i_2_n_0\
    );
\sum_mantissa[139]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[139]_i_4_n_0\
    );
\sum_mantissa[139]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[139]_i_5_n_0\
    );
\sum_mantissa[139]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[139]_i_6_n_0\
    );
\sum_mantissa[139]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[139]_i_7_n_0\
    );
\sum_mantissa[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[13]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[13]_i_2_n_0\,
      O => sum_mantissa(13)
    );
\sum_mantissa[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[12]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[15]_i_3_n_6\,
      O => \sum_mantissa[13]_i_2_n_0\
    );
\sum_mantissa[140]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[141]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[140]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[140]_i_2_n_0\,
      O => sum_mantissa(140)
    );
\sum_mantissa[140]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[139]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[141]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[143]_i_3_n_7\,
      O => \sum_mantissa[140]_i_2_n_0\
    );
\sum_mantissa[141]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[142]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[141]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[141]_i_2_n_0\,
      O => sum_mantissa(141)
    );
\sum_mantissa[141]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[140]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[142]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[143]_i_3_n_6\,
      O => \sum_mantissa[141]_i_2_n_0\
    );
\sum_mantissa[142]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[143]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[142]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[142]_i_2_n_0\,
      O => sum_mantissa(142)
    );
\sum_mantissa[142]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[141]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[143]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[143]_i_3_n_5\,
      O => \sum_mantissa[142]_i_2_n_0\
    );
\sum_mantissa[143]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[144]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[143]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[143]_i_2_n_0\,
      O => sum_mantissa(143)
    );
\sum_mantissa[143]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[142]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[144]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[143]_i_3_n_4\,
      O => \sum_mantissa[143]_i_2_n_0\
    );
\sum_mantissa[143]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[143]_i_4_n_0\
    );
\sum_mantissa[143]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[143]_i_5_n_0\
    );
\sum_mantissa[143]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[143]_i_6_n_0\
    );
\sum_mantissa[143]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[143]_i_7_n_0\
    );
\sum_mantissa[144]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[145]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[144]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[144]_i_2_n_0\,
      O => sum_mantissa(144)
    );
\sum_mantissa[144]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[143]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[145]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[147]_i_3_n_7\,
      O => \sum_mantissa[144]_i_2_n_0\
    );
\sum_mantissa[145]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[146]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[145]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[145]_i_2_n_0\,
      O => sum_mantissa(145)
    );
\sum_mantissa[145]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[144]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[146]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[147]_i_3_n_6\,
      O => \sum_mantissa[145]_i_2_n_0\
    );
\sum_mantissa[146]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[147]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[146]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[146]_i_2_n_0\,
      O => sum_mantissa(146)
    );
\sum_mantissa[146]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[145]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[147]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[147]_i_3_n_5\,
      O => \sum_mantissa[146]_i_2_n_0\
    );
\sum_mantissa[147]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[148]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[147]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[147]_i_2_n_0\,
      O => sum_mantissa(147)
    );
\sum_mantissa[147]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[146]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[148]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[147]_i_3_n_4\,
      O => \sum_mantissa[147]_i_2_n_0\
    );
\sum_mantissa[147]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[147]_i_4_n_0\
    );
\sum_mantissa[147]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[147]_i_5_n_0\
    );
\sum_mantissa[147]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[147]_i_6_n_0\
    );
\sum_mantissa[147]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[147]_i_7_n_0\
    );
\sum_mantissa[148]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[149]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[148]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[148]_i_2_n_0\,
      O => sum_mantissa(148)
    );
\sum_mantissa[148]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[147]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[149]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[151]_i_3_n_7\,
      O => \sum_mantissa[148]_i_2_n_0\
    );
\sum_mantissa[149]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[150]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[149]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[149]_i_2_n_0\,
      O => sum_mantissa(149)
    );
\sum_mantissa[149]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[148]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[150]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[151]_i_3_n_6\,
      O => \sum_mantissa[149]_i_2_n_0\
    );
\sum_mantissa[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[14]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[14]_i_2_n_0\,
      O => sum_mantissa(14)
    );
\sum_mantissa[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[13]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[15]_i_3_n_5\,
      O => \sum_mantissa[14]_i_2_n_0\
    );
\sum_mantissa[150]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[151]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[150]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[150]_i_2_n_0\,
      O => sum_mantissa(150)
    );
\sum_mantissa[150]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[149]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[151]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[151]_i_3_n_5\,
      O => \sum_mantissa[150]_i_2_n_0\
    );
\sum_mantissa[151]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[152]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[151]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[151]_i_2_n_0\,
      O => sum_mantissa(151)
    );
\sum_mantissa[151]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[150]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[152]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[151]_i_3_n_4\,
      O => \sum_mantissa[151]_i_2_n_0\
    );
\sum_mantissa[151]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[151]_i_4_n_0\
    );
\sum_mantissa[151]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[151]_i_5_n_0\
    );
\sum_mantissa[151]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[151]_i_6_n_0\
    );
\sum_mantissa[151]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[151]_i_7_n_0\
    );
\sum_mantissa[152]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[153]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[152]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[152]_i_2_n_0\,
      O => sum_mantissa(152)
    );
\sum_mantissa[152]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[151]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[153]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[155]_i_3_n_7\,
      O => \sum_mantissa[152]_i_2_n_0\
    );
\sum_mantissa[153]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[154]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[153]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[153]_i_2_n_0\,
      O => sum_mantissa(153)
    );
\sum_mantissa[153]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[152]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[154]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[155]_i_3_n_6\,
      O => \sum_mantissa[153]_i_2_n_0\
    );
\sum_mantissa[154]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[155]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[154]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[154]_i_2_n_0\,
      O => sum_mantissa(154)
    );
\sum_mantissa[154]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[153]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[155]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[155]_i_3_n_5\,
      O => \sum_mantissa[154]_i_2_n_0\
    );
\sum_mantissa[155]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[156]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[155]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[155]_i_2_n_0\,
      O => sum_mantissa(155)
    );
\sum_mantissa[155]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[154]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[156]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[155]_i_3_n_4\,
      O => \sum_mantissa[155]_i_2_n_0\
    );
\sum_mantissa[155]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[155]_i_4_n_0\
    );
\sum_mantissa[155]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[155]_i_5_n_0\
    );
\sum_mantissa[155]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[155]_i_6_n_0\
    );
\sum_mantissa[155]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[155]_i_7_n_0\
    );
\sum_mantissa[156]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[157]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[156]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[156]_i_2_n_0\,
      O => sum_mantissa(156)
    );
\sum_mantissa[156]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[155]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[157]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[159]_i_3_n_7\,
      O => \sum_mantissa[156]_i_2_n_0\
    );
\sum_mantissa[157]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[158]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[157]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[157]_i_2_n_0\,
      O => sum_mantissa(157)
    );
\sum_mantissa[157]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[156]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[158]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[159]_i_3_n_6\,
      O => \sum_mantissa[157]_i_2_n_0\
    );
\sum_mantissa[158]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[159]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[158]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[158]_i_2_n_0\,
      O => sum_mantissa(158)
    );
\sum_mantissa[158]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[157]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[159]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[159]_i_3_n_5\,
      O => \sum_mantissa[158]_i_2_n_0\
    );
\sum_mantissa[159]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[160]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[159]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[159]_i_2_n_0\,
      O => sum_mantissa(159)
    );
\sum_mantissa[159]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[158]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[160]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[159]_i_3_n_4\,
      O => \sum_mantissa[159]_i_2_n_0\
    );
\sum_mantissa[159]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[159]_i_4_n_0\
    );
\sum_mantissa[159]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[159]_i_5_n_0\
    );
\sum_mantissa[159]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[159]_i_6_n_0\
    );
\sum_mantissa[159]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[159]_i_7_n_0\
    );
\sum_mantissa[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[15]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[15]_i_2_n_0\,
      O => sum_mantissa(15)
    );
\sum_mantissa[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[14]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[15]_i_3_n_4\,
      O => \sum_mantissa[15]_i_2_n_0\
    );
\sum_mantissa[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[15]_i_4_n_0\
    );
\sum_mantissa[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[15]_i_5_n_0\
    );
\sum_mantissa[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[15]_i_6_n_0\
    );
\sum_mantissa[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[15]_i_7_n_0\
    );
\sum_mantissa[160]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[161]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[160]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[160]_i_2_n_0\,
      O => sum_mantissa(160)
    );
\sum_mantissa[160]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[159]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[161]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[163]_i_3_n_7\,
      O => \sum_mantissa[160]_i_2_n_0\
    );
\sum_mantissa[161]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[162]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[161]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[161]_i_2_n_0\,
      O => sum_mantissa(161)
    );
\sum_mantissa[161]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[160]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[162]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[163]_i_3_n_6\,
      O => \sum_mantissa[161]_i_2_n_0\
    );
\sum_mantissa[162]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[163]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[162]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[162]_i_2_n_0\,
      O => sum_mantissa(162)
    );
\sum_mantissa[162]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[161]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[163]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[163]_i_3_n_5\,
      O => \sum_mantissa[162]_i_2_n_0\
    );
\sum_mantissa[163]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[164]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[163]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[163]_i_2_n_0\,
      O => sum_mantissa(163)
    );
\sum_mantissa[163]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[162]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[164]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[163]_i_3_n_4\,
      O => \sum_mantissa[163]_i_2_n_0\
    );
\sum_mantissa[163]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[163]_i_4_n_0\
    );
\sum_mantissa[163]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[163]_i_5_n_0\
    );
\sum_mantissa[163]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[163]_i_6_n_0\
    );
\sum_mantissa[163]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[163]_i_7_n_0\
    );
\sum_mantissa[164]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[165]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[164]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[164]_i_2_n_0\,
      O => sum_mantissa(164)
    );
\sum_mantissa[164]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[163]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[165]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[167]_i_3_n_7\,
      O => \sum_mantissa[164]_i_2_n_0\
    );
\sum_mantissa[165]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[166]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[165]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[165]_i_2_n_0\,
      O => sum_mantissa(165)
    );
\sum_mantissa[165]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[164]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[166]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[167]_i_3_n_6\,
      O => \sum_mantissa[165]_i_2_n_0\
    );
\sum_mantissa[166]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[167]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[166]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[166]_i_2_n_0\,
      O => sum_mantissa(166)
    );
\sum_mantissa[166]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[165]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[167]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[167]_i_3_n_5\,
      O => \sum_mantissa[166]_i_2_n_0\
    );
\sum_mantissa[167]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[168]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[167]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[167]_i_2_n_0\,
      O => sum_mantissa(167)
    );
\sum_mantissa[167]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[166]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[168]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[167]_i_3_n_4\,
      O => \sum_mantissa[167]_i_2_n_0\
    );
\sum_mantissa[167]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[167]_i_4_n_0\
    );
\sum_mantissa[167]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[167]_i_5_n_0\
    );
\sum_mantissa[167]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[167]_i_6_n_0\
    );
\sum_mantissa[167]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[167]_i_7_n_0\
    );
\sum_mantissa[168]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[169]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[168]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[168]_i_2_n_0\,
      O => sum_mantissa(168)
    );
\sum_mantissa[168]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[167]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[169]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[171]_i_3_n_7\,
      O => \sum_mantissa[168]_i_2_n_0\
    );
\sum_mantissa[169]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[170]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[169]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[169]_i_2_n_0\,
      O => sum_mantissa(169)
    );
\sum_mantissa[169]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[168]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[170]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[171]_i_3_n_6\,
      O => \sum_mantissa[169]_i_2_n_0\
    );
\sum_mantissa[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[16]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[16]_i_2_n_0\,
      O => sum_mantissa(16)
    );
\sum_mantissa[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[15]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[19]_i_3_n_7\,
      O => \sum_mantissa[16]_i_2_n_0\
    );
\sum_mantissa[170]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[171]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[170]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[170]_i_2_n_0\,
      O => sum_mantissa(170)
    );
\sum_mantissa[170]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[169]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[171]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[171]_i_3_n_5\,
      O => \sum_mantissa[170]_i_2_n_0\
    );
\sum_mantissa[171]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[172]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[171]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[171]_i_2_n_0\,
      O => sum_mantissa(171)
    );
\sum_mantissa[171]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[170]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[172]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[171]_i_3_n_4\,
      O => \sum_mantissa[171]_i_2_n_0\
    );
\sum_mantissa[171]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[171]_i_4_n_0\
    );
\sum_mantissa[171]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[171]_i_5_n_0\
    );
\sum_mantissa[171]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[171]_i_6_n_0\
    );
\sum_mantissa[171]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[171]_i_7_n_0\
    );
\sum_mantissa[172]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[173]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[172]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[172]_i_2_n_0\,
      O => sum_mantissa(172)
    );
\sum_mantissa[172]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[171]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[173]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[175]_i_3_n_7\,
      O => \sum_mantissa[172]_i_2_n_0\
    );
\sum_mantissa[173]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[174]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[173]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[173]_i_2_n_0\,
      O => sum_mantissa(173)
    );
\sum_mantissa[173]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[172]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[174]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[175]_i_3_n_6\,
      O => \sum_mantissa[173]_i_2_n_0\
    );
\sum_mantissa[174]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[175]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[174]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[174]_i_2_n_0\,
      O => sum_mantissa(174)
    );
\sum_mantissa[174]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[173]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[175]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[175]_i_3_n_5\,
      O => \sum_mantissa[174]_i_2_n_0\
    );
\sum_mantissa[175]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[176]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[175]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[175]_i_2_n_0\,
      O => sum_mantissa(175)
    );
\sum_mantissa[175]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[174]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[176]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[175]_i_3_n_4\,
      O => \sum_mantissa[175]_i_2_n_0\
    );
\sum_mantissa[175]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[175]_i_4_n_0\
    );
\sum_mantissa[175]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[175]_i_5_n_0\
    );
\sum_mantissa[175]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[175]_i_6_n_0\
    );
\sum_mantissa[175]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[175]_i_7_n_0\
    );
\sum_mantissa[176]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[177]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[176]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[176]_i_2_n_0\,
      O => sum_mantissa(176)
    );
\sum_mantissa[176]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[175]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[177]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[179]_i_3_n_7\,
      O => \sum_mantissa[176]_i_2_n_0\
    );
\sum_mantissa[177]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[178]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[177]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[177]_i_2_n_0\,
      O => sum_mantissa(177)
    );
\sum_mantissa[177]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[176]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[178]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[179]_i_3_n_6\,
      O => \sum_mantissa[177]_i_2_n_0\
    );
\sum_mantissa[178]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[179]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[178]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[178]_i_2_n_0\,
      O => sum_mantissa(178)
    );
\sum_mantissa[178]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[177]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[179]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[179]_i_3_n_5\,
      O => \sum_mantissa[178]_i_2_n_0\
    );
\sum_mantissa[179]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[180]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[179]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[179]_i_2_n_0\,
      O => sum_mantissa(179)
    );
\sum_mantissa[179]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[178]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[180]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[179]_i_3_n_4\,
      O => \sum_mantissa[179]_i_2_n_0\
    );
\sum_mantissa[179]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[179]_i_4_n_0\
    );
\sum_mantissa[179]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[179]_i_5_n_0\
    );
\sum_mantissa[179]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[179]_i_6_n_0\
    );
\sum_mantissa[179]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[179]_i_7_n_0\
    );
\sum_mantissa[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[17]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[17]_i_2_n_0\,
      O => sum_mantissa(17)
    );
\sum_mantissa[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[16]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[19]_i_3_n_6\,
      O => \sum_mantissa[17]_i_2_n_0\
    );
\sum_mantissa[180]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[181]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[180]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[180]_i_2_n_0\,
      O => sum_mantissa(180)
    );
\sum_mantissa[180]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[179]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[181]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[183]_i_3_n_7\,
      O => \sum_mantissa[180]_i_2_n_0\
    );
\sum_mantissa[181]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[182]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[181]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[181]_i_2_n_0\,
      O => sum_mantissa(181)
    );
\sum_mantissa[181]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[180]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[182]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[183]_i_3_n_6\,
      O => \sum_mantissa[181]_i_2_n_0\
    );
\sum_mantissa[182]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[183]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[182]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[182]_i_2_n_0\,
      O => sum_mantissa(182)
    );
\sum_mantissa[182]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[181]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[183]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[183]_i_3_n_5\,
      O => \sum_mantissa[182]_i_2_n_0\
    );
\sum_mantissa[183]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[184]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[183]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[183]_i_2_n_0\,
      O => sum_mantissa(183)
    );
\sum_mantissa[183]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[182]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[184]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[183]_i_3_n_4\,
      O => \sum_mantissa[183]_i_2_n_0\
    );
\sum_mantissa[183]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[183]_i_4_n_0\
    );
\sum_mantissa[183]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[183]_i_5_n_0\
    );
\sum_mantissa[183]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[183]_i_6_n_0\
    );
\sum_mantissa[183]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[183]_i_7_n_0\
    );
\sum_mantissa[184]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[185]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[184]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[184]_i_2_n_0\,
      O => sum_mantissa(184)
    );
\sum_mantissa[184]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[183]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[185]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[187]_i_3_n_7\,
      O => \sum_mantissa[184]_i_2_n_0\
    );
\sum_mantissa[185]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[186]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[185]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[185]_i_2_n_0\,
      O => sum_mantissa(185)
    );
\sum_mantissa[185]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[184]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[186]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[187]_i_3_n_6\,
      O => \sum_mantissa[185]_i_2_n_0\
    );
\sum_mantissa[186]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[187]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[186]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[186]_i_2_n_0\,
      O => sum_mantissa(186)
    );
\sum_mantissa[186]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[185]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[187]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[187]_i_3_n_5\,
      O => \sum_mantissa[186]_i_2_n_0\
    );
\sum_mantissa[187]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[188]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[187]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[187]_i_2_n_0\,
      O => sum_mantissa(187)
    );
\sum_mantissa[187]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[186]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[188]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[187]_i_3_n_4\,
      O => \sum_mantissa[187]_i_2_n_0\
    );
\sum_mantissa[187]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[187]_i_4_n_0\
    );
\sum_mantissa[187]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[187]_i_5_n_0\
    );
\sum_mantissa[187]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[187]_i_6_n_0\
    );
\sum_mantissa[187]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[187]_i_7_n_0\
    );
\sum_mantissa[188]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[189]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[188]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[188]_i_2_n_0\,
      O => sum_mantissa(188)
    );
\sum_mantissa[188]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[187]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[189]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[191]_i_3_n_7\,
      O => \sum_mantissa[188]_i_2_n_0\
    );
\sum_mantissa[189]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[190]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[189]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[189]_i_2_n_0\,
      O => sum_mantissa(189)
    );
\sum_mantissa[189]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[188]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[190]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[191]_i_3_n_6\,
      O => \sum_mantissa[189]_i_2_n_0\
    );
\sum_mantissa[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[18]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[18]_i_2_n_0\,
      O => sum_mantissa(18)
    );
\sum_mantissa[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[17]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[19]_i_3_n_5\,
      O => \sum_mantissa[18]_i_2_n_0\
    );
\sum_mantissa[190]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[191]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[190]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[190]_i_2_n_0\,
      O => sum_mantissa(190)
    );
\sum_mantissa[190]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[189]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[191]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[191]_i_3_n_5\,
      O => \sum_mantissa[190]_i_2_n_0\
    );
\sum_mantissa[191]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[192]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[191]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[191]_i_2_n_0\,
      O => sum_mantissa(191)
    );
\sum_mantissa[191]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[190]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[192]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[191]_i_3_n_4\,
      O => \sum_mantissa[191]_i_2_n_0\
    );
\sum_mantissa[191]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[191]_i_4_n_0\
    );
\sum_mantissa[191]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[191]_i_5_n_0\
    );
\sum_mantissa[191]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[191]_i_6_n_0\
    );
\sum_mantissa[191]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[191]_i_7_n_0\
    );
\sum_mantissa[192]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[193]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[192]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[192]_i_2_n_0\,
      O => sum_mantissa(192)
    );
\sum_mantissa[192]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[191]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[193]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[195]_i_3_n_7\,
      O => \sum_mantissa[192]_i_2_n_0\
    );
\sum_mantissa[193]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[194]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[193]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[193]_i_2_n_0\,
      O => sum_mantissa(193)
    );
\sum_mantissa[193]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[192]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[194]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[195]_i_3_n_6\,
      O => \sum_mantissa[193]_i_2_n_0\
    );
\sum_mantissa[194]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[195]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[194]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[194]_i_2_n_0\,
      O => sum_mantissa(194)
    );
\sum_mantissa[194]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[193]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[195]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[195]_i_3_n_5\,
      O => \sum_mantissa[194]_i_2_n_0\
    );
\sum_mantissa[195]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[196]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[195]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[195]_i_2_n_0\,
      O => sum_mantissa(195)
    );
\sum_mantissa[195]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[194]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[196]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[195]_i_3_n_4\,
      O => \sum_mantissa[195]_i_2_n_0\
    );
\sum_mantissa[195]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[195]_i_4_n_0\
    );
\sum_mantissa[195]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[195]_i_5_n_0\
    );
\sum_mantissa[195]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[195]_i_6_n_0\
    );
\sum_mantissa[195]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[195]_i_7_n_0\
    );
\sum_mantissa[196]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[197]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[196]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[196]_i_2_n_0\,
      O => sum_mantissa(196)
    );
\sum_mantissa[196]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[195]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[197]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[199]_i_3_n_7\,
      O => \sum_mantissa[196]_i_2_n_0\
    );
\sum_mantissa[197]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[198]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[197]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[197]_i_2_n_0\,
      O => sum_mantissa(197)
    );
\sum_mantissa[197]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[196]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[198]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[199]_i_3_n_6\,
      O => \sum_mantissa[197]_i_2_n_0\
    );
\sum_mantissa[198]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[199]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[198]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[198]_i_2_n_0\,
      O => sum_mantissa(198)
    );
\sum_mantissa[198]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[197]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[199]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[199]_i_3_n_5\,
      O => \sum_mantissa[198]_i_2_n_0\
    );
\sum_mantissa[199]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[200]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[199]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[199]_i_2_n_0\,
      O => sum_mantissa(199)
    );
\sum_mantissa[199]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[198]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[200]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[199]_i_3_n_4\,
      O => \sum_mantissa[199]_i_2_n_0\
    );
\sum_mantissa[199]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[199]_i_4_n_0\
    );
\sum_mantissa[199]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[199]_i_5_n_0\
    );
\sum_mantissa[199]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[199]_i_6_n_0\
    );
\sum_mantissa[199]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[199]_i_7_n_0\
    );
\sum_mantissa[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[19]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[19]_i_2_n_0\,
      O => sum_mantissa(19)
    );
\sum_mantissa[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[18]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[19]_i_3_n_4\,
      O => \sum_mantissa[19]_i_2_n_0\
    );
\sum_mantissa[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[19]_i_4_n_0\
    );
\sum_mantissa[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[19]_i_5_n_0\
    );
\sum_mantissa[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[19]_i_6_n_0\
    );
\sum_mantissa[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[19]_i_7_n_0\
    );
\sum_mantissa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[1]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[1]_i_2_n_0\,
      O => sum_mantissa(1)
    );
\sum_mantissa[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[0]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => \sum_mantissa[1047]_i_7_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[3]_i_3_n_6\,
      O => \sum_mantissa[1]_i_2_n_0\
    );
\sum_mantissa[200]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[201]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[200]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[200]_i_2_n_0\,
      O => sum_mantissa(200)
    );
\sum_mantissa[200]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[199]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[201]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[203]_i_3_n_7\,
      O => \sum_mantissa[200]_i_2_n_0\
    );
\sum_mantissa[201]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[202]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[201]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[201]_i_2_n_0\,
      O => sum_mantissa(201)
    );
\sum_mantissa[201]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[200]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[202]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[203]_i_3_n_6\,
      O => \sum_mantissa[201]_i_2_n_0\
    );
\sum_mantissa[202]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[203]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[202]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[202]_i_2_n_0\,
      O => sum_mantissa(202)
    );
\sum_mantissa[202]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[201]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[203]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[203]_i_3_n_5\,
      O => \sum_mantissa[202]_i_2_n_0\
    );
\sum_mantissa[203]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[204]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[203]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[203]_i_2_n_0\,
      O => sum_mantissa(203)
    );
\sum_mantissa[203]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[202]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[204]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[203]_i_3_n_4\,
      O => \sum_mantissa[203]_i_2_n_0\
    );
\sum_mantissa[203]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[203]_i_4_n_0\
    );
\sum_mantissa[203]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[203]_i_5_n_0\
    );
\sum_mantissa[203]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[203]_i_6_n_0\
    );
\sum_mantissa[203]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[203]_i_7_n_0\
    );
\sum_mantissa[204]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[205]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[204]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[204]_i_2_n_0\,
      O => sum_mantissa(204)
    );
\sum_mantissa[204]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[203]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[205]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[207]_i_3_n_7\,
      O => \sum_mantissa[204]_i_2_n_0\
    );
\sum_mantissa[205]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[206]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[205]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[205]_i_2_n_0\,
      O => sum_mantissa(205)
    );
\sum_mantissa[205]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[204]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[206]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[207]_i_3_n_6\,
      O => \sum_mantissa[205]_i_2_n_0\
    );
\sum_mantissa[206]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[207]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[206]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[206]_i_2_n_0\,
      O => sum_mantissa(206)
    );
\sum_mantissa[206]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[205]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[207]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[207]_i_3_n_5\,
      O => \sum_mantissa[206]_i_2_n_0\
    );
\sum_mantissa[207]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[208]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[207]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[207]_i_2_n_0\,
      O => sum_mantissa(207)
    );
\sum_mantissa[207]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[206]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[208]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[207]_i_3_n_4\,
      O => \sum_mantissa[207]_i_2_n_0\
    );
\sum_mantissa[207]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[207]_i_4_n_0\
    );
\sum_mantissa[207]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[207]_i_5_n_0\
    );
\sum_mantissa[207]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[207]_i_6_n_0\
    );
\sum_mantissa[207]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[207]_i_7_n_0\
    );
\sum_mantissa[208]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[209]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[208]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[208]_i_2_n_0\,
      O => sum_mantissa(208)
    );
\sum_mantissa[208]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[207]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[209]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[211]_i_3_n_7\,
      O => \sum_mantissa[208]_i_2_n_0\
    );
\sum_mantissa[209]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[210]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[209]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[209]_i_2_n_0\,
      O => sum_mantissa(209)
    );
\sum_mantissa[209]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[208]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[210]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[211]_i_3_n_6\,
      O => \sum_mantissa[209]_i_2_n_0\
    );
\sum_mantissa[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[20]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[20]_i_2_n_0\,
      O => sum_mantissa(20)
    );
\sum_mantissa[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[19]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[23]_i_3_n_7\,
      O => \sum_mantissa[20]_i_2_n_0\
    );
\sum_mantissa[210]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[211]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[210]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[210]_i_2_n_0\,
      O => sum_mantissa(210)
    );
\sum_mantissa[210]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[209]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[211]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[211]_i_3_n_5\,
      O => \sum_mantissa[210]_i_2_n_0\
    );
\sum_mantissa[211]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[212]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[211]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[211]_i_2_n_0\,
      O => sum_mantissa(211)
    );
\sum_mantissa[211]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[210]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[212]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[211]_i_3_n_4\,
      O => \sum_mantissa[211]_i_2_n_0\
    );
\sum_mantissa[211]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[211]_i_4_n_0\
    );
\sum_mantissa[211]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[211]_i_5_n_0\
    );
\sum_mantissa[211]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[211]_i_6_n_0\
    );
\sum_mantissa[211]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[211]_i_7_n_0\
    );
\sum_mantissa[212]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[213]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[212]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[212]_i_2_n_0\,
      O => sum_mantissa(212)
    );
\sum_mantissa[212]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[211]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[213]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[215]_i_3_n_7\,
      O => \sum_mantissa[212]_i_2_n_0\
    );
\sum_mantissa[213]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[214]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[213]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[213]_i_2_n_0\,
      O => sum_mantissa(213)
    );
\sum_mantissa[213]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[212]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[214]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[215]_i_3_n_6\,
      O => \sum_mantissa[213]_i_2_n_0\
    );
\sum_mantissa[214]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[215]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[214]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[214]_i_2_n_0\,
      O => sum_mantissa(214)
    );
\sum_mantissa[214]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[213]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[215]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[215]_i_3_n_5\,
      O => \sum_mantissa[214]_i_2_n_0\
    );
\sum_mantissa[215]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[216]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[215]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[215]_i_2_n_0\,
      O => sum_mantissa(215)
    );
\sum_mantissa[215]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[214]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[216]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[215]_i_3_n_4\,
      O => \sum_mantissa[215]_i_2_n_0\
    );
\sum_mantissa[215]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[215]_i_4_n_0\
    );
\sum_mantissa[215]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[215]_i_5_n_0\
    );
\sum_mantissa[215]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[215]_i_6_n_0\
    );
\sum_mantissa[215]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[215]_i_7_n_0\
    );
\sum_mantissa[216]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[217]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[216]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[216]_i_2_n_0\,
      O => sum_mantissa(216)
    );
\sum_mantissa[216]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[215]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[217]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[219]_i_3_n_7\,
      O => \sum_mantissa[216]_i_2_n_0\
    );
\sum_mantissa[217]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[218]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[217]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[217]_i_2_n_0\,
      O => sum_mantissa(217)
    );
\sum_mantissa[217]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[216]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[218]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[219]_i_3_n_6\,
      O => \sum_mantissa[217]_i_2_n_0\
    );
\sum_mantissa[218]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[219]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[218]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[218]_i_2_n_0\,
      O => sum_mantissa(218)
    );
\sum_mantissa[218]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[217]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[219]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[219]_i_3_n_5\,
      O => \sum_mantissa[218]_i_2_n_0\
    );
\sum_mantissa[219]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[220]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[219]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[219]_i_2_n_0\,
      O => sum_mantissa(219)
    );
\sum_mantissa[219]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[218]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[220]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[219]_i_3_n_4\,
      O => \sum_mantissa[219]_i_2_n_0\
    );
\sum_mantissa[219]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[219]_i_4_n_0\
    );
\sum_mantissa[219]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[219]_i_5_n_0\
    );
\sum_mantissa[219]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[219]_i_6_n_0\
    );
\sum_mantissa[219]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[219]_i_7_n_0\
    );
\sum_mantissa[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[21]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[21]_i_2_n_0\,
      O => sum_mantissa(21)
    );
\sum_mantissa[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[20]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[22]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[23]_i_3_n_6\,
      O => \sum_mantissa[21]_i_2_n_0\
    );
\sum_mantissa[220]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[221]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[220]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[220]_i_2_n_0\,
      O => sum_mantissa(220)
    );
\sum_mantissa[220]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[219]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[221]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[223]_i_3_n_7\,
      O => \sum_mantissa[220]_i_2_n_0\
    );
\sum_mantissa[221]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[222]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[221]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[221]_i_2_n_0\,
      O => sum_mantissa(221)
    );
\sum_mantissa[221]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[220]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[222]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[223]_i_3_n_6\,
      O => \sum_mantissa[221]_i_2_n_0\
    );
\sum_mantissa[222]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[223]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[222]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[222]_i_2_n_0\,
      O => sum_mantissa(222)
    );
\sum_mantissa[222]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[221]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[223]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[223]_i_3_n_5\,
      O => \sum_mantissa[222]_i_2_n_0\
    );
\sum_mantissa[223]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[224]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[223]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[223]_i_2_n_0\,
      O => sum_mantissa(223)
    );
\sum_mantissa[223]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[222]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[224]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[223]_i_3_n_4\,
      O => \sum_mantissa[223]_i_2_n_0\
    );
\sum_mantissa[223]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[223]_i_4_n_0\
    );
\sum_mantissa[223]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[223]_i_5_n_0\
    );
\sum_mantissa[223]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[223]_i_6_n_0\
    );
\sum_mantissa[223]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[223]_i_7_n_0\
    );
\sum_mantissa[224]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[225]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[224]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[224]_i_2_n_0\,
      O => sum_mantissa(224)
    );
\sum_mantissa[224]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[223]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[225]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[227]_i_3_n_7\,
      O => \sum_mantissa[224]_i_2_n_0\
    );
\sum_mantissa[225]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[226]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[225]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[225]_i_2_n_0\,
      O => sum_mantissa(225)
    );
\sum_mantissa[225]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[224]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[226]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[227]_i_3_n_6\,
      O => \sum_mantissa[225]_i_2_n_0\
    );
\sum_mantissa[226]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[227]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[226]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[226]_i_2_n_0\,
      O => sum_mantissa(226)
    );
\sum_mantissa[226]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[225]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[227]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[227]_i_3_n_5\,
      O => \sum_mantissa[226]_i_2_n_0\
    );
\sum_mantissa[227]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[228]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[227]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[227]_i_2_n_0\,
      O => sum_mantissa(227)
    );
\sum_mantissa[227]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[226]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[228]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[227]_i_3_n_4\,
      O => \sum_mantissa[227]_i_2_n_0\
    );
\sum_mantissa[227]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[227]_i_4_n_0\
    );
\sum_mantissa[227]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[227]_i_5_n_0\
    );
\sum_mantissa[227]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[227]_i_6_n_0\
    );
\sum_mantissa[227]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[227]_i_7_n_0\
    );
\sum_mantissa[228]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[229]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[228]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[228]_i_2_n_0\,
      O => sum_mantissa(228)
    );
\sum_mantissa[228]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[227]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[229]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[231]_i_3_n_7\,
      O => \sum_mantissa[228]_i_2_n_0\
    );
\sum_mantissa[229]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[230]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[229]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[229]_i_2_n_0\,
      O => sum_mantissa(229)
    );
\sum_mantissa[229]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[228]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[230]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[231]_i_3_n_6\,
      O => \sum_mantissa[229]_i_2_n_0\
    );
\sum_mantissa[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[23]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[22]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[22]_i_2_n_0\,
      O => sum_mantissa(22)
    );
\sum_mantissa[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[21]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[23]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[23]_i_3_n_5\,
      O => \sum_mantissa[22]_i_2_n_0\
    );
\sum_mantissa[230]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[231]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[230]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[230]_i_2_n_0\,
      O => sum_mantissa(230)
    );
\sum_mantissa[230]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[229]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[231]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[231]_i_3_n_5\,
      O => \sum_mantissa[230]_i_2_n_0\
    );
\sum_mantissa[231]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[232]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[231]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[231]_i_2_n_0\,
      O => sum_mantissa(231)
    );
\sum_mantissa[231]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[230]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[232]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[231]_i_3_n_4\,
      O => \sum_mantissa[231]_i_2_n_0\
    );
\sum_mantissa[231]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[231]_i_4_n_0\
    );
\sum_mantissa[231]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[231]_i_5_n_0\
    );
\sum_mantissa[231]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[231]_i_6_n_0\
    );
\sum_mantissa[231]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[231]_i_7_n_0\
    );
\sum_mantissa[232]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[233]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[232]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[232]_i_2_n_0\,
      O => sum_mantissa(232)
    );
\sum_mantissa[232]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[231]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[233]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[235]_i_3_n_7\,
      O => \sum_mantissa[232]_i_2_n_0\
    );
\sum_mantissa[232]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[232]_i_3_n_0\
    );
\sum_mantissa[233]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[234]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[233]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[233]_i_2_n_0\,
      O => sum_mantissa(233)
    );
\sum_mantissa[233]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[232]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[234]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[235]_i_3_n_6\,
      O => \sum_mantissa[233]_i_2_n_0\
    );
\sum_mantissa[234]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[235]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[234]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[234]_i_2_n_0\,
      O => sum_mantissa(234)
    );
\sum_mantissa[234]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[233]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[235]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[235]_i_3_n_5\,
      O => \sum_mantissa[234]_i_2_n_0\
    );
\sum_mantissa[235]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[236]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[235]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[235]_i_2_n_0\,
      O => sum_mantissa(235)
    );
\sum_mantissa[235]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[234]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[236]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[235]_i_3_n_4\,
      O => \sum_mantissa[235]_i_2_n_0\
    );
\sum_mantissa[235]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[235]_i_4_n_0\
    );
\sum_mantissa[235]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[235]_i_5_n_0\
    );
\sum_mantissa[235]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[235]_i_6_n_0\
    );
\sum_mantissa[235]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[235]_i_7_n_0\
    );
\sum_mantissa[236]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[237]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[236]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[236]_i_2_n_0\,
      O => sum_mantissa(236)
    );
\sum_mantissa[236]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[235]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[237]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[239]_i_3_n_7\,
      O => \sum_mantissa[236]_i_2_n_0\
    );
\sum_mantissa[237]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[238]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[237]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[237]_i_2_n_0\,
      O => sum_mantissa(237)
    );
\sum_mantissa[237]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[236]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[238]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[239]_i_3_n_6\,
      O => \sum_mantissa[237]_i_2_n_0\
    );
\sum_mantissa[238]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[239]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[238]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[238]_i_2_n_0\,
      O => sum_mantissa(238)
    );
\sum_mantissa[238]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[237]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[239]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[239]_i_3_n_5\,
      O => \sum_mantissa[238]_i_2_n_0\
    );
\sum_mantissa[239]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[240]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[239]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[239]_i_2_n_0\,
      O => sum_mantissa(239)
    );
\sum_mantissa[239]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[238]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[240]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[239]_i_3_n_4\,
      O => \sum_mantissa[239]_i_2_n_0\
    );
\sum_mantissa[239]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[239]_i_4_n_0\
    );
\sum_mantissa[239]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[239]_i_5_n_0\
    );
\sum_mantissa[239]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[239]_i_6_n_0\
    );
\sum_mantissa[239]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_rep_n_0,
      I1 => sign_b_reg_rep_n_0,
      O => \sum_mantissa[239]_i_7_n_0\
    );
\sum_mantissa[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[24]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[23]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[23]_i_2_n_0\,
      O => sum_mantissa(23)
    );
\sum_mantissa[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[22]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[24]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[23]_i_3_n_4\,
      O => \sum_mantissa[23]_i_2_n_0\
    );
\sum_mantissa[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[23]_i_4_n_0\
    );
\sum_mantissa[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[23]_i_5_n_0\
    );
\sum_mantissa[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[23]_i_6_n_0\
    );
\sum_mantissa[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[23]_i_7_n_0\
    );
\sum_mantissa[240]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[241]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[240]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[240]_i_2_n_0\,
      O => sum_mantissa(240)
    );
\sum_mantissa[240]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[239]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[241]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[243]_i_3_n_7\,
      O => \sum_mantissa[240]_i_2_n_0\
    );
\sum_mantissa[241]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[242]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[241]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[241]_i_2_n_0\,
      O => sum_mantissa(241)
    );
\sum_mantissa[241]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[240]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[242]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[243]_i_3_n_6\,
      O => \sum_mantissa[241]_i_2_n_0\
    );
\sum_mantissa[242]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[243]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[242]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[242]_i_2_n_0\,
      O => sum_mantissa(242)
    );
\sum_mantissa[242]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[241]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[243]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[243]_i_3_n_5\,
      O => \sum_mantissa[242]_i_2_n_0\
    );
\sum_mantissa[243]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[244]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[243]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[243]_i_2_n_0\,
      O => sum_mantissa(243)
    );
\sum_mantissa[243]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[242]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[244]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[243]_i_3_n_4\,
      O => \sum_mantissa[243]_i_2_n_0\
    );
\sum_mantissa[243]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[243]_i_4_n_0\
    );
\sum_mantissa[243]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[243]_i_5_n_0\
    );
\sum_mantissa[243]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[243]_i_6_n_0\
    );
\sum_mantissa[243]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[243]_i_7_n_0\
    );
\sum_mantissa[244]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[245]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[244]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[244]_i_2_n_0\,
      O => sum_mantissa(244)
    );
\sum_mantissa[244]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[243]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[245]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[247]_i_3_n_7\,
      O => \sum_mantissa[244]_i_2_n_0\
    );
\sum_mantissa[245]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[246]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[245]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[245]_i_2_n_0\,
      O => sum_mantissa(245)
    );
\sum_mantissa[245]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[244]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[246]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[247]_i_3_n_6\,
      O => \sum_mantissa[245]_i_2_n_0\
    );
\sum_mantissa[245]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[245]_i_3_n_0\
    );
\sum_mantissa[246]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[247]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[246]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[246]_i_2_n_0\,
      O => sum_mantissa(246)
    );
\sum_mantissa[246]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[245]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[247]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[247]_i_3_n_5\,
      O => \sum_mantissa[246]_i_2_n_0\
    );
\sum_mantissa[247]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[248]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[247]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[247]_i_2_n_0\,
      O => sum_mantissa(247)
    );
\sum_mantissa[247]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[246]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[248]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[247]_i_3_n_4\,
      O => \sum_mantissa[247]_i_2_n_0\
    );
\sum_mantissa[247]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[247]_i_4_n_0\
    );
\sum_mantissa[247]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[247]_i_5_n_0\
    );
\sum_mantissa[247]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[247]_i_6_n_0\
    );
\sum_mantissa[247]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[247]_i_7_n_0\
    );
\sum_mantissa[248]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[249]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[248]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[248]_i_2_n_0\,
      O => sum_mantissa(248)
    );
\sum_mantissa[248]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[247]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[249]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[251]_i_3_n_7\,
      O => \sum_mantissa[248]_i_2_n_0\
    );
\sum_mantissa[249]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[250]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[249]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[249]_i_2_n_0\,
      O => sum_mantissa(249)
    );
\sum_mantissa[249]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[248]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[250]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[251]_i_3_n_6\,
      O => \sum_mantissa[249]_i_2_n_0\
    );
\sum_mantissa[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[25]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[24]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[24]_i_2_n_0\,
      O => sum_mantissa(24)
    );
\sum_mantissa[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[23]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[25]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[27]_i_3_n_7\,
      O => \sum_mantissa[24]_i_2_n_0\
    );
\sum_mantissa[250]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[251]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[250]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[250]_i_2_n_0\,
      O => sum_mantissa(250)
    );
\sum_mantissa[250]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[249]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[251]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[251]_i_3_n_5\,
      O => \sum_mantissa[250]_i_2_n_0\
    );
\sum_mantissa[251]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[252]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[251]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[251]_i_2_n_0\,
      O => sum_mantissa(251)
    );
\sum_mantissa[251]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[250]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[252]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[251]_i_3_n_4\,
      O => \sum_mantissa[251]_i_2_n_0\
    );
\sum_mantissa[251]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[251]_i_4_n_0\
    );
\sum_mantissa[251]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[251]_i_5_n_0\
    );
\sum_mantissa[251]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[251]_i_6_n_0\
    );
\sum_mantissa[251]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[251]_i_7_n_0\
    );
\sum_mantissa[252]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[253]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[252]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[252]_i_2_n_0\,
      O => sum_mantissa(252)
    );
\sum_mantissa[252]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[251]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[253]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[255]_i_3_n_7\,
      O => \sum_mantissa[252]_i_2_n_0\
    );
\sum_mantissa[253]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[254]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[253]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[253]_i_2_n_0\,
      O => sum_mantissa(253)
    );
\sum_mantissa[253]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[252]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[254]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[255]_i_3_n_6\,
      O => \sum_mantissa[253]_i_2_n_0\
    );
\sum_mantissa[254]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[255]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[254]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[254]_i_2_n_0\,
      O => sum_mantissa(254)
    );
\sum_mantissa[254]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[253]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[255]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[255]_i_3_n_5\,
      O => \sum_mantissa[254]_i_2_n_0\
    );
\sum_mantissa[255]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[256]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[255]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[255]_i_2_n_0\,
      O => sum_mantissa(255)
    );
\sum_mantissa[255]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[254]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[256]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[255]_i_3_n_4\,
      O => \sum_mantissa[255]_i_2_n_0\
    );
\sum_mantissa[255]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[255]_i_4_n_0\
    );
\sum_mantissa[255]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[255]_i_5_n_0\
    );
\sum_mantissa[255]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[255]_i_6_n_0\
    );
\sum_mantissa[255]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[255]_i_7_n_0\
    );
\sum_mantissa[256]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[257]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[256]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[256]_i_2_n_0\,
      O => sum_mantissa(256)
    );
\sum_mantissa[256]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[255]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[257]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[259]_i_3_n_7\,
      O => \sum_mantissa[256]_i_2_n_0\
    );
\sum_mantissa[257]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[258]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[257]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[257]_i_2_n_0\,
      O => sum_mantissa(257)
    );
\sum_mantissa[257]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[256]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[258]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[259]_i_3_n_6\,
      O => \sum_mantissa[257]_i_2_n_0\
    );
\sum_mantissa[258]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[259]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[258]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[258]_i_2_n_0\,
      O => sum_mantissa(258)
    );
\sum_mantissa[258]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[257]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[259]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[259]_i_3_n_5\,
      O => \sum_mantissa[258]_i_2_n_0\
    );
\sum_mantissa[259]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[260]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[259]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[259]_i_2_n_0\,
      O => sum_mantissa(259)
    );
\sum_mantissa[259]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[258]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[260]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[259]_i_3_n_4\,
      O => \sum_mantissa[259]_i_2_n_0\
    );
\sum_mantissa[259]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[259]_i_4_n_0\
    );
\sum_mantissa[259]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[259]_i_5_n_0\
    );
\sum_mantissa[259]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[259]_i_6_n_0\
    );
\sum_mantissa[259]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[259]_i_7_n_0\
    );
\sum_mantissa[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[26]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[25]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[25]_i_2_n_0\,
      O => sum_mantissa(25)
    );
\sum_mantissa[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[24]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[26]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[27]_i_3_n_6\,
      O => \sum_mantissa[25]_i_2_n_0\
    );
\sum_mantissa[260]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[261]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[260]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[260]_i_2_n_0\,
      O => sum_mantissa(260)
    );
\sum_mantissa[260]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[259]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[261]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[263]_i_3_n_7\,
      O => \sum_mantissa[260]_i_2_n_0\
    );
\sum_mantissa[261]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[262]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[261]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[261]_i_2_n_0\,
      O => sum_mantissa(261)
    );
\sum_mantissa[261]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[260]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[262]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[263]_i_3_n_6\,
      O => \sum_mantissa[261]_i_2_n_0\
    );
\sum_mantissa[262]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[263]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[262]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[262]_i_2_n_0\,
      O => sum_mantissa(262)
    );
\sum_mantissa[262]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[261]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[263]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[263]_i_3_n_5\,
      O => \sum_mantissa[262]_i_2_n_0\
    );
\sum_mantissa[263]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[264]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[263]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[263]_i_2_n_0\,
      O => sum_mantissa(263)
    );
\sum_mantissa[263]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[262]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[264]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[263]_i_3_n_4\,
      O => \sum_mantissa[263]_i_2_n_0\
    );
\sum_mantissa[263]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[263]_i_4_n_0\
    );
\sum_mantissa[263]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[263]_i_5_n_0\
    );
\sum_mantissa[263]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[263]_i_6_n_0\
    );
\sum_mantissa[263]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[263]_i_7_n_0\
    );
\sum_mantissa[264]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[265]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[264]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[264]_i_2_n_0\,
      O => sum_mantissa(264)
    );
\sum_mantissa[264]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[263]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[265]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[267]_i_3_n_7\,
      O => \sum_mantissa[264]_i_2_n_0\
    );
\sum_mantissa[265]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[266]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[265]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[265]_i_2_n_0\,
      O => sum_mantissa(265)
    );
\sum_mantissa[265]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[264]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[266]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[267]_i_3_n_6\,
      O => \sum_mantissa[265]_i_2_n_0\
    );
\sum_mantissa[266]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[267]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[266]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[266]_i_2_n_0\,
      O => sum_mantissa(266)
    );
\sum_mantissa[266]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[265]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[267]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[267]_i_3_n_5\,
      O => \sum_mantissa[266]_i_2_n_0\
    );
\sum_mantissa[267]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[268]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[267]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[267]_i_2_n_0\,
      O => sum_mantissa(267)
    );
\sum_mantissa[267]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[266]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[268]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[267]_i_3_n_4\,
      O => \sum_mantissa[267]_i_2_n_0\
    );
\sum_mantissa[267]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[267]_i_4_n_0\
    );
\sum_mantissa[267]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[267]_i_5_n_0\
    );
\sum_mantissa[267]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[267]_i_6_n_0\
    );
\sum_mantissa[267]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[267]_i_7_n_0\
    );
\sum_mantissa[268]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[269]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[268]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[268]_i_2_n_0\,
      O => sum_mantissa(268)
    );
\sum_mantissa[268]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[267]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[269]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[271]_i_3_n_7\,
      O => \sum_mantissa[268]_i_2_n_0\
    );
\sum_mantissa[269]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[270]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[269]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[269]_i_2_n_0\,
      O => sum_mantissa(269)
    );
\sum_mantissa[269]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[268]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[270]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[271]_i_3_n_6\,
      O => \sum_mantissa[269]_i_2_n_0\
    );
\sum_mantissa[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[27]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[26]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[26]_i_2_n_0\,
      O => sum_mantissa(26)
    );
\sum_mantissa[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[25]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[27]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[27]_i_3_n_5\,
      O => \sum_mantissa[26]_i_2_n_0\
    );
\sum_mantissa[270]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[271]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[270]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[270]_i_2_n_0\,
      O => sum_mantissa(270)
    );
\sum_mantissa[270]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[269]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[271]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[271]_i_3_n_5\,
      O => \sum_mantissa[270]_i_2_n_0\
    );
\sum_mantissa[271]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[272]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[271]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[271]_i_2_n_0\,
      O => sum_mantissa(271)
    );
\sum_mantissa[271]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[270]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[272]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[271]_i_3_n_4\,
      O => \sum_mantissa[271]_i_2_n_0\
    );
\sum_mantissa[271]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[271]_i_4_n_0\
    );
\sum_mantissa[271]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[271]_i_5_n_0\
    );
\sum_mantissa[271]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[271]_i_6_n_0\
    );
\sum_mantissa[271]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[271]_i_7_n_0\
    );
\sum_mantissa[272]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[273]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[272]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[272]_i_2_n_0\,
      O => sum_mantissa(272)
    );
\sum_mantissa[272]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[271]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[273]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[275]_i_3_n_7\,
      O => \sum_mantissa[272]_i_2_n_0\
    );
\sum_mantissa[273]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[274]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[273]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[273]_i_2_n_0\,
      O => sum_mantissa(273)
    );
\sum_mantissa[273]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[272]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[274]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[275]_i_3_n_6\,
      O => \sum_mantissa[273]_i_2_n_0\
    );
\sum_mantissa[274]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[275]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[274]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[274]_i_2_n_0\,
      O => sum_mantissa(274)
    );
\sum_mantissa[274]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[273]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[275]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[275]_i_3_n_5\,
      O => \sum_mantissa[274]_i_2_n_0\
    );
\sum_mantissa[275]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[276]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[275]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[275]_i_2_n_0\,
      O => sum_mantissa(275)
    );
\sum_mantissa[275]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[274]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[276]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[275]_i_3_n_4\,
      O => \sum_mantissa[275]_i_2_n_0\
    );
\sum_mantissa[275]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[275]_i_4_n_0\
    );
\sum_mantissa[275]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[275]_i_5_n_0\
    );
\sum_mantissa[275]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[275]_i_6_n_0\
    );
\sum_mantissa[275]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[275]_i_7_n_0\
    );
\sum_mantissa[276]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[277]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[276]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[276]_i_2_n_0\,
      O => sum_mantissa(276)
    );
\sum_mantissa[276]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[275]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[277]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[279]_i_3_n_7\,
      O => \sum_mantissa[276]_i_2_n_0\
    );
\sum_mantissa[277]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[278]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[277]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[277]_i_2_n_0\,
      O => sum_mantissa(277)
    );
\sum_mantissa[277]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[276]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[278]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[279]_i_3_n_6\,
      O => \sum_mantissa[277]_i_2_n_0\
    );
\sum_mantissa[278]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[279]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[278]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[278]_i_2_n_0\,
      O => sum_mantissa(278)
    );
\sum_mantissa[278]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[277]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[279]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[279]_i_3_n_5\,
      O => \sum_mantissa[278]_i_2_n_0\
    );
\sum_mantissa[279]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[280]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[279]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[279]_i_2_n_0\,
      O => sum_mantissa(279)
    );
\sum_mantissa[279]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[278]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[280]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[279]_i_3_n_4\,
      O => \sum_mantissa[279]_i_2_n_0\
    );
\sum_mantissa[279]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[279]_i_4_n_0\
    );
\sum_mantissa[279]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[279]_i_5_n_0\
    );
\sum_mantissa[279]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[279]_i_6_n_0\
    );
\sum_mantissa[279]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[279]_i_7_n_0\
    );
\sum_mantissa[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[28]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[27]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[27]_i_2_n_0\,
      O => sum_mantissa(27)
    );
\sum_mantissa[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[26]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[28]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[27]_i_3_n_4\,
      O => \sum_mantissa[27]_i_2_n_0\
    );
\sum_mantissa[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[27]_i_4_n_0\
    );
\sum_mantissa[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[27]_i_5_n_0\
    );
\sum_mantissa[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[27]_i_6_n_0\
    );
\sum_mantissa[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[27]_i_7_n_0\
    );
\sum_mantissa[280]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[281]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[280]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[280]_i_2_n_0\,
      O => sum_mantissa(280)
    );
\sum_mantissa[280]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[279]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[281]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[283]_i_3_n_7\,
      O => \sum_mantissa[280]_i_2_n_0\
    );
\sum_mantissa[281]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[282]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[281]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[281]_i_2_n_0\,
      O => sum_mantissa(281)
    );
\sum_mantissa[281]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[280]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[282]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[283]_i_3_n_6\,
      O => \sum_mantissa[281]_i_2_n_0\
    );
\sum_mantissa[282]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[283]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[282]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[282]_i_2_n_0\,
      O => sum_mantissa(282)
    );
\sum_mantissa[282]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[281]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[283]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[283]_i_3_n_5\,
      O => \sum_mantissa[282]_i_2_n_0\
    );
\sum_mantissa[283]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[284]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[283]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[283]_i_2_n_0\,
      O => sum_mantissa(283)
    );
\sum_mantissa[283]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[282]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[284]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[283]_i_3_n_4\,
      O => \sum_mantissa[283]_i_2_n_0\
    );
\sum_mantissa[283]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[283]_i_4_n_0\
    );
\sum_mantissa[283]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[283]_i_5_n_0\
    );
\sum_mantissa[283]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[283]_i_6_n_0\
    );
\sum_mantissa[283]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[283]_i_7_n_0\
    );
\sum_mantissa[284]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[285]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[284]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[284]_i_2_n_0\,
      O => sum_mantissa(284)
    );
\sum_mantissa[284]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[283]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[285]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[287]_i_3_n_7\,
      O => \sum_mantissa[284]_i_2_n_0\
    );
\sum_mantissa[285]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[286]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[285]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[285]_i_2_n_0\,
      O => sum_mantissa(285)
    );
\sum_mantissa[285]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[284]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[286]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[287]_i_3_n_6\,
      O => \sum_mantissa[285]_i_2_n_0\
    );
\sum_mantissa[286]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[287]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[286]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[286]_i_2_n_0\,
      O => sum_mantissa(286)
    );
\sum_mantissa[286]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[285]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[287]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[287]_i_3_n_5\,
      O => \sum_mantissa[286]_i_2_n_0\
    );
\sum_mantissa[287]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[288]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[287]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[287]_i_2_n_0\,
      O => sum_mantissa(287)
    );
\sum_mantissa[287]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[286]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[288]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[287]_i_3_n_4\,
      O => \sum_mantissa[287]_i_2_n_0\
    );
\sum_mantissa[287]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[287]_i_4_n_0\
    );
\sum_mantissa[287]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[287]_i_5_n_0\
    );
\sum_mantissa[287]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[287]_i_6_n_0\
    );
\sum_mantissa[287]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[287]_i_7_n_0\
    );
\sum_mantissa[288]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[289]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[288]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[288]_i_2_n_0\,
      O => sum_mantissa(288)
    );
\sum_mantissa[288]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[287]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[289]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[291]_i_3_n_7\,
      O => \sum_mantissa[288]_i_2_n_0\
    );
\sum_mantissa[289]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[290]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[289]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[289]_i_2_n_0\,
      O => sum_mantissa(289)
    );
\sum_mantissa[289]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[288]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[290]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[291]_i_3_n_6\,
      O => \sum_mantissa[289]_i_2_n_0\
    );
\sum_mantissa[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[29]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[28]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[28]_i_2_n_0\,
      O => sum_mantissa(28)
    );
\sum_mantissa[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[27]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[29]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[31]_i_3_n_7\,
      O => \sum_mantissa[28]_i_2_n_0\
    );
\sum_mantissa[290]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[291]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[290]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[290]_i_2_n_0\,
      O => sum_mantissa(290)
    );
\sum_mantissa[290]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[289]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[291]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[291]_i_3_n_5\,
      O => \sum_mantissa[290]_i_2_n_0\
    );
\sum_mantissa[291]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[292]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[291]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[291]_i_2_n_0\,
      O => sum_mantissa(291)
    );
\sum_mantissa[291]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[290]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[292]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[291]_i_3_n_4\,
      O => \sum_mantissa[291]_i_2_n_0\
    );
\sum_mantissa[291]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[291]_i_4_n_0\
    );
\sum_mantissa[291]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[291]_i_5_n_0\
    );
\sum_mantissa[291]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[291]_i_6_n_0\
    );
\sum_mantissa[291]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[291]_i_7_n_0\
    );
\sum_mantissa[292]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[293]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[292]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[292]_i_2_n_0\,
      O => sum_mantissa(292)
    );
\sum_mantissa[292]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[291]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[293]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[295]_i_3_n_7\,
      O => \sum_mantissa[292]_i_2_n_0\
    );
\sum_mantissa[293]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[294]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[293]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[293]_i_2_n_0\,
      O => sum_mantissa(293)
    );
\sum_mantissa[293]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[292]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[294]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[295]_i_3_n_6\,
      O => \sum_mantissa[293]_i_2_n_0\
    );
\sum_mantissa[294]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[295]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[294]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[294]_i_2_n_0\,
      O => sum_mantissa(294)
    );
\sum_mantissa[294]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[293]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[295]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[295]_i_3_n_5\,
      O => \sum_mantissa[294]_i_2_n_0\
    );
\sum_mantissa[295]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[296]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[295]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[295]_i_2_n_0\,
      O => sum_mantissa(295)
    );
\sum_mantissa[295]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[294]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[296]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[295]_i_3_n_4\,
      O => \sum_mantissa[295]_i_2_n_0\
    );
\sum_mantissa[295]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[295]_i_4_n_0\
    );
\sum_mantissa[295]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[295]_i_5_n_0\
    );
\sum_mantissa[295]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[295]_i_6_n_0\
    );
\sum_mantissa[295]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[295]_i_7_n_0\
    );
\sum_mantissa[296]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[297]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[296]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[296]_i_2_n_0\,
      O => sum_mantissa(296)
    );
\sum_mantissa[296]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[295]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[297]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[299]_i_3_n_7\,
      O => \sum_mantissa[296]_i_2_n_0\
    );
\sum_mantissa[297]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[298]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[297]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[297]_i_2_n_0\,
      O => sum_mantissa(297)
    );
\sum_mantissa[297]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[296]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[298]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[299]_i_3_n_6\,
      O => \sum_mantissa[297]_i_2_n_0\
    );
\sum_mantissa[298]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[299]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[298]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[298]_i_2_n_0\,
      O => sum_mantissa(298)
    );
\sum_mantissa[298]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[297]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[299]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[299]_i_3_n_5\,
      O => \sum_mantissa[298]_i_2_n_0\
    );
\sum_mantissa[299]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[300]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[299]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[299]_i_2_n_0\,
      O => sum_mantissa(299)
    );
\sum_mantissa[299]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[298]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[300]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[299]_i_3_n_4\,
      O => \sum_mantissa[299]_i_2_n_0\
    );
\sum_mantissa[299]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[299]_i_4_n_0\
    );
\sum_mantissa[299]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[299]_i_5_n_0\
    );
\sum_mantissa[299]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[299]_i_6_n_0\
    );
\sum_mantissa[299]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[299]_i_7_n_0\
    );
\sum_mantissa[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[30]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[29]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[29]_i_2_n_0\,
      O => sum_mantissa(29)
    );
\sum_mantissa[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[28]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[30]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[31]_i_3_n_6\,
      O => \sum_mantissa[29]_i_2_n_0\
    );
\sum_mantissa[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[2]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[2]_i_2_n_0\,
      O => sum_mantissa(2)
    );
\sum_mantissa[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[3]_i_3_n_5\,
      O => \sum_mantissa[2]_i_2_n_0\
    );
\sum_mantissa[300]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[301]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[300]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[300]_i_2_n_0\,
      O => sum_mantissa(300)
    );
\sum_mantissa[300]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[299]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[301]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[303]_i_3_n_7\,
      O => \sum_mantissa[300]_i_2_n_0\
    );
\sum_mantissa[301]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[302]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[301]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[301]_i_2_n_0\,
      O => sum_mantissa(301)
    );
\sum_mantissa[301]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[300]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[302]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[303]_i_3_n_6\,
      O => \sum_mantissa[301]_i_2_n_0\
    );
\sum_mantissa[302]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[303]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[302]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[302]_i_2_n_0\,
      O => sum_mantissa(302)
    );
\sum_mantissa[302]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[301]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[303]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[303]_i_3_n_5\,
      O => \sum_mantissa[302]_i_2_n_0\
    );
\sum_mantissa[303]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[304]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[303]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[303]_i_2_n_0\,
      O => sum_mantissa(303)
    );
\sum_mantissa[303]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[302]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[304]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[303]_i_3_n_4\,
      O => \sum_mantissa[303]_i_2_n_0\
    );
\sum_mantissa[303]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[303]_i_4_n_0\
    );
\sum_mantissa[303]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[303]_i_5_n_0\
    );
\sum_mantissa[303]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[303]_i_6_n_0\
    );
\sum_mantissa[303]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[303]_i_7_n_0\
    );
\sum_mantissa[304]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[305]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[304]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[304]_i_2_n_0\,
      O => sum_mantissa(304)
    );
\sum_mantissa[304]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[303]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[305]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[307]_i_3_n_7\,
      O => \sum_mantissa[304]_i_2_n_0\
    );
\sum_mantissa[305]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[306]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[305]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[305]_i_2_n_0\,
      O => sum_mantissa(305)
    );
\sum_mantissa[305]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[304]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[306]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[307]_i_3_n_6\,
      O => \sum_mantissa[305]_i_2_n_0\
    );
\sum_mantissa[306]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[307]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[306]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[306]_i_2_n_0\,
      O => sum_mantissa(306)
    );
\sum_mantissa[306]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[305]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[307]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[307]_i_3_n_5\,
      O => \sum_mantissa[306]_i_2_n_0\
    );
\sum_mantissa[307]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[308]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[307]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[307]_i_2_n_0\,
      O => sum_mantissa(307)
    );
\sum_mantissa[307]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[306]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[308]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[307]_i_3_n_4\,
      O => \sum_mantissa[307]_i_2_n_0\
    );
\sum_mantissa[307]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[307]_i_4_n_0\
    );
\sum_mantissa[307]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[307]_i_5_n_0\
    );
\sum_mantissa[307]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[307]_i_6_n_0\
    );
\sum_mantissa[307]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[307]_i_7_n_0\
    );
\sum_mantissa[308]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[309]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[308]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[308]_i_2_n_0\,
      O => sum_mantissa(308)
    );
\sum_mantissa[308]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[307]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[309]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[311]_i_3_n_7\,
      O => \sum_mantissa[308]_i_2_n_0\
    );
\sum_mantissa[309]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[310]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[309]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[309]_i_2_n_0\,
      O => sum_mantissa(309)
    );
\sum_mantissa[309]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[308]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[310]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[311]_i_3_n_6\,
      O => \sum_mantissa[309]_i_2_n_0\
    );
\sum_mantissa[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[31]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[30]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[30]_i_2_n_0\,
      O => sum_mantissa(30)
    );
\sum_mantissa[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[29]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[31]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[31]_i_3_n_5\,
      O => \sum_mantissa[30]_i_2_n_0\
    );
\sum_mantissa[310]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[311]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[310]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[310]_i_2_n_0\,
      O => sum_mantissa(310)
    );
\sum_mantissa[310]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[309]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[311]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[311]_i_3_n_5\,
      O => \sum_mantissa[310]_i_2_n_0\
    );
\sum_mantissa[311]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[312]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[311]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[311]_i_2_n_0\,
      O => sum_mantissa(311)
    );
\sum_mantissa[311]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[310]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[312]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[311]_i_3_n_4\,
      O => \sum_mantissa[311]_i_2_n_0\
    );
\sum_mantissa[311]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[311]_i_4_n_0\
    );
\sum_mantissa[311]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[311]_i_5_n_0\
    );
\sum_mantissa[311]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[311]_i_6_n_0\
    );
\sum_mantissa[311]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[311]_i_7_n_0\
    );
\sum_mantissa[312]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[313]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[312]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[312]_i_2_n_0\,
      O => sum_mantissa(312)
    );
\sum_mantissa[312]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[311]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[313]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[315]_i_3_n_7\,
      O => \sum_mantissa[312]_i_2_n_0\
    );
\sum_mantissa[313]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[314]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[313]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[313]_i_2_n_0\,
      O => sum_mantissa(313)
    );
\sum_mantissa[313]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[312]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[314]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[315]_i_3_n_6\,
      O => \sum_mantissa[313]_i_2_n_0\
    );
\sum_mantissa[314]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[315]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[314]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[314]_i_2_n_0\,
      O => sum_mantissa(314)
    );
\sum_mantissa[314]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[313]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[315]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[315]_i_3_n_5\,
      O => \sum_mantissa[314]_i_2_n_0\
    );
\sum_mantissa[315]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[316]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[315]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[315]_i_2_n_0\,
      O => sum_mantissa(315)
    );
\sum_mantissa[315]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[314]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[316]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[315]_i_3_n_4\,
      O => \sum_mantissa[315]_i_2_n_0\
    );
\sum_mantissa[315]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[315]_i_4_n_0\
    );
\sum_mantissa[315]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[315]_i_5_n_0\
    );
\sum_mantissa[315]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[315]_i_6_n_0\
    );
\sum_mantissa[315]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[315]_i_7_n_0\
    );
\sum_mantissa[316]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[317]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[316]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[316]_i_2_n_0\,
      O => sum_mantissa(316)
    );
\sum_mantissa[316]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[315]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[317]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[319]_i_3_n_7\,
      O => \sum_mantissa[316]_i_2_n_0\
    );
\sum_mantissa[317]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[318]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[317]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[317]_i_2_n_0\,
      O => sum_mantissa(317)
    );
\sum_mantissa[317]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[316]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[318]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[319]_i_3_n_6\,
      O => \sum_mantissa[317]_i_2_n_0\
    );
\sum_mantissa[318]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[319]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[318]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[318]_i_2_n_0\,
      O => sum_mantissa(318)
    );
\sum_mantissa[318]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[317]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[319]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[319]_i_3_n_5\,
      O => \sum_mantissa[318]_i_2_n_0\
    );
\sum_mantissa[319]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[320]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[319]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[319]_i_2_n_0\,
      O => sum_mantissa(319)
    );
\sum_mantissa[319]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[318]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[320]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[319]_i_3_n_4\,
      O => \sum_mantissa[319]_i_2_n_0\
    );
\sum_mantissa[319]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[319]_i_4_n_0\
    );
\sum_mantissa[319]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[319]_i_5_n_0\
    );
\sum_mantissa[319]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[319]_i_6_n_0\
    );
\sum_mantissa[319]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[319]_i_7_n_0\
    );
\sum_mantissa[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[32]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[31]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[31]_i_2_n_0\,
      O => sum_mantissa(31)
    );
\sum_mantissa[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[30]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[32]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[31]_i_3_n_4\,
      O => \sum_mantissa[31]_i_2_n_0\
    );
\sum_mantissa[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[31]_i_4_n_0\
    );
\sum_mantissa[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[31]_i_5_n_0\
    );
\sum_mantissa[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[31]_i_6_n_0\
    );
\sum_mantissa[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[31]_i_7_n_0\
    );
\sum_mantissa[320]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[321]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[320]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[320]_i_2_n_0\,
      O => sum_mantissa(320)
    );
\sum_mantissa[320]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[319]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[321]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[323]_i_3_n_7\,
      O => \sum_mantissa[320]_i_2_n_0\
    );
\sum_mantissa[321]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[322]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[321]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[321]_i_2_n_0\,
      O => sum_mantissa(321)
    );
\sum_mantissa[321]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[320]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[322]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[323]_i_3_n_6\,
      O => \sum_mantissa[321]_i_2_n_0\
    );
\sum_mantissa[322]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[323]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[322]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[322]_i_2_n_0\,
      O => sum_mantissa(322)
    );
\sum_mantissa[322]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[321]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[323]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[323]_i_3_n_5\,
      O => \sum_mantissa[322]_i_2_n_0\
    );
\sum_mantissa[323]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[324]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[323]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[323]_i_2_n_0\,
      O => sum_mantissa(323)
    );
\sum_mantissa[323]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[322]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[324]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[323]_i_3_n_4\,
      O => \sum_mantissa[323]_i_2_n_0\
    );
\sum_mantissa[323]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[323]_i_4_n_0\
    );
\sum_mantissa[323]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[323]_i_5_n_0\
    );
\sum_mantissa[323]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[323]_i_6_n_0\
    );
\sum_mantissa[323]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[323]_i_7_n_0\
    );
\sum_mantissa[324]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[325]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[324]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[324]_i_2_n_0\,
      O => sum_mantissa(324)
    );
\sum_mantissa[324]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[323]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[325]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[327]_i_3_n_7\,
      O => \sum_mantissa[324]_i_2_n_0\
    );
\sum_mantissa[325]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[326]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[325]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[325]_i_2_n_0\,
      O => sum_mantissa(325)
    );
\sum_mantissa[325]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[324]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[326]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[327]_i_3_n_6\,
      O => \sum_mantissa[325]_i_2_n_0\
    );
\sum_mantissa[326]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[327]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[326]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[326]_i_2_n_0\,
      O => sum_mantissa(326)
    );
\sum_mantissa[326]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[325]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[327]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[327]_i_3_n_5\,
      O => \sum_mantissa[326]_i_2_n_0\
    );
\sum_mantissa[327]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[328]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[327]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[327]_i_2_n_0\,
      O => sum_mantissa(327)
    );
\sum_mantissa[327]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[326]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[328]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[327]_i_3_n_4\,
      O => \sum_mantissa[327]_i_2_n_0\
    );
\sum_mantissa[327]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[327]_i_4_n_0\
    );
\sum_mantissa[327]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[327]_i_5_n_0\
    );
\sum_mantissa[327]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[327]_i_6_n_0\
    );
\sum_mantissa[327]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[327]_i_7_n_0\
    );
\sum_mantissa[328]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[329]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[328]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[328]_i_2_n_0\,
      O => sum_mantissa(328)
    );
\sum_mantissa[328]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[327]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[329]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[331]_i_3_n_7\,
      O => \sum_mantissa[328]_i_2_n_0\
    );
\sum_mantissa[329]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[330]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[329]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[329]_i_2_n_0\,
      O => sum_mantissa(329)
    );
\sum_mantissa[329]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[328]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[330]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[331]_i_3_n_6\,
      O => \sum_mantissa[329]_i_2_n_0\
    );
\sum_mantissa[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[33]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[32]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[32]_i_2_n_0\,
      O => sum_mantissa(32)
    );
\sum_mantissa[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[31]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[33]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[35]_i_3_n_7\,
      O => \sum_mantissa[32]_i_2_n_0\
    );
\sum_mantissa[330]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[331]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[330]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[330]_i_2_n_0\,
      O => sum_mantissa(330)
    );
\sum_mantissa[330]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[329]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[331]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[331]_i_3_n_5\,
      O => \sum_mantissa[330]_i_2_n_0\
    );
\sum_mantissa[331]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[332]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[331]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[331]_i_2_n_0\,
      O => sum_mantissa(331)
    );
\sum_mantissa[331]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[330]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[332]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[331]_i_3_n_4\,
      O => \sum_mantissa[331]_i_2_n_0\
    );
\sum_mantissa[331]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[331]_i_4_n_0\
    );
\sum_mantissa[331]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[331]_i_5_n_0\
    );
\sum_mantissa[331]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[331]_i_6_n_0\
    );
\sum_mantissa[331]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[331]_i_7_n_0\
    );
\sum_mantissa[332]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[333]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[332]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[332]_i_2_n_0\,
      O => sum_mantissa(332)
    );
\sum_mantissa[332]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[331]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[333]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[335]_i_3_n_7\,
      O => \sum_mantissa[332]_i_2_n_0\
    );
\sum_mantissa[333]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[334]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[333]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[333]_i_2_n_0\,
      O => sum_mantissa(333)
    );
\sum_mantissa[333]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[332]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[334]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[335]_i_3_n_6\,
      O => \sum_mantissa[333]_i_2_n_0\
    );
\sum_mantissa[334]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[335]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[334]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[334]_i_2_n_0\,
      O => sum_mantissa(334)
    );
\sum_mantissa[334]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[333]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[335]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[335]_i_3_n_5\,
      O => \sum_mantissa[334]_i_2_n_0\
    );
\sum_mantissa[335]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[336]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[335]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[335]_i_2_n_0\,
      O => sum_mantissa(335)
    );
\sum_mantissa[335]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[334]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[336]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[335]_i_3_n_4\,
      O => \sum_mantissa[335]_i_2_n_0\
    );
\sum_mantissa[335]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[335]_i_4_n_0\
    );
\sum_mantissa[335]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[335]_i_5_n_0\
    );
\sum_mantissa[335]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[335]_i_6_n_0\
    );
\sum_mantissa[335]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[335]_i_7_n_0\
    );
\sum_mantissa[336]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[337]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[336]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[336]_i_2_n_0\,
      O => sum_mantissa(336)
    );
\sum_mantissa[336]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[335]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[337]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[339]_i_3_n_7\,
      O => \sum_mantissa[336]_i_2_n_0\
    );
\sum_mantissa[337]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[338]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[337]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[337]_i_2_n_0\,
      O => sum_mantissa(337)
    );
\sum_mantissa[337]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[336]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[338]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[339]_i_3_n_6\,
      O => \sum_mantissa[337]_i_2_n_0\
    );
\sum_mantissa[338]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[339]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[338]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[338]_i_2_n_0\,
      O => sum_mantissa(338)
    );
\sum_mantissa[338]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[337]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[339]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[339]_i_3_n_5\,
      O => \sum_mantissa[338]_i_2_n_0\
    );
\sum_mantissa[339]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[340]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[339]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[339]_i_2_n_0\,
      O => sum_mantissa(339)
    );
\sum_mantissa[339]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[338]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[340]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[339]_i_3_n_4\,
      O => \sum_mantissa[339]_i_2_n_0\
    );
\sum_mantissa[339]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[339]_i_4_n_0\
    );
\sum_mantissa[339]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[339]_i_5_n_0\
    );
\sum_mantissa[339]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[339]_i_6_n_0\
    );
\sum_mantissa[339]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[339]_i_7_n_0\
    );
\sum_mantissa[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[34]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[33]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[33]_i_2_n_0\,
      O => sum_mantissa(33)
    );
\sum_mantissa[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[32]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[34]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[35]_i_3_n_6\,
      O => \sum_mantissa[33]_i_2_n_0\
    );
\sum_mantissa[340]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[341]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[340]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[340]_i_2_n_0\,
      O => sum_mantissa(340)
    );
\sum_mantissa[340]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[339]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[341]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[343]_i_3_n_7\,
      O => \sum_mantissa[340]_i_2_n_0\
    );
\sum_mantissa[341]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[342]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[341]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[341]_i_2_n_0\,
      O => sum_mantissa(341)
    );
\sum_mantissa[341]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[340]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[342]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[343]_i_3_n_6\,
      O => \sum_mantissa[341]_i_2_n_0\
    );
\sum_mantissa[342]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[343]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[342]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[342]_i_2_n_0\,
      O => sum_mantissa(342)
    );
\sum_mantissa[342]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[341]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[343]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[343]_i_3_n_5\,
      O => \sum_mantissa[342]_i_2_n_0\
    );
\sum_mantissa[343]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[344]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[343]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[343]_i_2_n_0\,
      O => sum_mantissa(343)
    );
\sum_mantissa[343]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[342]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[344]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[343]_i_3_n_4\,
      O => \sum_mantissa[343]_i_2_n_0\
    );
\sum_mantissa[343]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[343]_i_4_n_0\
    );
\sum_mantissa[343]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[343]_i_5_n_0\
    );
\sum_mantissa[343]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[343]_i_6_n_0\
    );
\sum_mantissa[343]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[343]_i_7_n_0\
    );
\sum_mantissa[344]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[345]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[344]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[344]_i_2_n_0\,
      O => sum_mantissa(344)
    );
\sum_mantissa[344]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[343]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[345]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[347]_i_3_n_7\,
      O => \sum_mantissa[344]_i_2_n_0\
    );
\sum_mantissa[345]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[346]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[345]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[345]_i_2_n_0\,
      O => sum_mantissa(345)
    );
\sum_mantissa[345]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[344]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[346]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[347]_i_3_n_6\,
      O => \sum_mantissa[345]_i_2_n_0\
    );
\sum_mantissa[346]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[347]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[346]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[346]_i_2_n_0\,
      O => sum_mantissa(346)
    );
\sum_mantissa[346]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[345]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[347]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[347]_i_3_n_5\,
      O => \sum_mantissa[346]_i_2_n_0\
    );
\sum_mantissa[347]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[348]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[347]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[347]_i_2_n_0\,
      O => sum_mantissa(347)
    );
\sum_mantissa[347]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[346]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[348]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[347]_i_3_n_4\,
      O => \sum_mantissa[347]_i_2_n_0\
    );
\sum_mantissa[347]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[347]_i_4_n_0\
    );
\sum_mantissa[347]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[347]_i_5_n_0\
    );
\sum_mantissa[347]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[347]_i_6_n_0\
    );
\sum_mantissa[347]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[347]_i_7_n_0\
    );
\sum_mantissa[348]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[349]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[348]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[348]_i_2_n_0\,
      O => sum_mantissa(348)
    );
\sum_mantissa[348]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[347]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[349]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[351]_i_3_n_7\,
      O => \sum_mantissa[348]_i_2_n_0\
    );
\sum_mantissa[349]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[350]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[349]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[349]_i_2_n_0\,
      O => sum_mantissa(349)
    );
\sum_mantissa[349]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[348]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[350]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[351]_i_3_n_6\,
      O => \sum_mantissa[349]_i_2_n_0\
    );
\sum_mantissa[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[35]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[34]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[34]_i_2_n_0\,
      O => sum_mantissa(34)
    );
\sum_mantissa[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[33]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[35]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[35]_i_3_n_5\,
      O => \sum_mantissa[34]_i_2_n_0\
    );
\sum_mantissa[350]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[351]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[350]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[350]_i_2_n_0\,
      O => sum_mantissa(350)
    );
\sum_mantissa[350]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[349]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[351]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[351]_i_3_n_5\,
      O => \sum_mantissa[350]_i_2_n_0\
    );
\sum_mantissa[351]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[352]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[351]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[351]_i_2_n_0\,
      O => sum_mantissa(351)
    );
\sum_mantissa[351]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[350]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[352]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[351]_i_3_n_4\,
      O => \sum_mantissa[351]_i_2_n_0\
    );
\sum_mantissa[351]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[351]_i_4_n_0\
    );
\sum_mantissa[351]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[351]_i_5_n_0\
    );
\sum_mantissa[351]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[351]_i_6_n_0\
    );
\sum_mantissa[351]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[351]_i_7_n_0\
    );
\sum_mantissa[352]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[353]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[352]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[352]_i_2_n_0\,
      O => sum_mantissa(352)
    );
\sum_mantissa[352]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[351]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[353]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[355]_i_3_n_7\,
      O => \sum_mantissa[352]_i_2_n_0\
    );
\sum_mantissa[353]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[354]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[353]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[353]_i_2_n_0\,
      O => sum_mantissa(353)
    );
\sum_mantissa[353]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[352]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[354]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[355]_i_3_n_6\,
      O => \sum_mantissa[353]_i_2_n_0\
    );
\sum_mantissa[354]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[355]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[354]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[354]_i_2_n_0\,
      O => sum_mantissa(354)
    );
\sum_mantissa[354]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[353]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[355]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[355]_i_3_n_5\,
      O => \sum_mantissa[354]_i_2_n_0\
    );
\sum_mantissa[355]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[356]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[355]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[355]_i_2_n_0\,
      O => sum_mantissa(355)
    );
\sum_mantissa[355]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[354]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[356]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[355]_i_3_n_4\,
      O => \sum_mantissa[355]_i_2_n_0\
    );
\sum_mantissa[355]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[355]_i_4_n_0\
    );
\sum_mantissa[355]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[355]_i_5_n_0\
    );
\sum_mantissa[355]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[355]_i_6_n_0\
    );
\sum_mantissa[355]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[355]_i_7_n_0\
    );
\sum_mantissa[356]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[357]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[356]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[356]_i_2_n_0\,
      O => sum_mantissa(356)
    );
\sum_mantissa[356]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[355]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[357]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[359]_i_3_n_7\,
      O => \sum_mantissa[356]_i_2_n_0\
    );
\sum_mantissa[357]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[358]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[357]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[357]_i_2_n_0\,
      O => sum_mantissa(357)
    );
\sum_mantissa[357]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[356]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[358]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[359]_i_3_n_6\,
      O => \sum_mantissa[357]_i_2_n_0\
    );
\sum_mantissa[358]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[359]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[358]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[358]_i_2_n_0\,
      O => sum_mantissa(358)
    );
\sum_mantissa[358]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[357]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[359]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[359]_i_3_n_5\,
      O => \sum_mantissa[358]_i_2_n_0\
    );
\sum_mantissa[359]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[360]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[359]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[359]_i_2_n_0\,
      O => sum_mantissa(359)
    );
\sum_mantissa[359]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[358]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[360]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[359]_i_3_n_4\,
      O => \sum_mantissa[359]_i_2_n_0\
    );
\sum_mantissa[359]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[359]_i_4_n_0\
    );
\sum_mantissa[359]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[359]_i_5_n_0\
    );
\sum_mantissa[359]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[359]_i_6_n_0\
    );
\sum_mantissa[359]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[359]_i_7_n_0\
    );
\sum_mantissa[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[36]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[35]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[35]_i_2_n_0\,
      O => sum_mantissa(35)
    );
\sum_mantissa[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[34]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[36]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[35]_i_3_n_4\,
      O => \sum_mantissa[35]_i_2_n_0\
    );
\sum_mantissa[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[35]_i_4_n_0\
    );
\sum_mantissa[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[35]_i_5_n_0\
    );
\sum_mantissa[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[35]_i_6_n_0\
    );
\sum_mantissa[35]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[35]_i_7_n_0\
    );
\sum_mantissa[360]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[361]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[360]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[360]_i_2_n_0\,
      O => sum_mantissa(360)
    );
\sum_mantissa[360]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[359]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[361]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[363]_i_3_n_7\,
      O => \sum_mantissa[360]_i_2_n_0\
    );
\sum_mantissa[361]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[362]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[361]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[361]_i_2_n_0\,
      O => sum_mantissa(361)
    );
\sum_mantissa[361]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[360]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[362]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[363]_i_3_n_6\,
      O => \sum_mantissa[361]_i_2_n_0\
    );
\sum_mantissa[362]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[363]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[362]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[362]_i_2_n_0\,
      O => sum_mantissa(362)
    );
\sum_mantissa[362]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[361]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[363]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[363]_i_3_n_5\,
      O => \sum_mantissa[362]_i_2_n_0\
    );
\sum_mantissa[363]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[364]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[363]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[363]_i_2_n_0\,
      O => sum_mantissa(363)
    );
\sum_mantissa[363]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[362]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[364]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[363]_i_3_n_4\,
      O => \sum_mantissa[363]_i_2_n_0\
    );
\sum_mantissa[363]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[363]_i_4_n_0\
    );
\sum_mantissa[363]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[363]_i_5_n_0\
    );
\sum_mantissa[363]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[363]_i_6_n_0\
    );
\sum_mantissa[363]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__0_n_0\,
      I1 => \sign_b_reg_rep__0_n_0\,
      O => \sum_mantissa[363]_i_7_n_0\
    );
\sum_mantissa[364]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[365]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[364]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[364]_i_2_n_0\,
      O => sum_mantissa(364)
    );
\sum_mantissa[364]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[363]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[365]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[367]_i_3_n_7\,
      O => \sum_mantissa[364]_i_2_n_0\
    );
\sum_mantissa[365]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[366]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[365]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[365]_i_2_n_0\,
      O => sum_mantissa(365)
    );
\sum_mantissa[365]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[364]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[366]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[367]_i_3_n_6\,
      O => \sum_mantissa[365]_i_2_n_0\
    );
\sum_mantissa[366]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[367]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[366]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[366]_i_2_n_0\,
      O => sum_mantissa(366)
    );
\sum_mantissa[366]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[365]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[367]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[367]_i_3_n_5\,
      O => \sum_mantissa[366]_i_2_n_0\
    );
\sum_mantissa[367]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[368]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[367]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[367]_i_2_n_0\,
      O => sum_mantissa(367)
    );
\sum_mantissa[367]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[366]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[368]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[367]_i_3_n_4\,
      O => \sum_mantissa[367]_i_2_n_0\
    );
\sum_mantissa[367]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[367]_i_4_n_0\
    );
\sum_mantissa[367]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[367]_i_5_n_0\
    );
\sum_mantissa[367]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[367]_i_6_n_0\
    );
\sum_mantissa[367]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[367]_i_7_n_0\
    );
\sum_mantissa[368]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[369]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[368]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[368]_i_2_n_0\,
      O => sum_mantissa(368)
    );
\sum_mantissa[368]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[367]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[369]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[371]_i_3_n_7\,
      O => \sum_mantissa[368]_i_2_n_0\
    );
\sum_mantissa[369]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[370]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[369]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[369]_i_2_n_0\,
      O => sum_mantissa(369)
    );
\sum_mantissa[369]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[368]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[370]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[371]_i_3_n_6\,
      O => \sum_mantissa[369]_i_2_n_0\
    );
\sum_mantissa[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[37]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[36]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[36]_i_2_n_0\,
      O => sum_mantissa(36)
    );
\sum_mantissa[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[35]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[37]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[39]_i_3_n_7\,
      O => \sum_mantissa[36]_i_2_n_0\
    );
\sum_mantissa[370]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[371]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[370]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[370]_i_2_n_0\,
      O => sum_mantissa(370)
    );
\sum_mantissa[370]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[369]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[371]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[371]_i_3_n_5\,
      O => \sum_mantissa[370]_i_2_n_0\
    );
\sum_mantissa[371]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[372]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[371]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[371]_i_2_n_0\,
      O => sum_mantissa(371)
    );
\sum_mantissa[371]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[370]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[372]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[371]_i_3_n_4\,
      O => \sum_mantissa[371]_i_2_n_0\
    );
\sum_mantissa[371]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[371]_i_4_n_0\
    );
\sum_mantissa[371]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[371]_i_5_n_0\
    );
\sum_mantissa[371]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[371]_i_6_n_0\
    );
\sum_mantissa[371]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[371]_i_7_n_0\
    );
\sum_mantissa[372]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[373]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[372]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[372]_i_2_n_0\,
      O => sum_mantissa(372)
    );
\sum_mantissa[372]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[371]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[373]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[375]_i_3_n_7\,
      O => \sum_mantissa[372]_i_2_n_0\
    );
\sum_mantissa[373]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[374]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[373]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[373]_i_2_n_0\,
      O => sum_mantissa(373)
    );
\sum_mantissa[373]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[372]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[374]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[375]_i_3_n_6\,
      O => \sum_mantissa[373]_i_2_n_0\
    );
\sum_mantissa[374]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[375]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[374]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[374]_i_2_n_0\,
      O => sum_mantissa(374)
    );
\sum_mantissa[374]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[373]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[375]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[375]_i_3_n_5\,
      O => \sum_mantissa[374]_i_2_n_0\
    );
\sum_mantissa[375]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[376]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[375]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[375]_i_2_n_0\,
      O => sum_mantissa(375)
    );
\sum_mantissa[375]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[374]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[376]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[375]_i_3_n_4\,
      O => \sum_mantissa[375]_i_2_n_0\
    );
\sum_mantissa[375]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[375]_i_4_n_0\
    );
\sum_mantissa[375]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[375]_i_5_n_0\
    );
\sum_mantissa[375]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[375]_i_6_n_0\
    );
\sum_mantissa[375]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[375]_i_7_n_0\
    );
\sum_mantissa[376]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[377]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[376]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[376]_i_2_n_0\,
      O => sum_mantissa(376)
    );
\sum_mantissa[376]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[375]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[377]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[379]_i_3_n_7\,
      O => \sum_mantissa[376]_i_2_n_0\
    );
\sum_mantissa[377]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[378]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[377]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[377]_i_2_n_0\,
      O => sum_mantissa(377)
    );
\sum_mantissa[377]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[376]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[378]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[379]_i_3_n_6\,
      O => \sum_mantissa[377]_i_2_n_0\
    );
\sum_mantissa[378]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[379]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[378]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[378]_i_2_n_0\,
      O => sum_mantissa(378)
    );
\sum_mantissa[378]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[377]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[379]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[379]_i_3_n_5\,
      O => \sum_mantissa[378]_i_2_n_0\
    );
\sum_mantissa[379]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[380]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[379]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[379]_i_2_n_0\,
      O => sum_mantissa(379)
    );
\sum_mantissa[379]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[378]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[380]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[379]_i_3_n_4\,
      O => \sum_mantissa[379]_i_2_n_0\
    );
\sum_mantissa[379]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[379]_i_4_n_0\
    );
\sum_mantissa[379]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[379]_i_5_n_0\
    );
\sum_mantissa[379]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[379]_i_6_n_0\
    );
\sum_mantissa[379]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[379]_i_7_n_0\
    );
\sum_mantissa[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[38]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[37]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[37]_i_2_n_0\,
      O => sum_mantissa(37)
    );
\sum_mantissa[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[36]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[38]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[39]_i_3_n_6\,
      O => \sum_mantissa[37]_i_2_n_0\
    );
\sum_mantissa[380]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[381]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[380]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[380]_i_2_n_0\,
      O => sum_mantissa(380)
    );
\sum_mantissa[380]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[379]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[381]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[383]_i_3_n_7\,
      O => \sum_mantissa[380]_i_2_n_0\
    );
\sum_mantissa[381]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[382]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[381]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[381]_i_2_n_0\,
      O => sum_mantissa(381)
    );
\sum_mantissa[381]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[380]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[382]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[383]_i_3_n_6\,
      O => \sum_mantissa[381]_i_2_n_0\
    );
\sum_mantissa[382]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[383]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[382]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[382]_i_2_n_0\,
      O => sum_mantissa(382)
    );
\sum_mantissa[382]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[381]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[383]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[383]_i_3_n_5\,
      O => \sum_mantissa[382]_i_2_n_0\
    );
\sum_mantissa[383]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[384]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[383]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[383]_i_2_n_0\,
      O => sum_mantissa(383)
    );
\sum_mantissa[383]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[382]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[384]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[383]_i_3_n_4\,
      O => \sum_mantissa[383]_i_2_n_0\
    );
\sum_mantissa[383]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[383]_i_4_n_0\
    );
\sum_mantissa[383]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[383]_i_5_n_0\
    );
\sum_mantissa[383]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[383]_i_6_n_0\
    );
\sum_mantissa[383]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[383]_i_7_n_0\
    );
\sum_mantissa[384]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[385]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[384]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[384]_i_2_n_0\,
      O => sum_mantissa(384)
    );
\sum_mantissa[384]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[383]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[385]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[387]_i_3_n_7\,
      O => \sum_mantissa[384]_i_2_n_0\
    );
\sum_mantissa[385]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[386]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[385]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[385]_i_2_n_0\,
      O => sum_mantissa(385)
    );
\sum_mantissa[385]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[384]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[386]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[387]_i_3_n_6\,
      O => \sum_mantissa[385]_i_2_n_0\
    );
\sum_mantissa[386]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[387]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[386]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[386]_i_2_n_0\,
      O => sum_mantissa(386)
    );
\sum_mantissa[386]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[385]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[387]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[387]_i_3_n_5\,
      O => \sum_mantissa[386]_i_2_n_0\
    );
\sum_mantissa[387]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[388]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[387]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[387]_i_2_n_0\,
      O => sum_mantissa(387)
    );
\sum_mantissa[387]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[386]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[388]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[387]_i_3_n_4\,
      O => \sum_mantissa[387]_i_2_n_0\
    );
\sum_mantissa[387]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[387]_i_4_n_0\
    );
\sum_mantissa[387]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[387]_i_5_n_0\
    );
\sum_mantissa[387]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[387]_i_6_n_0\
    );
\sum_mantissa[387]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[387]_i_7_n_0\
    );
\sum_mantissa[388]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[389]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[388]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[388]_i_2_n_0\,
      O => sum_mantissa(388)
    );
\sum_mantissa[388]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[387]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[389]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[391]_i_3_n_7\,
      O => \sum_mantissa[388]_i_2_n_0\
    );
\sum_mantissa[389]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[390]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[389]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[389]_i_2_n_0\,
      O => sum_mantissa(389)
    );
\sum_mantissa[389]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[388]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[390]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[391]_i_3_n_6\,
      O => \sum_mantissa[389]_i_2_n_0\
    );
\sum_mantissa[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[39]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[38]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[38]_i_2_n_0\,
      O => sum_mantissa(38)
    );
\sum_mantissa[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[37]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[39]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[39]_i_3_n_5\,
      O => \sum_mantissa[38]_i_2_n_0\
    );
\sum_mantissa[390]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[391]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[390]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[390]_i_2_n_0\,
      O => sum_mantissa(390)
    );
\sum_mantissa[390]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[389]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[391]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[391]_i_3_n_5\,
      O => \sum_mantissa[390]_i_2_n_0\
    );
\sum_mantissa[391]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[392]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[391]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[391]_i_2_n_0\,
      O => sum_mantissa(391)
    );
\sum_mantissa[391]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[390]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[392]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[391]_i_3_n_4\,
      O => \sum_mantissa[391]_i_2_n_0\
    );
\sum_mantissa[391]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[391]_i_4_n_0\
    );
\sum_mantissa[391]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[391]_i_5_n_0\
    );
\sum_mantissa[391]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[391]_i_6_n_0\
    );
\sum_mantissa[391]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[391]_i_7_n_0\
    );
\sum_mantissa[392]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[393]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[392]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[392]_i_2_n_0\,
      O => sum_mantissa(392)
    );
\sum_mantissa[392]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[391]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[393]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[395]_i_3_n_7\,
      O => \sum_mantissa[392]_i_2_n_0\
    );
\sum_mantissa[393]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[394]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[393]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[393]_i_2_n_0\,
      O => sum_mantissa(393)
    );
\sum_mantissa[393]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[392]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[394]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[395]_i_3_n_6\,
      O => \sum_mantissa[393]_i_2_n_0\
    );
\sum_mantissa[394]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[395]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[394]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[394]_i_2_n_0\,
      O => sum_mantissa(394)
    );
\sum_mantissa[394]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[393]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[395]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[395]_i_3_n_5\,
      O => \sum_mantissa[394]_i_2_n_0\
    );
\sum_mantissa[395]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[396]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[395]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[395]_i_2_n_0\,
      O => sum_mantissa(395)
    );
\sum_mantissa[395]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[394]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[396]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[395]_i_3_n_4\,
      O => \sum_mantissa[395]_i_2_n_0\
    );
\sum_mantissa[395]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[395]_i_4_n_0\
    );
\sum_mantissa[395]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[395]_i_5_n_0\
    );
\sum_mantissa[395]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[395]_i_6_n_0\
    );
\sum_mantissa[395]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[395]_i_7_n_0\
    );
\sum_mantissa[396]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[397]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[396]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[396]_i_2_n_0\,
      O => sum_mantissa(396)
    );
\sum_mantissa[396]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[395]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[397]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[399]_i_3_n_7\,
      O => \sum_mantissa[396]_i_2_n_0\
    );
\sum_mantissa[397]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[398]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[397]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[397]_i_2_n_0\,
      O => sum_mantissa(397)
    );
\sum_mantissa[397]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[396]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[398]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[399]_i_3_n_6\,
      O => \sum_mantissa[397]_i_2_n_0\
    );
\sum_mantissa[398]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[399]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[398]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[398]_i_2_n_0\,
      O => sum_mantissa(398)
    );
\sum_mantissa[398]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[397]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[399]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[399]_i_3_n_5\,
      O => \sum_mantissa[398]_i_2_n_0\
    );
\sum_mantissa[399]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[400]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[399]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[399]_i_2_n_0\,
      O => sum_mantissa(399)
    );
\sum_mantissa[399]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[398]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[400]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[399]_i_3_n_4\,
      O => \sum_mantissa[399]_i_2_n_0\
    );
\sum_mantissa[399]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[399]_i_4_n_0\
    );
\sum_mantissa[399]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[399]_i_5_n_0\
    );
\sum_mantissa[399]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[399]_i_6_n_0\
    );
\sum_mantissa[399]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[399]_i_7_n_0\
    );
\sum_mantissa[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[40]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[39]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[39]_i_2_n_0\,
      O => sum_mantissa(39)
    );
\sum_mantissa[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[38]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[40]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[39]_i_3_n_4\,
      O => \sum_mantissa[39]_i_2_n_0\
    );
\sum_mantissa[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[39]_i_4_n_0\
    );
\sum_mantissa[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[39]_i_5_n_0\
    );
\sum_mantissa[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[39]_i_6_n_0\
    );
\sum_mantissa[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[39]_i_7_n_0\
    );
\sum_mantissa[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[3]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[3]_i_2_n_0\,
      O => sum_mantissa(3)
    );
\sum_mantissa[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[2]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => \sum_mantissa[1047]_i_7_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[3]_i_3_n_4\,
      O => \sum_mantissa[3]_i_2_n_0\
    );
\sum_mantissa[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => p_3_out(1047)
    );
\sum_mantissa[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[3]_i_5_n_0\
    );
\sum_mantissa[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[3]_i_6_n_0\
    );
\sum_mantissa[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[3]_i_7_n_0\
    );
\sum_mantissa[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[3]_i_8_n_0\
    );
\sum_mantissa[400]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[401]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[400]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[400]_i_2_n_0\,
      O => sum_mantissa(400)
    );
\sum_mantissa[400]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[399]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[401]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[403]_i_3_n_7\,
      O => \sum_mantissa[400]_i_2_n_0\
    );
\sum_mantissa[401]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[402]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[401]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[401]_i_2_n_0\,
      O => sum_mantissa(401)
    );
\sum_mantissa[401]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[400]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[402]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[403]_i_3_n_6\,
      O => \sum_mantissa[401]_i_2_n_0\
    );
\sum_mantissa[402]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[403]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[402]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[402]_i_2_n_0\,
      O => sum_mantissa(402)
    );
\sum_mantissa[402]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[401]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[403]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[403]_i_3_n_5\,
      O => \sum_mantissa[402]_i_2_n_0\
    );
\sum_mantissa[403]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[404]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[403]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[403]_i_2_n_0\,
      O => sum_mantissa(403)
    );
\sum_mantissa[403]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[402]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[404]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[403]_i_3_n_4\,
      O => \sum_mantissa[403]_i_2_n_0\
    );
\sum_mantissa[403]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[403]_i_4_n_0\
    );
\sum_mantissa[403]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[403]_i_5_n_0\
    );
\sum_mantissa[403]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[403]_i_6_n_0\
    );
\sum_mantissa[403]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[403]_i_7_n_0\
    );
\sum_mantissa[404]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[405]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[404]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[404]_i_2_n_0\,
      O => sum_mantissa(404)
    );
\sum_mantissa[404]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[403]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[405]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[407]_i_3_n_7\,
      O => \sum_mantissa[404]_i_2_n_0\
    );
\sum_mantissa[405]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[406]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[405]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[405]_i_2_n_0\,
      O => sum_mantissa(405)
    );
\sum_mantissa[405]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[404]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[406]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[407]_i_3_n_6\,
      O => \sum_mantissa[405]_i_2_n_0\
    );
\sum_mantissa[406]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[407]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[406]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[406]_i_2_n_0\,
      O => sum_mantissa(406)
    );
\sum_mantissa[406]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[405]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[407]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[407]_i_3_n_5\,
      O => \sum_mantissa[406]_i_2_n_0\
    );
\sum_mantissa[407]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[408]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[407]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[407]_i_2_n_0\,
      O => sum_mantissa(407)
    );
\sum_mantissa[407]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[406]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[408]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[407]_i_3_n_4\,
      O => \sum_mantissa[407]_i_2_n_0\
    );
\sum_mantissa[407]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[407]_i_4_n_0\
    );
\sum_mantissa[407]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[407]_i_5_n_0\
    );
\sum_mantissa[407]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[407]_i_6_n_0\
    );
\sum_mantissa[407]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[407]_i_7_n_0\
    );
\sum_mantissa[408]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[409]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[408]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[408]_i_2_n_0\,
      O => sum_mantissa(408)
    );
\sum_mantissa[408]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[407]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[409]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[411]_i_3_n_7\,
      O => \sum_mantissa[408]_i_2_n_0\
    );
\sum_mantissa[409]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[410]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[409]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[409]_i_2_n_0\,
      O => sum_mantissa(409)
    );
\sum_mantissa[409]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[408]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[410]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[411]_i_3_n_6\,
      O => \sum_mantissa[409]_i_2_n_0\
    );
\sum_mantissa[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[41]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[40]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[40]_i_2_n_0\,
      O => sum_mantissa(40)
    );
\sum_mantissa[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[39]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[41]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[43]_i_3_n_7\,
      O => \sum_mantissa[40]_i_2_n_0\
    );
\sum_mantissa[410]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[411]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[410]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[410]_i_2_n_0\,
      O => sum_mantissa(410)
    );
\sum_mantissa[410]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[409]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[411]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[411]_i_3_n_5\,
      O => \sum_mantissa[410]_i_2_n_0\
    );
\sum_mantissa[411]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[412]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[411]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[411]_i_2_n_0\,
      O => sum_mantissa(411)
    );
\sum_mantissa[411]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[410]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[412]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[411]_i_3_n_4\,
      O => \sum_mantissa[411]_i_2_n_0\
    );
\sum_mantissa[411]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[411]_i_4_n_0\
    );
\sum_mantissa[411]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[411]_i_5_n_0\
    );
\sum_mantissa[411]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[411]_i_6_n_0\
    );
\sum_mantissa[411]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[411]_i_7_n_0\
    );
\sum_mantissa[412]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[413]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[412]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[412]_i_2_n_0\,
      O => sum_mantissa(412)
    );
\sum_mantissa[412]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[411]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[413]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[415]_i_3_n_7\,
      O => \sum_mantissa[412]_i_2_n_0\
    );
\sum_mantissa[413]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[414]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[413]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[413]_i_2_n_0\,
      O => sum_mantissa(413)
    );
\sum_mantissa[413]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[412]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[414]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[415]_i_3_n_6\,
      O => \sum_mantissa[413]_i_2_n_0\
    );
\sum_mantissa[414]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[415]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[414]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[414]_i_2_n_0\,
      O => sum_mantissa(414)
    );
\sum_mantissa[414]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[413]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[415]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[415]_i_3_n_5\,
      O => \sum_mantissa[414]_i_2_n_0\
    );
\sum_mantissa[415]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[416]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[415]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[415]_i_2_n_0\,
      O => sum_mantissa(415)
    );
\sum_mantissa[415]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[414]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[416]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[415]_i_3_n_4\,
      O => \sum_mantissa[415]_i_2_n_0\
    );
\sum_mantissa[415]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[415]_i_4_n_0\
    );
\sum_mantissa[415]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[415]_i_5_n_0\
    );
\sum_mantissa[415]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[415]_i_6_n_0\
    );
\sum_mantissa[415]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[415]_i_7_n_0\
    );
\sum_mantissa[416]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[417]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[416]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[416]_i_2_n_0\,
      O => sum_mantissa(416)
    );
\sum_mantissa[416]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[415]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[417]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[419]_i_3_n_7\,
      O => \sum_mantissa[416]_i_2_n_0\
    );
\sum_mantissa[417]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[418]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[417]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[417]_i_2_n_0\,
      O => sum_mantissa(417)
    );
\sum_mantissa[417]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[416]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[418]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[419]_i_3_n_6\,
      O => \sum_mantissa[417]_i_2_n_0\
    );
\sum_mantissa[418]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[419]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[418]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[418]_i_2_n_0\,
      O => sum_mantissa(418)
    );
\sum_mantissa[418]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[417]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[419]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[419]_i_3_n_5\,
      O => \sum_mantissa[418]_i_2_n_0\
    );
\sum_mantissa[419]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[420]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[419]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[419]_i_2_n_0\,
      O => sum_mantissa(419)
    );
\sum_mantissa[419]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[418]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[420]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[419]_i_3_n_4\,
      O => \sum_mantissa[419]_i_2_n_0\
    );
\sum_mantissa[419]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[419]_i_4_n_0\
    );
\sum_mantissa[419]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[419]_i_5_n_0\
    );
\sum_mantissa[419]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[419]_i_6_n_0\
    );
\sum_mantissa[419]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[419]_i_7_n_0\
    );
\sum_mantissa[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[42]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[41]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[41]_i_2_n_0\,
      O => sum_mantissa(41)
    );
\sum_mantissa[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[40]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[42]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[43]_i_3_n_6\,
      O => \sum_mantissa[41]_i_2_n_0\
    );
\sum_mantissa[420]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[421]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[420]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[420]_i_2_n_0\,
      O => sum_mantissa(420)
    );
\sum_mantissa[420]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[419]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[421]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[423]_i_3_n_7\,
      O => \sum_mantissa[420]_i_2_n_0\
    );
\sum_mantissa[421]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[422]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[421]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[421]_i_2_n_0\,
      O => sum_mantissa(421)
    );
\sum_mantissa[421]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[420]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[422]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[423]_i_3_n_6\,
      O => \sum_mantissa[421]_i_2_n_0\
    );
\sum_mantissa[422]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[423]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[422]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[422]_i_2_n_0\,
      O => sum_mantissa(422)
    );
\sum_mantissa[422]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[421]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[423]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[423]_i_3_n_5\,
      O => \sum_mantissa[422]_i_2_n_0\
    );
\sum_mantissa[423]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[424]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[423]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[423]_i_2_n_0\,
      O => sum_mantissa(423)
    );
\sum_mantissa[423]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[422]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[424]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[423]_i_3_n_4\,
      O => \sum_mantissa[423]_i_2_n_0\
    );
\sum_mantissa[423]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[423]_i_4_n_0\
    );
\sum_mantissa[423]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[423]_i_5_n_0\
    );
\sum_mantissa[423]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[423]_i_6_n_0\
    );
\sum_mantissa[423]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[423]_i_7_n_0\
    );
\sum_mantissa[424]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[425]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[424]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[424]_i_2_n_0\,
      O => sum_mantissa(424)
    );
\sum_mantissa[424]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[423]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[425]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[427]_i_3_n_7\,
      O => \sum_mantissa[424]_i_2_n_0\
    );
\sum_mantissa[425]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[426]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[425]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[425]_i_2_n_0\,
      O => sum_mantissa(425)
    );
\sum_mantissa[425]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[424]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[426]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[427]_i_3_n_6\,
      O => \sum_mantissa[425]_i_2_n_0\
    );
\sum_mantissa[426]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[427]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[426]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[426]_i_2_n_0\,
      O => sum_mantissa(426)
    );
\sum_mantissa[426]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[425]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[427]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[427]_i_3_n_5\,
      O => \sum_mantissa[426]_i_2_n_0\
    );
\sum_mantissa[427]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[428]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[427]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[427]_i_2_n_0\,
      O => sum_mantissa(427)
    );
\sum_mantissa[427]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[426]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[428]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[427]_i_3_n_4\,
      O => \sum_mantissa[427]_i_2_n_0\
    );
\sum_mantissa[427]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[427]_i_4_n_0\
    );
\sum_mantissa[427]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[427]_i_5_n_0\
    );
\sum_mantissa[427]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[427]_i_6_n_0\
    );
\sum_mantissa[427]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[427]_i_7_n_0\
    );
\sum_mantissa[428]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[429]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[428]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[428]_i_2_n_0\,
      O => sum_mantissa(428)
    );
\sum_mantissa[428]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[427]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[429]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[431]_i_3_n_7\,
      O => \sum_mantissa[428]_i_2_n_0\
    );
\sum_mantissa[429]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[430]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[429]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[429]_i_2_n_0\,
      O => sum_mantissa(429)
    );
\sum_mantissa[429]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[428]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[430]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[431]_i_3_n_6\,
      O => \sum_mantissa[429]_i_2_n_0\
    );
\sum_mantissa[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[43]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[42]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[42]_i_2_n_0\,
      O => sum_mantissa(42)
    );
\sum_mantissa[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[41]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[43]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[43]_i_3_n_5\,
      O => \sum_mantissa[42]_i_2_n_0\
    );
\sum_mantissa[430]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[431]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[430]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[430]_i_2_n_0\,
      O => sum_mantissa(430)
    );
\sum_mantissa[430]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[429]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[431]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[431]_i_3_n_5\,
      O => \sum_mantissa[430]_i_2_n_0\
    );
\sum_mantissa[431]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[432]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[431]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[431]_i_2_n_0\,
      O => sum_mantissa(431)
    );
\sum_mantissa[431]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[430]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[432]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[431]_i_3_n_4\,
      O => \sum_mantissa[431]_i_2_n_0\
    );
\sum_mantissa[431]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[431]_i_4_n_0\
    );
\sum_mantissa[431]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[431]_i_5_n_0\
    );
\sum_mantissa[431]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[431]_i_6_n_0\
    );
\sum_mantissa[431]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[431]_i_7_n_0\
    );
\sum_mantissa[432]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[433]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[432]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[432]_i_2_n_0\,
      O => sum_mantissa(432)
    );
\sum_mantissa[432]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[431]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[433]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[435]_i_3_n_7\,
      O => \sum_mantissa[432]_i_2_n_0\
    );
\sum_mantissa[433]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[434]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[433]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[433]_i_2_n_0\,
      O => sum_mantissa(433)
    );
\sum_mantissa[433]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[432]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[434]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[435]_i_3_n_6\,
      O => \sum_mantissa[433]_i_2_n_0\
    );
\sum_mantissa[434]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[435]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[434]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[434]_i_2_n_0\,
      O => sum_mantissa(434)
    );
\sum_mantissa[434]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[433]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[435]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[435]_i_3_n_5\,
      O => \sum_mantissa[434]_i_2_n_0\
    );
\sum_mantissa[435]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[436]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[435]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[435]_i_2_n_0\,
      O => sum_mantissa(435)
    );
\sum_mantissa[435]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[434]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[436]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[435]_i_3_n_4\,
      O => \sum_mantissa[435]_i_2_n_0\
    );
\sum_mantissa[435]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[435]_i_4_n_0\
    );
\sum_mantissa[435]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[435]_i_5_n_0\
    );
\sum_mantissa[435]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[435]_i_6_n_0\
    );
\sum_mantissa[435]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[435]_i_7_n_0\
    );
\sum_mantissa[436]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[437]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[436]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[436]_i_2_n_0\,
      O => sum_mantissa(436)
    );
\sum_mantissa[436]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[435]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[437]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[439]_i_3_n_7\,
      O => \sum_mantissa[436]_i_2_n_0\
    );
\sum_mantissa[437]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[438]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[437]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[437]_i_2_n_0\,
      O => sum_mantissa(437)
    );
\sum_mantissa[437]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[436]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[438]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[439]_i_3_n_6\,
      O => \sum_mantissa[437]_i_2_n_0\
    );
\sum_mantissa[438]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[439]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[438]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[438]_i_2_n_0\,
      O => sum_mantissa(438)
    );
\sum_mantissa[438]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[437]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[439]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[439]_i_3_n_5\,
      O => \sum_mantissa[438]_i_2_n_0\
    );
\sum_mantissa[439]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[440]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[439]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[439]_i_2_n_0\,
      O => sum_mantissa(439)
    );
\sum_mantissa[439]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[438]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[440]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[439]_i_3_n_4\,
      O => \sum_mantissa[439]_i_2_n_0\
    );
\sum_mantissa[439]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[439]_i_4_n_0\
    );
\sum_mantissa[439]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[439]_i_5_n_0\
    );
\sum_mantissa[439]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[439]_i_6_n_0\
    );
\sum_mantissa[439]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[439]_i_7_n_0\
    );
\sum_mantissa[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[44]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[43]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[43]_i_2_n_0\,
      O => sum_mantissa(43)
    );
\sum_mantissa[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[42]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[44]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[43]_i_3_n_4\,
      O => \sum_mantissa[43]_i_2_n_0\
    );
\sum_mantissa[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[43]_i_4_n_0\
    );
\sum_mantissa[43]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[43]_i_5_n_0\
    );
\sum_mantissa[43]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[43]_i_6_n_0\
    );
\sum_mantissa[43]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[43]_i_7_n_0\
    );
\sum_mantissa[440]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[441]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[440]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[440]_i_2_n_0\,
      O => sum_mantissa(440)
    );
\sum_mantissa[440]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[439]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[441]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[443]_i_3_n_7\,
      O => \sum_mantissa[440]_i_2_n_0\
    );
\sum_mantissa[441]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[442]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[441]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[441]_i_2_n_0\,
      O => sum_mantissa(441)
    );
\sum_mantissa[441]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[440]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[442]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[443]_i_3_n_6\,
      O => \sum_mantissa[441]_i_2_n_0\
    );
\sum_mantissa[442]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[443]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[442]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[442]_i_2_n_0\,
      O => sum_mantissa(442)
    );
\sum_mantissa[442]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[441]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[443]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[443]_i_3_n_5\,
      O => \sum_mantissa[442]_i_2_n_0\
    );
\sum_mantissa[443]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[444]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[443]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[443]_i_2_n_0\,
      O => sum_mantissa(443)
    );
\sum_mantissa[443]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[442]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[444]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[443]_i_3_n_4\,
      O => \sum_mantissa[443]_i_2_n_0\
    );
\sum_mantissa[443]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[443]_i_4_n_0\
    );
\sum_mantissa[443]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[443]_i_5_n_0\
    );
\sum_mantissa[443]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[443]_i_6_n_0\
    );
\sum_mantissa[443]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[443]_i_7_n_0\
    );
\sum_mantissa[444]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[445]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[444]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[444]_i_2_n_0\,
      O => sum_mantissa(444)
    );
\sum_mantissa[444]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[443]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[445]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[447]_i_3_n_7\,
      O => \sum_mantissa[444]_i_2_n_0\
    );
\sum_mantissa[445]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[446]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[445]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[445]_i_2_n_0\,
      O => sum_mantissa(445)
    );
\sum_mantissa[445]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[444]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[446]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[447]_i_3_n_6\,
      O => \sum_mantissa[445]_i_2_n_0\
    );
\sum_mantissa[446]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[447]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[446]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[446]_i_2_n_0\,
      O => sum_mantissa(446)
    );
\sum_mantissa[446]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[445]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[447]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[447]_i_3_n_5\,
      O => \sum_mantissa[446]_i_2_n_0\
    );
\sum_mantissa[447]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[448]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[447]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[447]_i_2_n_0\,
      O => sum_mantissa(447)
    );
\sum_mantissa[447]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[446]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[448]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[447]_i_3_n_4\,
      O => \sum_mantissa[447]_i_2_n_0\
    );
\sum_mantissa[447]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[447]_i_4_n_0\
    );
\sum_mantissa[447]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[447]_i_5_n_0\
    );
\sum_mantissa[447]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[447]_i_6_n_0\
    );
\sum_mantissa[447]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[447]_i_7_n_0\
    );
\sum_mantissa[448]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[449]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[448]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[448]_i_2_n_0\,
      O => sum_mantissa(448)
    );
\sum_mantissa[448]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[447]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[449]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[451]_i_3_n_7\,
      O => \sum_mantissa[448]_i_2_n_0\
    );
\sum_mantissa[449]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[450]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[449]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[449]_i_2_n_0\,
      O => sum_mantissa(449)
    );
\sum_mantissa[449]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[448]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[450]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[451]_i_3_n_6\,
      O => \sum_mantissa[449]_i_2_n_0\
    );
\sum_mantissa[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[45]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[44]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[44]_i_2_n_0\,
      O => sum_mantissa(44)
    );
\sum_mantissa[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[43]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[45]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[47]_i_3_n_7\,
      O => \sum_mantissa[44]_i_2_n_0\
    );
\sum_mantissa[450]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[451]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[450]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[450]_i_2_n_0\,
      O => sum_mantissa(450)
    );
\sum_mantissa[450]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[449]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[451]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[451]_i_3_n_5\,
      O => \sum_mantissa[450]_i_2_n_0\
    );
\sum_mantissa[451]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[452]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[451]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[451]_i_2_n_0\,
      O => sum_mantissa(451)
    );
\sum_mantissa[451]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[450]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[452]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[451]_i_3_n_4\,
      O => \sum_mantissa[451]_i_2_n_0\
    );
\sum_mantissa[451]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[451]_i_4_n_0\
    );
\sum_mantissa[451]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[451]_i_5_n_0\
    );
\sum_mantissa[451]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[451]_i_6_n_0\
    );
\sum_mantissa[451]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[451]_i_7_n_0\
    );
\sum_mantissa[452]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[453]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[452]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[452]_i_2_n_0\,
      O => sum_mantissa(452)
    );
\sum_mantissa[452]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[451]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[453]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[455]_i_3_n_7\,
      O => \sum_mantissa[452]_i_2_n_0\
    );
\sum_mantissa[453]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[454]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[453]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[453]_i_2_n_0\,
      O => sum_mantissa(453)
    );
\sum_mantissa[453]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[452]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[454]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[455]_i_3_n_6\,
      O => \sum_mantissa[453]_i_2_n_0\
    );
\sum_mantissa[454]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[455]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[454]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[454]_i_2_n_0\,
      O => sum_mantissa(454)
    );
\sum_mantissa[454]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[453]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[455]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[455]_i_3_n_5\,
      O => \sum_mantissa[454]_i_2_n_0\
    );
\sum_mantissa[455]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[456]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[455]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[455]_i_2_n_0\,
      O => sum_mantissa(455)
    );
\sum_mantissa[455]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[454]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[456]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[455]_i_3_n_4\,
      O => \sum_mantissa[455]_i_2_n_0\
    );
\sum_mantissa[455]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[455]_i_4_n_0\
    );
\sum_mantissa[455]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[455]_i_5_n_0\
    );
\sum_mantissa[455]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[455]_i_6_n_0\
    );
\sum_mantissa[455]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[455]_i_7_n_0\
    );
\sum_mantissa[456]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[457]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[456]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[456]_i_2_n_0\,
      O => sum_mantissa(456)
    );
\sum_mantissa[456]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[455]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[457]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[459]_i_3_n_7\,
      O => \sum_mantissa[456]_i_2_n_0\
    );
\sum_mantissa[457]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[458]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[457]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[457]_i_2_n_0\,
      O => sum_mantissa(457)
    );
\sum_mantissa[457]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[456]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[458]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[459]_i_3_n_6\,
      O => \sum_mantissa[457]_i_2_n_0\
    );
\sum_mantissa[458]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[459]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[458]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[458]_i_2_n_0\,
      O => sum_mantissa(458)
    );
\sum_mantissa[458]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[457]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[459]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[459]_i_3_n_5\,
      O => \sum_mantissa[458]_i_2_n_0\
    );
\sum_mantissa[459]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[460]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[459]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[459]_i_2_n_0\,
      O => sum_mantissa(459)
    );
\sum_mantissa[459]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[458]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[460]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[459]_i_3_n_4\,
      O => \sum_mantissa[459]_i_2_n_0\
    );
\sum_mantissa[459]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[459]_i_4_n_0\
    );
\sum_mantissa[459]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[459]_i_5_n_0\
    );
\sum_mantissa[459]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[459]_i_6_n_0\
    );
\sum_mantissa[459]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[459]_i_7_n_0\
    );
\sum_mantissa[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[46]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[45]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[45]_i_2_n_0\,
      O => sum_mantissa(45)
    );
\sum_mantissa[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[44]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[46]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[47]_i_3_n_6\,
      O => \sum_mantissa[45]_i_2_n_0\
    );
\sum_mantissa[460]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[461]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[460]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[460]_i_2_n_0\,
      O => sum_mantissa(460)
    );
\sum_mantissa[460]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[459]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[461]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[463]_i_3_n_7\,
      O => \sum_mantissa[460]_i_2_n_0\
    );
\sum_mantissa[461]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[462]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[461]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[461]_i_2_n_0\,
      O => sum_mantissa(461)
    );
\sum_mantissa[461]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[460]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[462]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[463]_i_3_n_6\,
      O => \sum_mantissa[461]_i_2_n_0\
    );
\sum_mantissa[462]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[463]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[462]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[462]_i_2_n_0\,
      O => sum_mantissa(462)
    );
\sum_mantissa[462]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[461]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[463]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[463]_i_3_n_5\,
      O => \sum_mantissa[462]_i_2_n_0\
    );
\sum_mantissa[463]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[464]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[463]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[463]_i_2_n_0\,
      O => sum_mantissa(463)
    );
\sum_mantissa[463]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[462]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[464]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[463]_i_3_n_4\,
      O => \sum_mantissa[463]_i_2_n_0\
    );
\sum_mantissa[463]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[463]_i_4_n_0\
    );
\sum_mantissa[463]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[463]_i_5_n_0\
    );
\sum_mantissa[463]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[463]_i_6_n_0\
    );
\sum_mantissa[463]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[463]_i_7_n_0\
    );
\sum_mantissa[464]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[465]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[464]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[464]_i_2_n_0\,
      O => sum_mantissa(464)
    );
\sum_mantissa[464]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[463]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[465]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[467]_i_3_n_7\,
      O => \sum_mantissa[464]_i_2_n_0\
    );
\sum_mantissa[465]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[466]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[465]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[465]_i_2_n_0\,
      O => sum_mantissa(465)
    );
\sum_mantissa[465]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[464]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[466]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[467]_i_3_n_6\,
      O => \sum_mantissa[465]_i_2_n_0\
    );
\sum_mantissa[466]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[467]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[466]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[466]_i_2_n_0\,
      O => sum_mantissa(466)
    );
\sum_mantissa[466]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[465]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[467]\,
      I3 => \sum_mantissa[466]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[467]_i_3_n_5\,
      O => \sum_mantissa[466]_i_2_n_0\
    );
\sum_mantissa[466]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[466]_i_3_n_0\
    );
\sum_mantissa[467]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[468]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[467]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[467]_i_2_n_0\,
      O => sum_mantissa(467)
    );
\sum_mantissa[467]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[466]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[468]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[467]_i_3_n_4\,
      O => \sum_mantissa[467]_i_2_n_0\
    );
\sum_mantissa[467]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[467]_i_4_n_0\
    );
\sum_mantissa[467]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[467]_i_5_n_0\
    );
\sum_mantissa[467]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[467]_i_6_n_0\
    );
\sum_mantissa[467]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[467]_i_7_n_0\
    );
\sum_mantissa[468]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[469]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[468]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[468]_i_2_n_0\,
      O => sum_mantissa(468)
    );
\sum_mantissa[468]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[467]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[469]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[471]_i_3_n_7\,
      O => \sum_mantissa[468]_i_2_n_0\
    );
\sum_mantissa[469]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[470]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[469]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[469]_i_2_n_0\,
      O => sum_mantissa(469)
    );
\sum_mantissa[469]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[468]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[470]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[471]_i_3_n_6\,
      O => \sum_mantissa[469]_i_2_n_0\
    );
\sum_mantissa[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[47]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[46]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[46]_i_2_n_0\,
      O => sum_mantissa(46)
    );
\sum_mantissa[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[45]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[47]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[47]_i_3_n_5\,
      O => \sum_mantissa[46]_i_2_n_0\
    );
\sum_mantissa[470]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[471]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[470]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[470]_i_2_n_0\,
      O => sum_mantissa(470)
    );
\sum_mantissa[470]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[469]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[471]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[471]_i_3_n_5\,
      O => \sum_mantissa[470]_i_2_n_0\
    );
\sum_mantissa[471]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[472]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[471]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[471]_i_2_n_0\,
      O => sum_mantissa(471)
    );
\sum_mantissa[471]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[470]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[472]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[471]_i_3_n_4\,
      O => \sum_mantissa[471]_i_2_n_0\
    );
\sum_mantissa[471]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[471]_i_4_n_0\
    );
\sum_mantissa[471]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[471]_i_5_n_0\
    );
\sum_mantissa[471]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[471]_i_6_n_0\
    );
\sum_mantissa[471]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[471]_i_7_n_0\
    );
\sum_mantissa[472]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[473]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[472]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[472]_i_2_n_0\,
      O => sum_mantissa(472)
    );
\sum_mantissa[472]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[471]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[473]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[475]_i_3_n_7\,
      O => \sum_mantissa[472]_i_2_n_0\
    );
\sum_mantissa[473]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[474]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[473]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[473]_i_2_n_0\,
      O => sum_mantissa(473)
    );
\sum_mantissa[473]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[472]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[474]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[475]_i_3_n_6\,
      O => \sum_mantissa[473]_i_2_n_0\
    );
\sum_mantissa[474]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[475]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[474]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[474]_i_2_n_0\,
      O => sum_mantissa(474)
    );
\sum_mantissa[474]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[473]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[475]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[475]_i_3_n_5\,
      O => \sum_mantissa[474]_i_2_n_0\
    );
\sum_mantissa[475]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[476]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[475]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[475]_i_2_n_0\,
      O => sum_mantissa(475)
    );
\sum_mantissa[475]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[474]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[476]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[475]_i_3_n_4\,
      O => \sum_mantissa[475]_i_2_n_0\
    );
\sum_mantissa[475]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[475]_i_4_n_0\
    );
\sum_mantissa[475]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[475]_i_5_n_0\
    );
\sum_mantissa[475]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[475]_i_6_n_0\
    );
\sum_mantissa[475]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[475]_i_7_n_0\
    );
\sum_mantissa[476]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[477]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[476]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[476]_i_2_n_0\,
      O => sum_mantissa(476)
    );
\sum_mantissa[476]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[475]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[477]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[479]_i_4_n_7\,
      O => \sum_mantissa[476]_i_2_n_0\
    );
\sum_mantissa[477]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[478]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[477]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[477]_i_2_n_0\,
      O => sum_mantissa(477)
    );
\sum_mantissa[477]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[476]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[478]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[479]_i_4_n_6\,
      O => \sum_mantissa[477]_i_2_n_0\
    );
\sum_mantissa[478]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[479]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[478]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[478]_i_2_n_0\,
      O => sum_mantissa(478)
    );
\sum_mantissa[478]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[477]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[479]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[479]_i_4_n_5\,
      O => \sum_mantissa[478]_i_2_n_0\
    );
\sum_mantissa[479]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[480]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[479]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[479]_i_2_n_0\,
      O => sum_mantissa(479)
    );
\sum_mantissa[479]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[478]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[480]\,
      I3 => \sum_mantissa[479]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[479]_i_4_n_4\,
      O => \sum_mantissa[479]_i_2_n_0\
    );
\sum_mantissa[479]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[479]_i_3_n_0\
    );
\sum_mantissa[479]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[479]_i_5_n_0\
    );
\sum_mantissa[479]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[479]_i_6_n_0\
    );
\sum_mantissa[479]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[479]_i_7_n_0\
    );
\sum_mantissa[479]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[479]_i_8_n_0\
    );
\sum_mantissa[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[48]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[47]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[47]_i_2_n_0\,
      O => sum_mantissa(47)
    );
\sum_mantissa[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[46]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[48]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[47]_i_3_n_4\,
      O => \sum_mantissa[47]_i_2_n_0\
    );
\sum_mantissa[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[47]_i_4_n_0\
    );
\sum_mantissa[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[47]_i_5_n_0\
    );
\sum_mantissa[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[47]_i_6_n_0\
    );
\sum_mantissa[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[47]_i_7_n_0\
    );
\sum_mantissa[480]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[481]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[480]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[480]_i_2_n_0\,
      O => sum_mantissa(480)
    );
\sum_mantissa[480]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[479]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[481]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[483]_i_3_n_7\,
      O => \sum_mantissa[480]_i_2_n_0\
    );
\sum_mantissa[481]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[482]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[481]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[481]_i_2_n_0\,
      O => sum_mantissa(481)
    );
\sum_mantissa[481]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[480]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[482]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[483]_i_3_n_6\,
      O => \sum_mantissa[481]_i_2_n_0\
    );
\sum_mantissa[482]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[483]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[482]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[482]_i_2_n_0\,
      O => sum_mantissa(482)
    );
\sum_mantissa[482]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[481]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[483]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[483]_i_3_n_5\,
      O => \sum_mantissa[482]_i_2_n_0\
    );
\sum_mantissa[483]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[484]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[483]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[483]_i_2_n_0\,
      O => sum_mantissa(483)
    );
\sum_mantissa[483]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[482]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[484]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[483]_i_3_n_4\,
      O => \sum_mantissa[483]_i_2_n_0\
    );
\sum_mantissa[483]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[483]_i_4_n_0\
    );
\sum_mantissa[483]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[483]_i_5_n_0\
    );
\sum_mantissa[483]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[483]_i_6_n_0\
    );
\sum_mantissa[483]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__1_n_0\,
      I1 => \sign_b_reg_rep__1_n_0\,
      O => \sum_mantissa[483]_i_7_n_0\
    );
\sum_mantissa[484]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[485]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[484]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[484]_i_2_n_0\,
      O => sum_mantissa(484)
    );
\sum_mantissa[484]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[483]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[485]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[487]_i_3_n_7\,
      O => \sum_mantissa[484]_i_2_n_0\
    );
\sum_mantissa[485]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[486]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[485]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[485]_i_2_n_0\,
      O => sum_mantissa(485)
    );
\sum_mantissa[485]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[484]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[486]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[487]_i_3_n_6\,
      O => \sum_mantissa[485]_i_2_n_0\
    );
\sum_mantissa[486]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[487]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[486]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[486]_i_2_n_0\,
      O => sum_mantissa(486)
    );
\sum_mantissa[486]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[485]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[487]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[487]_i_3_n_5\,
      O => \sum_mantissa[486]_i_2_n_0\
    );
\sum_mantissa[487]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[488]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[487]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[487]_i_2_n_0\,
      O => sum_mantissa(487)
    );
\sum_mantissa[487]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[486]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[488]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[487]_i_3_n_4\,
      O => \sum_mantissa[487]_i_2_n_0\
    );
\sum_mantissa[487]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[487]_i_4_n_0\
    );
\sum_mantissa[487]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[487]_i_5_n_0\
    );
\sum_mantissa[487]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[487]_i_6_n_0\
    );
\sum_mantissa[487]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[487]_i_7_n_0\
    );
\sum_mantissa[488]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[489]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[488]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[488]_i_2_n_0\,
      O => sum_mantissa(488)
    );
\sum_mantissa[488]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[487]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[489]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[491]_i_3_n_7\,
      O => \sum_mantissa[488]_i_2_n_0\
    );
\sum_mantissa[489]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[490]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[489]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[489]_i_2_n_0\,
      O => sum_mantissa(489)
    );
\sum_mantissa[489]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[488]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[490]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[491]_i_3_n_6\,
      O => \sum_mantissa[489]_i_2_n_0\
    );
\sum_mantissa[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[49]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[48]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[48]_i_2_n_0\,
      O => sum_mantissa(48)
    );
\sum_mantissa[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[47]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[49]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[51]_i_3_n_7\,
      O => \sum_mantissa[48]_i_2_n_0\
    );
\sum_mantissa[490]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[491]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[490]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[490]_i_2_n_0\,
      O => sum_mantissa(490)
    );
\sum_mantissa[490]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[489]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[491]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[491]_i_3_n_5\,
      O => \sum_mantissa[490]_i_2_n_0\
    );
\sum_mantissa[491]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[492]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[491]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[491]_i_2_n_0\,
      O => sum_mantissa(491)
    );
\sum_mantissa[491]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[490]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[492]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[491]_i_3_n_4\,
      O => \sum_mantissa[491]_i_2_n_0\
    );
\sum_mantissa[491]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[491]_i_4_n_0\
    );
\sum_mantissa[491]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[491]_i_5_n_0\
    );
\sum_mantissa[491]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[491]_i_6_n_0\
    );
\sum_mantissa[491]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[491]_i_7_n_0\
    );
\sum_mantissa[492]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[493]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[492]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[492]_i_2_n_0\,
      O => sum_mantissa(492)
    );
\sum_mantissa[492]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[491]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[493]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[495]_i_3_n_7\,
      O => \sum_mantissa[492]_i_2_n_0\
    );
\sum_mantissa[493]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[494]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[493]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[493]_i_2_n_0\,
      O => sum_mantissa(493)
    );
\sum_mantissa[493]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[492]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[494]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[495]_i_3_n_6\,
      O => \sum_mantissa[493]_i_2_n_0\
    );
\sum_mantissa[494]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[495]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[494]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[494]_i_2_n_0\,
      O => sum_mantissa(494)
    );
\sum_mantissa[494]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[493]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[495]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[495]_i_3_n_5\,
      O => \sum_mantissa[494]_i_2_n_0\
    );
\sum_mantissa[495]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[496]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[495]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[495]_i_2_n_0\,
      O => sum_mantissa(495)
    );
\sum_mantissa[495]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[494]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[496]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[495]_i_3_n_4\,
      O => \sum_mantissa[495]_i_2_n_0\
    );
\sum_mantissa[495]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[495]_i_4_n_0\
    );
\sum_mantissa[495]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[495]_i_5_n_0\
    );
\sum_mantissa[495]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[495]_i_6_n_0\
    );
\sum_mantissa[495]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[495]_i_7_n_0\
    );
\sum_mantissa[496]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[497]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[496]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[496]_i_2_n_0\,
      O => sum_mantissa(496)
    );
\sum_mantissa[496]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[495]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[497]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[499]_i_3_n_7\,
      O => \sum_mantissa[496]_i_2_n_0\
    );
\sum_mantissa[497]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[498]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[497]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[497]_i_2_n_0\,
      O => sum_mantissa(497)
    );
\sum_mantissa[497]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[496]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[498]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[499]_i_3_n_6\,
      O => \sum_mantissa[497]_i_2_n_0\
    );
\sum_mantissa[498]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[499]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[498]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[498]_i_2_n_0\,
      O => sum_mantissa(498)
    );
\sum_mantissa[498]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[497]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[499]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[499]_i_3_n_5\,
      O => \sum_mantissa[498]_i_2_n_0\
    );
\sum_mantissa[499]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[500]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[499]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[499]_i_2_n_0\,
      O => sum_mantissa(499)
    );
\sum_mantissa[499]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[498]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[500]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[499]_i_3_n_4\,
      O => \sum_mantissa[499]_i_2_n_0\
    );
\sum_mantissa[499]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[499]_i_4_n_0\
    );
\sum_mantissa[499]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[499]_i_5_n_0\
    );
\sum_mantissa[499]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[499]_i_6_n_0\
    );
\sum_mantissa[499]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[499]_i_7_n_0\
    );
\sum_mantissa[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[50]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[49]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[49]_i_2_n_0\,
      O => sum_mantissa(49)
    );
\sum_mantissa[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[48]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[50]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[51]_i_3_n_6\,
      O => \sum_mantissa[49]_i_2_n_0\
    );
\sum_mantissa[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[4]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[4]_i_2_n_0\,
      O => sum_mantissa(4)
    );
\sum_mantissa[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[3]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[7]_i_3_n_7\,
      O => \sum_mantissa[4]_i_2_n_0\
    );
\sum_mantissa[500]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[501]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[500]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[500]_i_2_n_0\,
      O => sum_mantissa(500)
    );
\sum_mantissa[500]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[499]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[501]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[503]_i_3_n_7\,
      O => \sum_mantissa[500]_i_2_n_0\
    );
\sum_mantissa[501]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[502]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[501]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[501]_i_2_n_0\,
      O => sum_mantissa(501)
    );
\sum_mantissa[501]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[500]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[502]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[503]_i_3_n_6\,
      O => \sum_mantissa[501]_i_2_n_0\
    );
\sum_mantissa[502]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[503]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[502]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[502]_i_2_n_0\,
      O => sum_mantissa(502)
    );
\sum_mantissa[502]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[501]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[503]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[503]_i_3_n_5\,
      O => \sum_mantissa[502]_i_2_n_0\
    );
\sum_mantissa[503]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[504]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[503]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[503]_i_2_n_0\,
      O => sum_mantissa(503)
    );
\sum_mantissa[503]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[502]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[504]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[503]_i_3_n_4\,
      O => \sum_mantissa[503]_i_2_n_0\
    );
\sum_mantissa[503]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[503]_i_4_n_0\
    );
\sum_mantissa[503]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[503]_i_5_n_0\
    );
\sum_mantissa[503]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[503]_i_6_n_0\
    );
\sum_mantissa[503]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[503]_i_7_n_0\
    );
\sum_mantissa[504]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[505]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[504]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[504]_i_2_n_0\,
      O => sum_mantissa(504)
    );
\sum_mantissa[504]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[503]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[505]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[507]_i_3_n_7\,
      O => \sum_mantissa[504]_i_2_n_0\
    );
\sum_mantissa[505]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[506]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[505]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[505]_i_2_n_0\,
      O => sum_mantissa(505)
    );
\sum_mantissa[505]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[504]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[506]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[507]_i_3_n_6\,
      O => \sum_mantissa[505]_i_2_n_0\
    );
\sum_mantissa[506]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[507]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[506]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[506]_i_2_n_0\,
      O => sum_mantissa(506)
    );
\sum_mantissa[506]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[505]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[507]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[507]_i_3_n_5\,
      O => \sum_mantissa[506]_i_2_n_0\
    );
\sum_mantissa[507]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[508]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[507]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[507]_i_2_n_0\,
      O => sum_mantissa(507)
    );
\sum_mantissa[507]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[506]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[508]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[507]_i_3_n_4\,
      O => \sum_mantissa[507]_i_2_n_0\
    );
\sum_mantissa[507]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[507]_i_4_n_0\
    );
\sum_mantissa[507]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[507]_i_5_n_0\
    );
\sum_mantissa[507]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[507]_i_6_n_0\
    );
\sum_mantissa[507]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[507]_i_7_n_0\
    );
\sum_mantissa[508]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[509]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[508]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[508]_i_2_n_0\,
      O => sum_mantissa(508)
    );
\sum_mantissa[508]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[507]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[509]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[511]_i_3_n_7\,
      O => \sum_mantissa[508]_i_2_n_0\
    );
\sum_mantissa[509]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[510]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[509]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[509]_i_2_n_0\,
      O => sum_mantissa(509)
    );
\sum_mantissa[509]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[508]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[510]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[511]_i_3_n_6\,
      O => \sum_mantissa[509]_i_2_n_0\
    );
\sum_mantissa[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[51]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[50]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[50]_i_2_n_0\,
      O => sum_mantissa(50)
    );
\sum_mantissa[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[49]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[51]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[51]_i_3_n_5\,
      O => \sum_mantissa[50]_i_2_n_0\
    );
\sum_mantissa[510]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[511]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[510]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[510]_i_2_n_0\,
      O => sum_mantissa(510)
    );
\sum_mantissa[510]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[509]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[511]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[511]_i_3_n_5\,
      O => \sum_mantissa[510]_i_2_n_0\
    );
\sum_mantissa[511]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[512]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[511]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[511]_i_2_n_0\,
      O => sum_mantissa(511)
    );
\sum_mantissa[511]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[510]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[512]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[511]_i_3_n_4\,
      O => \sum_mantissa[511]_i_2_n_0\
    );
\sum_mantissa[511]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[511]_i_4_n_0\
    );
\sum_mantissa[511]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[511]_i_5_n_0\
    );
\sum_mantissa[511]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[511]_i_6_n_0\
    );
\sum_mantissa[511]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sign_a_reg_rep__2_n_0\,
      I1 => \sign_b_reg_rep__2_n_0\,
      O => \sum_mantissa[511]_i_7_n_0\
    );
\sum_mantissa[512]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[513]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[512]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[512]_i_2_n_0\,
      O => sum_mantissa(512)
    );
\sum_mantissa[512]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[511]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[513]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[515]_i_3_n_7\,
      O => \sum_mantissa[512]_i_2_n_0\
    );
\sum_mantissa[513]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[514]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[513]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[513]_i_2_n_0\,
      O => sum_mantissa(513)
    );
\sum_mantissa[513]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[512]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[514]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[515]_i_3_n_6\,
      O => \sum_mantissa[513]_i_2_n_0\
    );
\sum_mantissa[514]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[515]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[514]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[514]_i_2_n_0\,
      O => sum_mantissa(514)
    );
\sum_mantissa[514]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[513]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[515]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[515]_i_3_n_5\,
      O => \sum_mantissa[514]_i_2_n_0\
    );
\sum_mantissa[515]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[516]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[515]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[515]_i_2_n_0\,
      O => sum_mantissa(515)
    );
\sum_mantissa[515]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[513]\,
      I3 => \mantissa_a_aux_reg_n_0_[513]\,
      O => \sum_mantissa[515]_i_10_n_0\
    );
\sum_mantissa[515]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[512]\,
      I3 => \mantissa_a_aux_reg_n_0_[512]\,
      O => \sum_mantissa[515]_i_11_n_0\
    );
\sum_mantissa[515]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[514]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[516]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[515]_i_3_n_4\,
      O => \sum_mantissa[515]_i_2_n_0\
    );
\sum_mantissa[515]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[515]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[515]\,
      O => p_1_out(515)
    );
\sum_mantissa[515]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[514]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[514]\,
      O => p_1_out(514)
    );
\sum_mantissa[515]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[513]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[513]\,
      O => p_1_out(513)
    );
\sum_mantissa[515]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[512]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[512]\,
      O => p_1_out(512)
    );
\sum_mantissa[515]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[515]\,
      I3 => \mantissa_a_aux_reg_n_0_[515]\,
      O => \sum_mantissa[515]_i_8_n_0\
    );
\sum_mantissa[515]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[514]\,
      I3 => \mantissa_a_aux_reg_n_0_[514]\,
      O => \sum_mantissa[515]_i_9_n_0\
    );
\sum_mantissa[516]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[517]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[516]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[516]_i_2_n_0\,
      O => sum_mantissa(516)
    );
\sum_mantissa[516]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[515]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[517]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[519]_i_3_n_7\,
      O => \sum_mantissa[516]_i_2_n_0\
    );
\sum_mantissa[517]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[518]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[517]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[517]_i_2_n_0\,
      O => sum_mantissa(517)
    );
\sum_mantissa[517]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[516]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[518]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[519]_i_3_n_6\,
      O => \sum_mantissa[517]_i_2_n_0\
    );
\sum_mantissa[518]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[519]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[518]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[518]_i_2_n_0\,
      O => sum_mantissa(518)
    );
\sum_mantissa[518]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[517]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[519]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[519]_i_3_n_5\,
      O => \sum_mantissa[518]_i_2_n_0\
    );
\sum_mantissa[519]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[520]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[519]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[519]_i_2_n_0\,
      O => sum_mantissa(519)
    );
\sum_mantissa[519]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[517]\,
      I3 => \mantissa_a_aux_reg_n_0_[517]\,
      O => \sum_mantissa[519]_i_10_n_0\
    );
\sum_mantissa[519]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[516]\,
      I3 => \mantissa_a_aux_reg_n_0_[516]\,
      O => \sum_mantissa[519]_i_11_n_0\
    );
\sum_mantissa[519]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[518]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[520]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[519]_i_3_n_4\,
      O => \sum_mantissa[519]_i_2_n_0\
    );
\sum_mantissa[519]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[519]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[519]\,
      O => p_1_out(519)
    );
\sum_mantissa[519]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[518]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[518]\,
      O => p_1_out(518)
    );
\sum_mantissa[519]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[517]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[517]\,
      O => p_1_out(517)
    );
\sum_mantissa[519]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[516]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[516]\,
      O => p_1_out(516)
    );
\sum_mantissa[519]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[519]\,
      I3 => \mantissa_a_aux_reg_n_0_[519]\,
      O => \sum_mantissa[519]_i_8_n_0\
    );
\sum_mantissa[519]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[518]\,
      I3 => \mantissa_a_aux_reg_n_0_[518]\,
      O => \sum_mantissa[519]_i_9_n_0\
    );
\sum_mantissa[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[52]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[51]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[51]_i_2_n_0\,
      O => sum_mantissa(51)
    );
\sum_mantissa[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[50]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[52]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[51]_i_3_n_4\,
      O => \sum_mantissa[51]_i_2_n_0\
    );
\sum_mantissa[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[51]_i_4_n_0\
    );
\sum_mantissa[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[51]_i_5_n_0\
    );
\sum_mantissa[51]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[51]_i_6_n_0\
    );
\sum_mantissa[51]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[51]_i_7_n_0\
    );
\sum_mantissa[520]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[521]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[520]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[520]_i_2_n_0\,
      O => sum_mantissa(520)
    );
\sum_mantissa[520]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[519]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[521]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[523]_i_3_n_7\,
      O => \sum_mantissa[520]_i_2_n_0\
    );
\sum_mantissa[521]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[522]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[521]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[521]_i_2_n_0\,
      O => sum_mantissa(521)
    );
\sum_mantissa[521]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[520]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[522]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[523]_i_3_n_6\,
      O => \sum_mantissa[521]_i_2_n_0\
    );
\sum_mantissa[522]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[523]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[522]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[522]_i_2_n_0\,
      O => sum_mantissa(522)
    );
\sum_mantissa[522]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[521]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[523]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[523]_i_3_n_5\,
      O => \sum_mantissa[522]_i_2_n_0\
    );
\sum_mantissa[523]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[524]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[523]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[523]_i_2_n_0\,
      O => sum_mantissa(523)
    );
\sum_mantissa[523]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[521]\,
      I3 => \mantissa_a_aux_reg_n_0_[521]\,
      O => \sum_mantissa[523]_i_10_n_0\
    );
\sum_mantissa[523]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[520]\,
      I3 => \mantissa_a_aux_reg_n_0_[520]\,
      O => \sum_mantissa[523]_i_11_n_0\
    );
\sum_mantissa[523]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[522]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[524]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[523]_i_3_n_4\,
      O => \sum_mantissa[523]_i_2_n_0\
    );
\sum_mantissa[523]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[523]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[523]\,
      O => p_1_out(523)
    );
\sum_mantissa[523]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[522]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[522]\,
      O => p_1_out(522)
    );
\sum_mantissa[523]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[521]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[521]\,
      O => p_1_out(521)
    );
\sum_mantissa[523]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[520]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[520]\,
      O => p_1_out(520)
    );
\sum_mantissa[523]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[523]\,
      I3 => \mantissa_a_aux_reg_n_0_[523]\,
      O => \sum_mantissa[523]_i_8_n_0\
    );
\sum_mantissa[523]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[522]\,
      I3 => \mantissa_a_aux_reg_n_0_[522]\,
      O => \sum_mantissa[523]_i_9_n_0\
    );
\sum_mantissa[524]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[525]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[524]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[524]_i_2_n_0\,
      O => sum_mantissa(524)
    );
\sum_mantissa[524]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[523]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[525]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[527]_i_3_n_7\,
      O => \sum_mantissa[524]_i_2_n_0\
    );
\sum_mantissa[525]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[526]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[525]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[525]_i_2_n_0\,
      O => sum_mantissa(525)
    );
\sum_mantissa[525]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[524]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[526]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[527]_i_3_n_6\,
      O => \sum_mantissa[525]_i_2_n_0\
    );
\sum_mantissa[526]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[527]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[526]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[526]_i_2_n_0\,
      O => sum_mantissa(526)
    );
\sum_mantissa[526]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[525]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[527]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[527]_i_3_n_5\,
      O => \sum_mantissa[526]_i_2_n_0\
    );
\sum_mantissa[527]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[528]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[527]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[527]_i_2_n_0\,
      O => sum_mantissa(527)
    );
\sum_mantissa[527]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[525]\,
      I3 => \mantissa_a_aux_reg_n_0_[525]\,
      O => \sum_mantissa[527]_i_10_n_0\
    );
\sum_mantissa[527]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[524]\,
      I3 => \mantissa_a_aux_reg_n_0_[524]\,
      O => \sum_mantissa[527]_i_11_n_0\
    );
\sum_mantissa[527]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[526]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[528]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[527]_i_3_n_4\,
      O => \sum_mantissa[527]_i_2_n_0\
    );
\sum_mantissa[527]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[527]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[527]\,
      O => p_1_out(527)
    );
\sum_mantissa[527]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[526]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[526]\,
      O => p_1_out(526)
    );
\sum_mantissa[527]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[525]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[525]\,
      O => p_1_out(525)
    );
\sum_mantissa[527]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[524]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[524]\,
      O => p_1_out(524)
    );
\sum_mantissa[527]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[527]\,
      I3 => \mantissa_a_aux_reg_n_0_[527]\,
      O => \sum_mantissa[527]_i_8_n_0\
    );
\sum_mantissa[527]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[526]\,
      I3 => \mantissa_a_aux_reg_n_0_[526]\,
      O => \sum_mantissa[527]_i_9_n_0\
    );
\sum_mantissa[528]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[529]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[528]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[528]_i_2_n_0\,
      O => sum_mantissa(528)
    );
\sum_mantissa[528]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[527]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[529]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[531]_i_3_n_7\,
      O => \sum_mantissa[528]_i_2_n_0\
    );
\sum_mantissa[529]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[530]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[529]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[529]_i_2_n_0\,
      O => sum_mantissa(529)
    );
\sum_mantissa[529]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[528]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[530]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[531]_i_3_n_6\,
      O => \sum_mantissa[529]_i_2_n_0\
    );
\sum_mantissa[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[53]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[52]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[52]_i_2_n_0\,
      O => sum_mantissa(52)
    );
\sum_mantissa[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[51]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[53]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[55]_i_3_n_7\,
      O => \sum_mantissa[52]_i_2_n_0\
    );
\sum_mantissa[530]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[531]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[530]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[530]_i_2_n_0\,
      O => sum_mantissa(530)
    );
\sum_mantissa[530]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[529]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[531]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[531]_i_3_n_5\,
      O => \sum_mantissa[530]_i_2_n_0\
    );
\sum_mantissa[531]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[532]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[531]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[531]_i_2_n_0\,
      O => sum_mantissa(531)
    );
\sum_mantissa[531]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[529]\,
      I3 => \mantissa_a_aux_reg_n_0_[529]\,
      O => \sum_mantissa[531]_i_10_n_0\
    );
\sum_mantissa[531]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[528]\,
      I3 => \mantissa_a_aux_reg_n_0_[528]\,
      O => \sum_mantissa[531]_i_11_n_0\
    );
\sum_mantissa[531]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[530]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[532]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[531]_i_3_n_4\,
      O => \sum_mantissa[531]_i_2_n_0\
    );
\sum_mantissa[531]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[531]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[531]\,
      O => p_1_out(531)
    );
\sum_mantissa[531]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[530]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[530]\,
      O => p_1_out(530)
    );
\sum_mantissa[531]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[529]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[529]\,
      O => p_1_out(529)
    );
\sum_mantissa[531]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[528]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[528]\,
      O => p_1_out(528)
    );
\sum_mantissa[531]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[531]\,
      I3 => \mantissa_a_aux_reg_n_0_[531]\,
      O => \sum_mantissa[531]_i_8_n_0\
    );
\sum_mantissa[531]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[530]\,
      I3 => \mantissa_a_aux_reg_n_0_[530]\,
      O => \sum_mantissa[531]_i_9_n_0\
    );
\sum_mantissa[532]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[533]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[532]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[532]_i_2_n_0\,
      O => sum_mantissa(532)
    );
\sum_mantissa[532]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[531]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[533]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[535]_i_3_n_7\,
      O => \sum_mantissa[532]_i_2_n_0\
    );
\sum_mantissa[533]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[534]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[533]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[533]_i_2_n_0\,
      O => sum_mantissa(533)
    );
\sum_mantissa[533]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[532]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[534]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[535]_i_3_n_6\,
      O => \sum_mantissa[533]_i_2_n_0\
    );
\sum_mantissa[534]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[535]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[534]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[534]_i_2_n_0\,
      O => sum_mantissa(534)
    );
\sum_mantissa[534]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[533]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[535]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[535]_i_3_n_5\,
      O => \sum_mantissa[534]_i_2_n_0\
    );
\sum_mantissa[535]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[536]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[535]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[535]_i_2_n_0\,
      O => sum_mantissa(535)
    );
\sum_mantissa[535]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[533]\,
      I3 => \mantissa_a_aux_reg_n_0_[533]\,
      O => \sum_mantissa[535]_i_10_n_0\
    );
\sum_mantissa[535]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[532]\,
      I3 => \mantissa_a_aux_reg_n_0_[532]\,
      O => \sum_mantissa[535]_i_11_n_0\
    );
\sum_mantissa[535]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[534]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[536]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[535]_i_3_n_4\,
      O => \sum_mantissa[535]_i_2_n_0\
    );
\sum_mantissa[535]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[535]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[535]\,
      O => p_1_out(535)
    );
\sum_mantissa[535]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[534]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[534]\,
      O => p_1_out(534)
    );
\sum_mantissa[535]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[533]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[533]\,
      O => p_1_out(533)
    );
\sum_mantissa[535]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[532]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[532]\,
      O => p_1_out(532)
    );
\sum_mantissa[535]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[535]\,
      I3 => \mantissa_a_aux_reg_n_0_[535]\,
      O => \sum_mantissa[535]_i_8_n_0\
    );
\sum_mantissa[535]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[534]\,
      I3 => \mantissa_a_aux_reg_n_0_[534]\,
      O => \sum_mantissa[535]_i_9_n_0\
    );
\sum_mantissa[536]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[537]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[536]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[536]_i_2_n_0\,
      O => sum_mantissa(536)
    );
\sum_mantissa[536]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[535]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[537]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[539]_i_3_n_7\,
      O => \sum_mantissa[536]_i_2_n_0\
    );
\sum_mantissa[537]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[538]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[537]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[537]_i_2_n_0\,
      O => sum_mantissa(537)
    );
\sum_mantissa[537]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[536]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[538]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[539]_i_3_n_6\,
      O => \sum_mantissa[537]_i_2_n_0\
    );
\sum_mantissa[538]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[539]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[538]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[538]_i_2_n_0\,
      O => sum_mantissa(538)
    );
\sum_mantissa[538]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[537]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[539]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[539]_i_3_n_5\,
      O => \sum_mantissa[538]_i_2_n_0\
    );
\sum_mantissa[539]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[540]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[539]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[539]_i_2_n_0\,
      O => sum_mantissa(539)
    );
\sum_mantissa[539]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[537]\,
      I3 => \mantissa_a_aux_reg_n_0_[537]\,
      O => \sum_mantissa[539]_i_10_n_0\
    );
\sum_mantissa[539]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[536]\,
      I3 => \mantissa_a_aux_reg_n_0_[536]\,
      O => \sum_mantissa[539]_i_11_n_0\
    );
\sum_mantissa[539]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[538]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[540]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[539]_i_3_n_4\,
      O => \sum_mantissa[539]_i_2_n_0\
    );
\sum_mantissa[539]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[539]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[539]\,
      O => p_1_out(539)
    );
\sum_mantissa[539]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[538]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[538]\,
      O => p_1_out(538)
    );
\sum_mantissa[539]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[537]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[537]\,
      O => p_1_out(537)
    );
\sum_mantissa[539]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[536]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[536]\,
      O => p_1_out(536)
    );
\sum_mantissa[539]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[539]\,
      I3 => \mantissa_a_aux_reg_n_0_[539]\,
      O => \sum_mantissa[539]_i_8_n_0\
    );
\sum_mantissa[539]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[538]\,
      I3 => \mantissa_a_aux_reg_n_0_[538]\,
      O => \sum_mantissa[539]_i_9_n_0\
    );
\sum_mantissa[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[54]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[53]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[53]_i_2_n_0\,
      O => sum_mantissa(53)
    );
\sum_mantissa[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[52]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[54]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[55]_i_3_n_6\,
      O => \sum_mantissa[53]_i_2_n_0\
    );
\sum_mantissa[540]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[541]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[540]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[540]_i_2_n_0\,
      O => sum_mantissa(540)
    );
\sum_mantissa[540]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[539]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[541]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[543]_i_3_n_7\,
      O => \sum_mantissa[540]_i_2_n_0\
    );
\sum_mantissa[541]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[542]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[541]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[541]_i_2_n_0\,
      O => sum_mantissa(541)
    );
\sum_mantissa[541]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[540]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[542]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[543]_i_3_n_6\,
      O => \sum_mantissa[541]_i_2_n_0\
    );
\sum_mantissa[542]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[543]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[542]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[542]_i_2_n_0\,
      O => sum_mantissa(542)
    );
\sum_mantissa[542]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[541]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[543]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[543]_i_3_n_5\,
      O => \sum_mantissa[542]_i_2_n_0\
    );
\sum_mantissa[543]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[544]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[543]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[543]_i_2_n_0\,
      O => sum_mantissa(543)
    );
\sum_mantissa[543]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[541]\,
      I3 => \mantissa_a_aux_reg_n_0_[541]\,
      O => \sum_mantissa[543]_i_10_n_0\
    );
\sum_mantissa[543]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[540]\,
      I3 => \mantissa_a_aux_reg_n_0_[540]\,
      O => \sum_mantissa[543]_i_11_n_0\
    );
\sum_mantissa[543]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[542]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[544]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[543]_i_3_n_4\,
      O => \sum_mantissa[543]_i_2_n_0\
    );
\sum_mantissa[543]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[543]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[543]\,
      O => p_1_out(543)
    );
\sum_mantissa[543]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[542]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[542]\,
      O => p_1_out(542)
    );
\sum_mantissa[543]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[541]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[541]\,
      O => p_1_out(541)
    );
\sum_mantissa[543]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[540]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[540]\,
      O => p_1_out(540)
    );
\sum_mantissa[543]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[543]\,
      I3 => \mantissa_a_aux_reg_n_0_[543]\,
      O => \sum_mantissa[543]_i_8_n_0\
    );
\sum_mantissa[543]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[542]\,
      I3 => \mantissa_a_aux_reg_n_0_[542]\,
      O => \sum_mantissa[543]_i_9_n_0\
    );
\sum_mantissa[544]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[545]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[544]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[544]_i_2_n_0\,
      O => sum_mantissa(544)
    );
\sum_mantissa[544]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[543]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[545]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[547]_i_3_n_7\,
      O => \sum_mantissa[544]_i_2_n_0\
    );
\sum_mantissa[545]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[546]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[545]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[545]_i_2_n_0\,
      O => sum_mantissa(545)
    );
\sum_mantissa[545]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[544]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[546]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[547]_i_3_n_6\,
      O => \sum_mantissa[545]_i_2_n_0\
    );
\sum_mantissa[546]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[547]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[546]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[546]_i_2_n_0\,
      O => sum_mantissa(546)
    );
\sum_mantissa[546]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[545]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[547]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[547]_i_3_n_5\,
      O => \sum_mantissa[546]_i_2_n_0\
    );
\sum_mantissa[547]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[548]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[547]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[547]_i_2_n_0\,
      O => sum_mantissa(547)
    );
\sum_mantissa[547]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[545]\,
      I3 => \mantissa_a_aux_reg_n_0_[545]\,
      O => \sum_mantissa[547]_i_10_n_0\
    );
\sum_mantissa[547]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[544]\,
      I3 => \mantissa_a_aux_reg_n_0_[544]\,
      O => \sum_mantissa[547]_i_11_n_0\
    );
\sum_mantissa[547]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[546]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[548]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[547]_i_3_n_4\,
      O => \sum_mantissa[547]_i_2_n_0\
    );
\sum_mantissa[547]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[547]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[547]\,
      O => p_1_out(547)
    );
\sum_mantissa[547]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[546]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[546]\,
      O => p_1_out(546)
    );
\sum_mantissa[547]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[545]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[545]\,
      O => p_1_out(545)
    );
\sum_mantissa[547]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[544]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[544]\,
      O => p_1_out(544)
    );
\sum_mantissa[547]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[547]\,
      I3 => \mantissa_a_aux_reg_n_0_[547]\,
      O => \sum_mantissa[547]_i_8_n_0\
    );
\sum_mantissa[547]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[546]\,
      I3 => \mantissa_a_aux_reg_n_0_[546]\,
      O => \sum_mantissa[547]_i_9_n_0\
    );
\sum_mantissa[548]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[549]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[548]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[548]_i_2_n_0\,
      O => sum_mantissa(548)
    );
\sum_mantissa[548]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[547]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[549]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[551]_i_3_n_7\,
      O => \sum_mantissa[548]_i_2_n_0\
    );
\sum_mantissa[549]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[550]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[549]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[549]_i_2_n_0\,
      O => sum_mantissa(549)
    );
\sum_mantissa[549]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[548]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[550]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[551]_i_3_n_6\,
      O => \sum_mantissa[549]_i_2_n_0\
    );
\sum_mantissa[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[55]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[54]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[54]_i_2_n_0\,
      O => sum_mantissa(54)
    );
\sum_mantissa[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[53]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[55]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[55]_i_3_n_5\,
      O => \sum_mantissa[54]_i_2_n_0\
    );
\sum_mantissa[550]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[551]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[550]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[550]_i_2_n_0\,
      O => sum_mantissa(550)
    );
\sum_mantissa[550]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[549]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[551]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[551]_i_3_n_5\,
      O => \sum_mantissa[550]_i_2_n_0\
    );
\sum_mantissa[551]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[552]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[551]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[551]_i_2_n_0\,
      O => sum_mantissa(551)
    );
\sum_mantissa[551]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[549]\,
      I3 => \mantissa_a_aux_reg_n_0_[549]\,
      O => \sum_mantissa[551]_i_10_n_0\
    );
\sum_mantissa[551]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[548]\,
      I3 => \mantissa_a_aux_reg_n_0_[548]\,
      O => \sum_mantissa[551]_i_11_n_0\
    );
\sum_mantissa[551]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[550]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[552]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[551]_i_3_n_4\,
      O => \sum_mantissa[551]_i_2_n_0\
    );
\sum_mantissa[551]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[551]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[551]\,
      O => p_1_out(551)
    );
\sum_mantissa[551]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[550]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[550]\,
      O => p_1_out(550)
    );
\sum_mantissa[551]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[549]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[549]\,
      O => p_1_out(549)
    );
\sum_mantissa[551]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[548]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[548]\,
      O => p_1_out(548)
    );
\sum_mantissa[551]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[551]\,
      I3 => \mantissa_a_aux_reg_n_0_[551]\,
      O => \sum_mantissa[551]_i_8_n_0\
    );
\sum_mantissa[551]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[550]\,
      I3 => \mantissa_a_aux_reg_n_0_[550]\,
      O => \sum_mantissa[551]_i_9_n_0\
    );
\sum_mantissa[552]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[553]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[552]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[552]_i_2_n_0\,
      O => sum_mantissa(552)
    );
\sum_mantissa[552]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[551]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[553]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[555]_i_3_n_7\,
      O => \sum_mantissa[552]_i_2_n_0\
    );
\sum_mantissa[553]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[554]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[553]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[553]_i_2_n_0\,
      O => sum_mantissa(553)
    );
\sum_mantissa[553]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[552]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[554]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[555]_i_3_n_6\,
      O => \sum_mantissa[553]_i_2_n_0\
    );
\sum_mantissa[554]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[555]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[554]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[554]_i_2_n_0\,
      O => sum_mantissa(554)
    );
\sum_mantissa[554]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[553]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[555]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[555]_i_3_n_5\,
      O => \sum_mantissa[554]_i_2_n_0\
    );
\sum_mantissa[555]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[556]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[555]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[555]_i_2_n_0\,
      O => sum_mantissa(555)
    );
\sum_mantissa[555]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[553]\,
      I3 => \mantissa_a_aux_reg_n_0_[553]\,
      O => \sum_mantissa[555]_i_10_n_0\
    );
\sum_mantissa[555]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[552]\,
      I3 => \mantissa_a_aux_reg_n_0_[552]\,
      O => \sum_mantissa[555]_i_11_n_0\
    );
\sum_mantissa[555]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[554]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[556]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[555]_i_3_n_4\,
      O => \sum_mantissa[555]_i_2_n_0\
    );
\sum_mantissa[555]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[555]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[555]\,
      O => p_1_out(555)
    );
\sum_mantissa[555]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[554]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[554]\,
      O => p_1_out(554)
    );
\sum_mantissa[555]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[553]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[553]\,
      O => p_1_out(553)
    );
\sum_mantissa[555]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[552]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[552]\,
      O => p_1_out(552)
    );
\sum_mantissa[555]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[555]\,
      I3 => \mantissa_a_aux_reg_n_0_[555]\,
      O => \sum_mantissa[555]_i_8_n_0\
    );
\sum_mantissa[555]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[554]\,
      I3 => \mantissa_a_aux_reg_n_0_[554]\,
      O => \sum_mantissa[555]_i_9_n_0\
    );
\sum_mantissa[556]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[557]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[556]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[556]_i_2_n_0\,
      O => sum_mantissa(556)
    );
\sum_mantissa[556]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[555]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[557]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[559]_i_3_n_7\,
      O => \sum_mantissa[556]_i_2_n_0\
    );
\sum_mantissa[557]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[558]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[557]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[557]_i_2_n_0\,
      O => sum_mantissa(557)
    );
\sum_mantissa[557]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[556]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[558]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[559]_i_3_n_6\,
      O => \sum_mantissa[557]_i_2_n_0\
    );
\sum_mantissa[558]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[559]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[558]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[558]_i_2_n_0\,
      O => sum_mantissa(558)
    );
\sum_mantissa[558]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[557]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[559]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[559]_i_3_n_5\,
      O => \sum_mantissa[558]_i_2_n_0\
    );
\sum_mantissa[559]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[560]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[559]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[559]_i_2_n_0\,
      O => sum_mantissa(559)
    );
\sum_mantissa[559]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[557]\,
      I3 => \mantissa_a_aux_reg_n_0_[557]\,
      O => \sum_mantissa[559]_i_10_n_0\
    );
\sum_mantissa[559]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[556]\,
      I3 => \mantissa_a_aux_reg_n_0_[556]\,
      O => \sum_mantissa[559]_i_11_n_0\
    );
\sum_mantissa[559]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[558]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[560]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[559]_i_3_n_4\,
      O => \sum_mantissa[559]_i_2_n_0\
    );
\sum_mantissa[559]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[559]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[559]\,
      O => p_1_out(559)
    );
\sum_mantissa[559]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[558]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[558]\,
      O => p_1_out(558)
    );
\sum_mantissa[559]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[557]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[557]\,
      O => p_1_out(557)
    );
\sum_mantissa[559]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[556]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[556]\,
      O => p_1_out(556)
    );
\sum_mantissa[559]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[559]\,
      I3 => \mantissa_a_aux_reg_n_0_[559]\,
      O => \sum_mantissa[559]_i_8_n_0\
    );
\sum_mantissa[559]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__2_n_0\,
      I1 => \sign_a_reg_rep__2_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[558]\,
      I3 => \mantissa_a_aux_reg_n_0_[558]\,
      O => \sum_mantissa[559]_i_9_n_0\
    );
\sum_mantissa[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[56]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[55]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[55]_i_2_n_0\,
      O => sum_mantissa(55)
    );
\sum_mantissa[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[54]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[56]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[55]_i_3_n_4\,
      O => \sum_mantissa[55]_i_2_n_0\
    );
\sum_mantissa[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[55]_i_4_n_0\
    );
\sum_mantissa[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[55]_i_5_n_0\
    );
\sum_mantissa[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[55]_i_6_n_0\
    );
\sum_mantissa[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[55]_i_7_n_0\
    );
\sum_mantissa[560]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[561]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[560]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[560]_i_2_n_0\,
      O => sum_mantissa(560)
    );
\sum_mantissa[560]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[559]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[561]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[563]_i_3_n_7\,
      O => \sum_mantissa[560]_i_2_n_0\
    );
\sum_mantissa[561]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[562]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[561]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[561]_i_2_n_0\,
      O => sum_mantissa(561)
    );
\sum_mantissa[561]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[560]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[562]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[563]_i_3_n_6\,
      O => \sum_mantissa[561]_i_2_n_0\
    );
\sum_mantissa[562]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[563]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[562]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[562]_i_2_n_0\,
      O => sum_mantissa(562)
    );
\sum_mantissa[562]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[561]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[563]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[563]_i_3_n_5\,
      O => \sum_mantissa[562]_i_2_n_0\
    );
\sum_mantissa[563]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[564]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[563]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[563]_i_2_n_0\,
      O => sum_mantissa(563)
    );
\sum_mantissa[563]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[561]\,
      I3 => \mantissa_a_aux_reg_n_0_[561]\,
      O => \sum_mantissa[563]_i_10_n_0\
    );
\sum_mantissa[563]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[560]\,
      I3 => \mantissa_a_aux_reg_n_0_[560]\,
      O => \sum_mantissa[563]_i_11_n_0\
    );
\sum_mantissa[563]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[562]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[564]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[563]_i_3_n_4\,
      O => \sum_mantissa[563]_i_2_n_0\
    );
\sum_mantissa[563]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[563]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[563]\,
      O => p_1_out(563)
    );
\sum_mantissa[563]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[562]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[562]\,
      O => p_1_out(562)
    );
\sum_mantissa[563]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[561]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[561]\,
      O => p_1_out(561)
    );
\sum_mantissa[563]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[560]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[560]\,
      O => p_1_out(560)
    );
\sum_mantissa[563]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[563]\,
      I3 => \mantissa_a_aux_reg_n_0_[563]\,
      O => \sum_mantissa[563]_i_8_n_0\
    );
\sum_mantissa[563]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[562]\,
      I3 => \mantissa_a_aux_reg_n_0_[562]\,
      O => \sum_mantissa[563]_i_9_n_0\
    );
\sum_mantissa[564]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[565]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[564]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[564]_i_2_n_0\,
      O => sum_mantissa(564)
    );
\sum_mantissa[564]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[563]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[565]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[567]_i_3_n_7\,
      O => \sum_mantissa[564]_i_2_n_0\
    );
\sum_mantissa[565]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[566]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[565]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[565]_i_2_n_0\,
      O => sum_mantissa(565)
    );
\sum_mantissa[565]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[564]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[566]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[567]_i_3_n_6\,
      O => \sum_mantissa[565]_i_2_n_0\
    );
\sum_mantissa[566]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[567]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[566]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[566]_i_2_n_0\,
      O => sum_mantissa(566)
    );
\sum_mantissa[566]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[565]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[567]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[567]_i_3_n_5\,
      O => \sum_mantissa[566]_i_2_n_0\
    );
\sum_mantissa[567]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[568]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[567]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[567]_i_2_n_0\,
      O => sum_mantissa(567)
    );
\sum_mantissa[567]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[565]\,
      I3 => \mantissa_a_aux_reg_n_0_[565]\,
      O => \sum_mantissa[567]_i_10_n_0\
    );
\sum_mantissa[567]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[564]\,
      I3 => \mantissa_a_aux_reg_n_0_[564]\,
      O => \sum_mantissa[567]_i_11_n_0\
    );
\sum_mantissa[567]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[566]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[568]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[567]_i_3_n_4\,
      O => \sum_mantissa[567]_i_2_n_0\
    );
\sum_mantissa[567]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[567]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[567]\,
      O => p_1_out(567)
    );
\sum_mantissa[567]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[566]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[566]\,
      O => p_1_out(566)
    );
\sum_mantissa[567]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[565]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[565]\,
      O => p_1_out(565)
    );
\sum_mantissa[567]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[564]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[564]\,
      O => p_1_out(564)
    );
\sum_mantissa[567]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[567]\,
      I3 => \mantissa_a_aux_reg_n_0_[567]\,
      O => \sum_mantissa[567]_i_8_n_0\
    );
\sum_mantissa[567]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[566]\,
      I3 => \mantissa_a_aux_reg_n_0_[566]\,
      O => \sum_mantissa[567]_i_9_n_0\
    );
\sum_mantissa[568]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[569]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[568]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[568]_i_2_n_0\,
      O => sum_mantissa(568)
    );
\sum_mantissa[568]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[567]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[569]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[571]_i_3_n_7\,
      O => \sum_mantissa[568]_i_2_n_0\
    );
\sum_mantissa[569]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[570]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[569]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[569]_i_2_n_0\,
      O => sum_mantissa(569)
    );
\sum_mantissa[569]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[568]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[570]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[571]_i_3_n_6\,
      O => \sum_mantissa[569]_i_2_n_0\
    );
\sum_mantissa[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[57]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[56]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[56]_i_2_n_0\,
      O => sum_mantissa(56)
    );
\sum_mantissa[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[55]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[57]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[59]_i_3_n_7\,
      O => \sum_mantissa[56]_i_2_n_0\
    );
\sum_mantissa[570]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[571]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[570]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[570]_i_2_n_0\,
      O => sum_mantissa(570)
    );
\sum_mantissa[570]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[569]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[571]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[571]_i_3_n_5\,
      O => \sum_mantissa[570]_i_2_n_0\
    );
\sum_mantissa[571]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[572]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[571]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[571]_i_2_n_0\,
      O => sum_mantissa(571)
    );
\sum_mantissa[571]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[569]\,
      I3 => \mantissa_a_aux_reg_n_0_[569]\,
      O => \sum_mantissa[571]_i_10_n_0\
    );
\sum_mantissa[571]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[568]\,
      I3 => \mantissa_a_aux_reg_n_0_[568]\,
      O => \sum_mantissa[571]_i_11_n_0\
    );
\sum_mantissa[571]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[570]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[572]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[571]_i_3_n_4\,
      O => \sum_mantissa[571]_i_2_n_0\
    );
\sum_mantissa[571]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[571]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[571]\,
      O => p_1_out(571)
    );
\sum_mantissa[571]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[570]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[570]\,
      O => p_1_out(570)
    );
\sum_mantissa[571]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[569]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[569]\,
      O => p_1_out(569)
    );
\sum_mantissa[571]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[568]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[568]\,
      O => p_1_out(568)
    );
\sum_mantissa[571]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[571]\,
      I3 => \mantissa_a_aux_reg_n_0_[571]\,
      O => \sum_mantissa[571]_i_8_n_0\
    );
\sum_mantissa[571]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[570]\,
      I3 => \mantissa_a_aux_reg_n_0_[570]\,
      O => \sum_mantissa[571]_i_9_n_0\
    );
\sum_mantissa[572]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[573]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[572]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[572]_i_2_n_0\,
      O => sum_mantissa(572)
    );
\sum_mantissa[572]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[571]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[573]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[575]_i_3_n_7\,
      O => \sum_mantissa[572]_i_2_n_0\
    );
\sum_mantissa[573]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[574]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[573]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[573]_i_2_n_0\,
      O => sum_mantissa(573)
    );
\sum_mantissa[573]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[572]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[574]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[575]_i_3_n_6\,
      O => \sum_mantissa[573]_i_2_n_0\
    );
\sum_mantissa[574]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[575]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[574]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[574]_i_2_n_0\,
      O => sum_mantissa(574)
    );
\sum_mantissa[574]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[573]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[575]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[575]_i_3_n_5\,
      O => \sum_mantissa[574]_i_2_n_0\
    );
\sum_mantissa[575]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[576]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[575]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[575]_i_2_n_0\,
      O => sum_mantissa(575)
    );
\sum_mantissa[575]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[573]\,
      I3 => \mantissa_a_aux_reg_n_0_[573]\,
      O => \sum_mantissa[575]_i_10_n_0\
    );
\sum_mantissa[575]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[572]\,
      I3 => \mantissa_a_aux_reg_n_0_[572]\,
      O => \sum_mantissa[575]_i_11_n_0\
    );
\sum_mantissa[575]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[574]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[576]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[575]_i_3_n_4\,
      O => \sum_mantissa[575]_i_2_n_0\
    );
\sum_mantissa[575]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[575]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[575]\,
      O => p_1_out(575)
    );
\sum_mantissa[575]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[574]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[574]\,
      O => p_1_out(574)
    );
\sum_mantissa[575]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[573]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[573]\,
      O => p_1_out(573)
    );
\sum_mantissa[575]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[572]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[572]\,
      O => p_1_out(572)
    );
\sum_mantissa[575]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[575]\,
      I3 => \mantissa_a_aux_reg_n_0_[575]\,
      O => \sum_mantissa[575]_i_8_n_0\
    );
\sum_mantissa[575]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[574]\,
      I3 => \mantissa_a_aux_reg_n_0_[574]\,
      O => \sum_mantissa[575]_i_9_n_0\
    );
\sum_mantissa[576]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[577]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[576]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[576]_i_2_n_0\,
      O => sum_mantissa(576)
    );
\sum_mantissa[576]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[575]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[577]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[579]_i_3_n_7\,
      O => \sum_mantissa[576]_i_2_n_0\
    );
\sum_mantissa[577]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[578]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[577]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[577]_i_2_n_0\,
      O => sum_mantissa(577)
    );
\sum_mantissa[577]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[576]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[578]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[579]_i_3_n_6\,
      O => \sum_mantissa[577]_i_2_n_0\
    );
\sum_mantissa[578]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[579]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[578]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[578]_i_2_n_0\,
      O => sum_mantissa(578)
    );
\sum_mantissa[578]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[577]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[579]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[579]_i_3_n_5\,
      O => \sum_mantissa[578]_i_2_n_0\
    );
\sum_mantissa[579]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[580]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[579]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[579]_i_2_n_0\,
      O => sum_mantissa(579)
    );
\sum_mantissa[579]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[577]\,
      I3 => \mantissa_a_aux_reg_n_0_[577]\,
      O => \sum_mantissa[579]_i_10_n_0\
    );
\sum_mantissa[579]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[576]\,
      I3 => \mantissa_a_aux_reg_n_0_[576]\,
      O => \sum_mantissa[579]_i_11_n_0\
    );
\sum_mantissa[579]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[578]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[580]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[579]_i_3_n_4\,
      O => \sum_mantissa[579]_i_2_n_0\
    );
\sum_mantissa[579]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[579]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[579]\,
      O => p_1_out(579)
    );
\sum_mantissa[579]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[578]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[578]\,
      O => p_1_out(578)
    );
\sum_mantissa[579]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[577]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[577]\,
      O => p_1_out(577)
    );
\sum_mantissa[579]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[576]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[576]\,
      O => p_1_out(576)
    );
\sum_mantissa[579]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[579]\,
      I3 => \mantissa_a_aux_reg_n_0_[579]\,
      O => \sum_mantissa[579]_i_8_n_0\
    );
\sum_mantissa[579]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[578]\,
      I3 => \mantissa_a_aux_reg_n_0_[578]\,
      O => \sum_mantissa[579]_i_9_n_0\
    );
\sum_mantissa[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[58]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[57]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[57]_i_2_n_0\,
      O => sum_mantissa(57)
    );
\sum_mantissa[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[56]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[58]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[59]_i_3_n_6\,
      O => \sum_mantissa[57]_i_2_n_0\
    );
\sum_mantissa[580]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[581]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[580]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[580]_i_2_n_0\,
      O => sum_mantissa(580)
    );
\sum_mantissa[580]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[579]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[581]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[583]_i_3_n_7\,
      O => \sum_mantissa[580]_i_2_n_0\
    );
\sum_mantissa[581]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[582]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[581]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[581]_i_2_n_0\,
      O => sum_mantissa(581)
    );
\sum_mantissa[581]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[580]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[582]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[583]_i_3_n_6\,
      O => \sum_mantissa[581]_i_2_n_0\
    );
\sum_mantissa[582]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[583]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[582]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[582]_i_2_n_0\,
      O => sum_mantissa(582)
    );
\sum_mantissa[582]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[581]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[583]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[583]_i_3_n_5\,
      O => \sum_mantissa[582]_i_2_n_0\
    );
\sum_mantissa[583]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[584]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[583]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[583]_i_2_n_0\,
      O => sum_mantissa(583)
    );
\sum_mantissa[583]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[581]\,
      I3 => \mantissa_a_aux_reg_n_0_[581]\,
      O => \sum_mantissa[583]_i_10_n_0\
    );
\sum_mantissa[583]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[580]\,
      I3 => \mantissa_a_aux_reg_n_0_[580]\,
      O => \sum_mantissa[583]_i_11_n_0\
    );
\sum_mantissa[583]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[582]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[584]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[583]_i_3_n_4\,
      O => \sum_mantissa[583]_i_2_n_0\
    );
\sum_mantissa[583]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[583]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[583]\,
      O => p_1_out(583)
    );
\sum_mantissa[583]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[582]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[582]\,
      O => p_1_out(582)
    );
\sum_mantissa[583]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[581]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[581]\,
      O => p_1_out(581)
    );
\sum_mantissa[583]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[580]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[580]\,
      O => p_1_out(580)
    );
\sum_mantissa[583]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[583]\,
      I3 => \mantissa_a_aux_reg_n_0_[583]\,
      O => \sum_mantissa[583]_i_8_n_0\
    );
\sum_mantissa[583]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[582]\,
      I3 => \mantissa_a_aux_reg_n_0_[582]\,
      O => \sum_mantissa[583]_i_9_n_0\
    );
\sum_mantissa[584]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[585]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[584]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[584]_i_2_n_0\,
      O => sum_mantissa(584)
    );
\sum_mantissa[584]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[583]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[585]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[587]_i_3_n_7\,
      O => \sum_mantissa[584]_i_2_n_0\
    );
\sum_mantissa[585]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[586]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[585]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[585]_i_2_n_0\,
      O => sum_mantissa(585)
    );
\sum_mantissa[585]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[584]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[586]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[587]_i_3_n_6\,
      O => \sum_mantissa[585]_i_2_n_0\
    );
\sum_mantissa[586]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[587]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[586]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[586]_i_2_n_0\,
      O => sum_mantissa(586)
    );
\sum_mantissa[586]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[585]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[587]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[587]_i_3_n_5\,
      O => \sum_mantissa[586]_i_2_n_0\
    );
\sum_mantissa[587]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[588]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[587]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[587]_i_2_n_0\,
      O => sum_mantissa(587)
    );
\sum_mantissa[587]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[585]\,
      I3 => \mantissa_a_aux_reg_n_0_[585]\,
      O => \sum_mantissa[587]_i_10_n_0\
    );
\sum_mantissa[587]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[584]\,
      I3 => \mantissa_a_aux_reg_n_0_[584]\,
      O => \sum_mantissa[587]_i_11_n_0\
    );
\sum_mantissa[587]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[586]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[588]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[587]_i_3_n_4\,
      O => \sum_mantissa[587]_i_2_n_0\
    );
\sum_mantissa[587]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[587]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[587]\,
      O => p_1_out(587)
    );
\sum_mantissa[587]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[586]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[586]\,
      O => p_1_out(586)
    );
\sum_mantissa[587]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[585]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[585]\,
      O => p_1_out(585)
    );
\sum_mantissa[587]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[584]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[584]\,
      O => p_1_out(584)
    );
\sum_mantissa[587]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[587]\,
      I3 => \mantissa_a_aux_reg_n_0_[587]\,
      O => \sum_mantissa[587]_i_8_n_0\
    );
\sum_mantissa[587]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[586]\,
      I3 => \mantissa_a_aux_reg_n_0_[586]\,
      O => \sum_mantissa[587]_i_9_n_0\
    );
\sum_mantissa[588]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[589]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[588]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[588]_i_2_n_0\,
      O => sum_mantissa(588)
    );
\sum_mantissa[588]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[587]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[589]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[591]_i_3_n_7\,
      O => \sum_mantissa[588]_i_2_n_0\
    );
\sum_mantissa[589]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[590]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[589]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[589]_i_2_n_0\,
      O => sum_mantissa(589)
    );
\sum_mantissa[589]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[588]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[590]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[591]_i_3_n_6\,
      O => \sum_mantissa[589]_i_2_n_0\
    );
\sum_mantissa[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[59]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[58]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[58]_i_2_n_0\,
      O => sum_mantissa(58)
    );
\sum_mantissa[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[57]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[59]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[59]_i_3_n_5\,
      O => \sum_mantissa[58]_i_2_n_0\
    );
\sum_mantissa[590]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[591]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[590]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[590]_i_2_n_0\,
      O => sum_mantissa(590)
    );
\sum_mantissa[590]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[589]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[591]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[591]_i_3_n_5\,
      O => \sum_mantissa[590]_i_2_n_0\
    );
\sum_mantissa[591]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[592]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[591]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[591]_i_2_n_0\,
      O => sum_mantissa(591)
    );
\sum_mantissa[591]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[589]\,
      I3 => \mantissa_a_aux_reg_n_0_[589]\,
      O => \sum_mantissa[591]_i_10_n_0\
    );
\sum_mantissa[591]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[588]\,
      I3 => \mantissa_a_aux_reg_n_0_[588]\,
      O => \sum_mantissa[591]_i_11_n_0\
    );
\sum_mantissa[591]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[590]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[592]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[591]_i_3_n_4\,
      O => \sum_mantissa[591]_i_2_n_0\
    );
\sum_mantissa[591]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[591]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[591]\,
      O => p_1_out(591)
    );
\sum_mantissa[591]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[590]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[590]\,
      O => p_1_out(590)
    );
\sum_mantissa[591]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[589]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[589]\,
      O => p_1_out(589)
    );
\sum_mantissa[591]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[588]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[588]\,
      O => p_1_out(588)
    );
\sum_mantissa[591]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[591]\,
      I3 => \mantissa_a_aux_reg_n_0_[591]\,
      O => \sum_mantissa[591]_i_8_n_0\
    );
\sum_mantissa[591]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[590]\,
      I3 => \mantissa_a_aux_reg_n_0_[590]\,
      O => \sum_mantissa[591]_i_9_n_0\
    );
\sum_mantissa[592]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[593]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[592]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[592]_i_2_n_0\,
      O => sum_mantissa(592)
    );
\sum_mantissa[592]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[591]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[593]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[595]_i_3_n_7\,
      O => \sum_mantissa[592]_i_2_n_0\
    );
\sum_mantissa[593]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[594]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[593]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[593]_i_2_n_0\,
      O => sum_mantissa(593)
    );
\sum_mantissa[593]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[592]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[594]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[595]_i_3_n_6\,
      O => \sum_mantissa[593]_i_2_n_0\
    );
\sum_mantissa[594]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[595]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[594]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[594]_i_2_n_0\,
      O => sum_mantissa(594)
    );
\sum_mantissa[594]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[593]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[595]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[595]_i_3_n_5\,
      O => \sum_mantissa[594]_i_2_n_0\
    );
\sum_mantissa[595]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[596]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[595]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[595]_i_2_n_0\,
      O => sum_mantissa(595)
    );
\sum_mantissa[595]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[593]\,
      I3 => \mantissa_a_aux_reg_n_0_[593]\,
      O => \sum_mantissa[595]_i_10_n_0\
    );
\sum_mantissa[595]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[592]\,
      I3 => \mantissa_a_aux_reg_n_0_[592]\,
      O => \sum_mantissa[595]_i_11_n_0\
    );
\sum_mantissa[595]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[594]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[596]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[595]_i_3_n_4\,
      O => \sum_mantissa[595]_i_2_n_0\
    );
\sum_mantissa[595]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[595]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[595]\,
      O => p_1_out(595)
    );
\sum_mantissa[595]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[594]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[594]\,
      O => p_1_out(594)
    );
\sum_mantissa[595]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[593]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[593]\,
      O => p_1_out(593)
    );
\sum_mantissa[595]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[592]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[592]\,
      O => p_1_out(592)
    );
\sum_mantissa[595]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[595]\,
      I3 => \mantissa_a_aux_reg_n_0_[595]\,
      O => \sum_mantissa[595]_i_8_n_0\
    );
\sum_mantissa[595]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[594]\,
      I3 => \mantissa_a_aux_reg_n_0_[594]\,
      O => \sum_mantissa[595]_i_9_n_0\
    );
\sum_mantissa[596]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[597]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[596]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[596]_i_2_n_0\,
      O => sum_mantissa(596)
    );
\sum_mantissa[596]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[595]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[597]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[599]_i_3_n_7\,
      O => \sum_mantissa[596]_i_2_n_0\
    );
\sum_mantissa[597]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[598]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[597]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[597]_i_2_n_0\,
      O => sum_mantissa(597)
    );
\sum_mantissa[597]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[596]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[598]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[599]_i_3_n_6\,
      O => \sum_mantissa[597]_i_2_n_0\
    );
\sum_mantissa[598]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[599]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[598]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[598]_i_2_n_0\,
      O => sum_mantissa(598)
    );
\sum_mantissa[598]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[597]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[599]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[599]_i_3_n_5\,
      O => \sum_mantissa[598]_i_2_n_0\
    );
\sum_mantissa[599]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[600]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[599]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[599]_i_2_n_0\,
      O => sum_mantissa(599)
    );
\sum_mantissa[599]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[597]\,
      I3 => \mantissa_a_aux_reg_n_0_[597]\,
      O => \sum_mantissa[599]_i_10_n_0\
    );
\sum_mantissa[599]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[596]\,
      I3 => \mantissa_a_aux_reg_n_0_[596]\,
      O => \sum_mantissa[599]_i_11_n_0\
    );
\sum_mantissa[599]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[598]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[600]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[599]_i_3_n_4\,
      O => \sum_mantissa[599]_i_2_n_0\
    );
\sum_mantissa[599]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[599]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[599]\,
      O => p_1_out(599)
    );
\sum_mantissa[599]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[598]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[598]\,
      O => p_1_out(598)
    );
\sum_mantissa[599]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[597]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[597]\,
      O => p_1_out(597)
    );
\sum_mantissa[599]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[596]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[596]\,
      O => p_1_out(596)
    );
\sum_mantissa[599]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[599]\,
      I3 => \mantissa_a_aux_reg_n_0_[599]\,
      O => \sum_mantissa[599]_i_8_n_0\
    );
\sum_mantissa[599]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[598]\,
      I3 => \mantissa_a_aux_reg_n_0_[598]\,
      O => \sum_mantissa[599]_i_9_n_0\
    );
\sum_mantissa[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[60]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[59]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[59]_i_2_n_0\,
      O => sum_mantissa(59)
    );
\sum_mantissa[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[58]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[60]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[59]_i_3_n_4\,
      O => \sum_mantissa[59]_i_2_n_0\
    );
\sum_mantissa[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[59]_i_4_n_0\
    );
\sum_mantissa[59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[59]_i_5_n_0\
    );
\sum_mantissa[59]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[59]_i_6_n_0\
    );
\sum_mantissa[59]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[59]_i_7_n_0\
    );
\sum_mantissa[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[5]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[5]_i_2_n_0\,
      O => sum_mantissa(5)
    );
\sum_mantissa[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[4]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => \sum_mantissa[1047]_i_7_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[7]_i_3_n_6\,
      O => \sum_mantissa[5]_i_2_n_0\
    );
\sum_mantissa[600]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[601]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[600]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[600]_i_2_n_0\,
      O => sum_mantissa(600)
    );
\sum_mantissa[600]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[599]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[601]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[603]_i_3_n_7\,
      O => \sum_mantissa[600]_i_2_n_0\
    );
\sum_mantissa[601]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[602]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[601]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[601]_i_2_n_0\,
      O => sum_mantissa(601)
    );
\sum_mantissa[601]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[600]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[602]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[603]_i_3_n_6\,
      O => \sum_mantissa[601]_i_2_n_0\
    );
\sum_mantissa[602]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[603]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[602]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[602]_i_2_n_0\,
      O => sum_mantissa(602)
    );
\sum_mantissa[602]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[601]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[603]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[603]_i_3_n_5\,
      O => \sum_mantissa[602]_i_2_n_0\
    );
\sum_mantissa[603]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[604]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[603]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[603]_i_2_n_0\,
      O => sum_mantissa(603)
    );
\sum_mantissa[603]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[601]\,
      I3 => \mantissa_a_aux_reg_n_0_[601]\,
      O => \sum_mantissa[603]_i_10_n_0\
    );
\sum_mantissa[603]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[600]\,
      I3 => \mantissa_a_aux_reg_n_0_[600]\,
      O => \sum_mantissa[603]_i_11_n_0\
    );
\sum_mantissa[603]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[602]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[604]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[603]_i_3_n_4\,
      O => \sum_mantissa[603]_i_2_n_0\
    );
\sum_mantissa[603]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[603]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[603]\,
      O => p_1_out(603)
    );
\sum_mantissa[603]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[602]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[602]\,
      O => p_1_out(602)
    );
\sum_mantissa[603]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[601]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[601]\,
      O => p_1_out(601)
    );
\sum_mantissa[603]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[600]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[600]\,
      O => p_1_out(600)
    );
\sum_mantissa[603]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[603]\,
      I3 => \mantissa_a_aux_reg_n_0_[603]\,
      O => \sum_mantissa[603]_i_8_n_0\
    );
\sum_mantissa[603]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[602]\,
      I3 => \mantissa_a_aux_reg_n_0_[602]\,
      O => \sum_mantissa[603]_i_9_n_0\
    );
\sum_mantissa[604]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[605]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[604]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[604]_i_2_n_0\,
      O => sum_mantissa(604)
    );
\sum_mantissa[604]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[603]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[605]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[607]_i_3_n_7\,
      O => \sum_mantissa[604]_i_2_n_0\
    );
\sum_mantissa[605]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[606]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[605]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[605]_i_2_n_0\,
      O => sum_mantissa(605)
    );
\sum_mantissa[605]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[604]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[606]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[607]_i_3_n_6\,
      O => \sum_mantissa[605]_i_2_n_0\
    );
\sum_mantissa[606]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[607]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[606]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[606]_i_2_n_0\,
      O => sum_mantissa(606)
    );
\sum_mantissa[606]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[605]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[607]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[607]_i_3_n_5\,
      O => \sum_mantissa[606]_i_2_n_0\
    );
\sum_mantissa[607]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[608]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[607]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[607]_i_2_n_0\,
      O => sum_mantissa(607)
    );
\sum_mantissa[607]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[605]\,
      I3 => \mantissa_a_aux_reg_n_0_[605]\,
      O => \sum_mantissa[607]_i_10_n_0\
    );
\sum_mantissa[607]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[604]\,
      I3 => \mantissa_a_aux_reg_n_0_[604]\,
      O => \sum_mantissa[607]_i_11_n_0\
    );
\sum_mantissa[607]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[606]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[608]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[607]_i_3_n_4\,
      O => \sum_mantissa[607]_i_2_n_0\
    );
\sum_mantissa[607]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[607]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[607]\,
      O => p_1_out(607)
    );
\sum_mantissa[607]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[606]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[606]\,
      O => p_1_out(606)
    );
\sum_mantissa[607]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[605]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[605]\,
      O => p_1_out(605)
    );
\sum_mantissa[607]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[604]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[604]\,
      O => p_1_out(604)
    );
\sum_mantissa[607]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[607]\,
      I3 => \mantissa_a_aux_reg_n_0_[607]\,
      O => \sum_mantissa[607]_i_8_n_0\
    );
\sum_mantissa[607]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[606]\,
      I3 => \mantissa_a_aux_reg_n_0_[606]\,
      O => \sum_mantissa[607]_i_9_n_0\
    );
\sum_mantissa[608]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[609]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[608]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[608]_i_2_n_0\,
      O => sum_mantissa(608)
    );
\sum_mantissa[608]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[607]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[609]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[611]_i_3_n_7\,
      O => \sum_mantissa[608]_i_2_n_0\
    );
\sum_mantissa[609]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[610]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[609]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[609]_i_2_n_0\,
      O => sum_mantissa(609)
    );
\sum_mantissa[609]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[608]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[610]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[611]_i_3_n_6\,
      O => \sum_mantissa[609]_i_2_n_0\
    );
\sum_mantissa[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[61]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[60]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[60]_i_2_n_0\,
      O => sum_mantissa(60)
    );
\sum_mantissa[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[59]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[61]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[63]_i_3_n_7\,
      O => \sum_mantissa[60]_i_2_n_0\
    );
\sum_mantissa[610]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[611]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[610]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[610]_i_2_n_0\,
      O => sum_mantissa(610)
    );
\sum_mantissa[610]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[609]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[611]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[611]_i_3_n_5\,
      O => \sum_mantissa[610]_i_2_n_0\
    );
\sum_mantissa[611]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[612]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[611]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[611]_i_2_n_0\,
      O => sum_mantissa(611)
    );
\sum_mantissa[611]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[609]\,
      I3 => \mantissa_a_aux_reg_n_0_[609]\,
      O => \sum_mantissa[611]_i_10_n_0\
    );
\sum_mantissa[611]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[608]\,
      I3 => \mantissa_a_aux_reg_n_0_[608]\,
      O => \sum_mantissa[611]_i_11_n_0\
    );
\sum_mantissa[611]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[610]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[612]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[611]_i_3_n_4\,
      O => \sum_mantissa[611]_i_2_n_0\
    );
\sum_mantissa[611]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[611]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[611]\,
      O => p_1_out(611)
    );
\sum_mantissa[611]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[610]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[610]\,
      O => p_1_out(610)
    );
\sum_mantissa[611]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[609]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[609]\,
      O => p_1_out(609)
    );
\sum_mantissa[611]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[608]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[608]\,
      O => p_1_out(608)
    );
\sum_mantissa[611]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[611]\,
      I3 => \mantissa_a_aux_reg_n_0_[611]\,
      O => \sum_mantissa[611]_i_8_n_0\
    );
\sum_mantissa[611]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[610]\,
      I3 => \mantissa_a_aux_reg_n_0_[610]\,
      O => \sum_mantissa[611]_i_9_n_0\
    );
\sum_mantissa[612]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[613]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[612]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[612]_i_2_n_0\,
      O => sum_mantissa(612)
    );
\sum_mantissa[612]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[611]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[613]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[615]_i_3_n_7\,
      O => \sum_mantissa[612]_i_2_n_0\
    );
\sum_mantissa[613]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[614]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[613]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[613]_i_2_n_0\,
      O => sum_mantissa(613)
    );
\sum_mantissa[613]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[612]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[614]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[615]_i_3_n_6\,
      O => \sum_mantissa[613]_i_2_n_0\
    );
\sum_mantissa[614]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[615]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[614]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[614]_i_2_n_0\,
      O => sum_mantissa(614)
    );
\sum_mantissa[614]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[613]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[615]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[615]_i_3_n_5\,
      O => \sum_mantissa[614]_i_2_n_0\
    );
\sum_mantissa[615]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[616]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[615]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[615]_i_2_n_0\,
      O => sum_mantissa(615)
    );
\sum_mantissa[615]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[613]\,
      I3 => \mantissa_a_aux_reg_n_0_[613]\,
      O => \sum_mantissa[615]_i_10_n_0\
    );
\sum_mantissa[615]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[612]\,
      I3 => \mantissa_a_aux_reg_n_0_[612]\,
      O => \sum_mantissa[615]_i_11_n_0\
    );
\sum_mantissa[615]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[614]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[616]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[615]_i_3_n_4\,
      O => \sum_mantissa[615]_i_2_n_0\
    );
\sum_mantissa[615]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[615]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[615]\,
      O => p_1_out(615)
    );
\sum_mantissa[615]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[614]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[614]\,
      O => p_1_out(614)
    );
\sum_mantissa[615]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[613]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[613]\,
      O => p_1_out(613)
    );
\sum_mantissa[615]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[612]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[612]\,
      O => p_1_out(612)
    );
\sum_mantissa[615]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[615]\,
      I3 => \mantissa_a_aux_reg_n_0_[615]\,
      O => \sum_mantissa[615]_i_8_n_0\
    );
\sum_mantissa[615]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[614]\,
      I3 => \mantissa_a_aux_reg_n_0_[614]\,
      O => \sum_mantissa[615]_i_9_n_0\
    );
\sum_mantissa[616]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[617]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[616]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[616]_i_2_n_0\,
      O => sum_mantissa(616)
    );
\sum_mantissa[616]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[615]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[617]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[619]_i_3_n_7\,
      O => \sum_mantissa[616]_i_2_n_0\
    );
\sum_mantissa[617]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[618]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[617]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[617]_i_2_n_0\,
      O => sum_mantissa(617)
    );
\sum_mantissa[617]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[616]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[618]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[619]_i_3_n_6\,
      O => \sum_mantissa[617]_i_2_n_0\
    );
\sum_mantissa[618]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[619]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[618]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[618]_i_2_n_0\,
      O => sum_mantissa(618)
    );
\sum_mantissa[618]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[617]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[619]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[619]_i_3_n_5\,
      O => \sum_mantissa[618]_i_2_n_0\
    );
\sum_mantissa[619]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[620]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[619]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[619]_i_2_n_0\,
      O => sum_mantissa(619)
    );
\sum_mantissa[619]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[617]\,
      I3 => \mantissa_a_aux_reg_n_0_[617]\,
      O => \sum_mantissa[619]_i_10_n_0\
    );
\sum_mantissa[619]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[616]\,
      I3 => \mantissa_a_aux_reg_n_0_[616]\,
      O => \sum_mantissa[619]_i_11_n_0\
    );
\sum_mantissa[619]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[618]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[620]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[619]_i_3_n_4\,
      O => \sum_mantissa[619]_i_2_n_0\
    );
\sum_mantissa[619]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[619]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[619]\,
      O => p_1_out(619)
    );
\sum_mantissa[619]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[618]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[618]\,
      O => p_1_out(618)
    );
\sum_mantissa[619]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[617]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[617]\,
      O => p_1_out(617)
    );
\sum_mantissa[619]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[616]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[616]\,
      O => p_1_out(616)
    );
\sum_mantissa[619]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[619]\,
      I3 => \mantissa_a_aux_reg_n_0_[619]\,
      O => \sum_mantissa[619]_i_8_n_0\
    );
\sum_mantissa[619]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__3_n_0\,
      I1 => \sign_a_reg_rep__3_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[618]\,
      I3 => \mantissa_a_aux_reg_n_0_[618]\,
      O => \sum_mantissa[619]_i_9_n_0\
    );
\sum_mantissa[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[62]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[61]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[61]_i_2_n_0\,
      O => sum_mantissa(61)
    );
\sum_mantissa[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[60]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[62]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[63]_i_3_n_6\,
      O => \sum_mantissa[61]_i_2_n_0\
    );
\sum_mantissa[620]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[621]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[620]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[620]_i_2_n_0\,
      O => sum_mantissa(620)
    );
\sum_mantissa[620]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[619]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[621]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[623]_i_3_n_7\,
      O => \sum_mantissa[620]_i_2_n_0\
    );
\sum_mantissa[621]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[622]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[621]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[621]_i_2_n_0\,
      O => sum_mantissa(621)
    );
\sum_mantissa[621]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[620]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[622]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[623]_i_3_n_6\,
      O => \sum_mantissa[621]_i_2_n_0\
    );
\sum_mantissa[622]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[623]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[622]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[622]_i_2_n_0\,
      O => sum_mantissa(622)
    );
\sum_mantissa[622]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[621]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[623]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[623]_i_3_n_5\,
      O => \sum_mantissa[622]_i_2_n_0\
    );
\sum_mantissa[623]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[624]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[623]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[623]_i_2_n_0\,
      O => sum_mantissa(623)
    );
\sum_mantissa[623]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[621]\,
      I3 => \mantissa_a_aux_reg_n_0_[621]\,
      O => \sum_mantissa[623]_i_10_n_0\
    );
\sum_mantissa[623]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[620]\,
      I3 => \mantissa_a_aux_reg_n_0_[620]\,
      O => \sum_mantissa[623]_i_11_n_0\
    );
\sum_mantissa[623]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[622]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[624]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[623]_i_3_n_4\,
      O => \sum_mantissa[623]_i_2_n_0\
    );
\sum_mantissa[623]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[623]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[623]\,
      O => p_1_out(623)
    );
\sum_mantissa[623]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[622]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[622]\,
      O => p_1_out(622)
    );
\sum_mantissa[623]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[621]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[621]\,
      O => p_1_out(621)
    );
\sum_mantissa[623]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[620]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[620]\,
      O => p_1_out(620)
    );
\sum_mantissa[623]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[623]\,
      I3 => \mantissa_a_aux_reg_n_0_[623]\,
      O => \sum_mantissa[623]_i_8_n_0\
    );
\sum_mantissa[623]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[622]\,
      I3 => \mantissa_a_aux_reg_n_0_[622]\,
      O => \sum_mantissa[623]_i_9_n_0\
    );
\sum_mantissa[624]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[625]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[624]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[624]_i_2_n_0\,
      O => sum_mantissa(624)
    );
\sum_mantissa[624]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[623]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[625]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[627]_i_3_n_7\,
      O => \sum_mantissa[624]_i_2_n_0\
    );
\sum_mantissa[625]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[626]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[625]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[625]_i_2_n_0\,
      O => sum_mantissa(625)
    );
\sum_mantissa[625]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[624]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[626]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[627]_i_3_n_6\,
      O => \sum_mantissa[625]_i_2_n_0\
    );
\sum_mantissa[626]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[627]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[626]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[626]_i_2_n_0\,
      O => sum_mantissa(626)
    );
\sum_mantissa[626]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[625]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[627]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[627]_i_3_n_5\,
      O => \sum_mantissa[626]_i_2_n_0\
    );
\sum_mantissa[627]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[628]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[627]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[627]_i_2_n_0\,
      O => sum_mantissa(627)
    );
\sum_mantissa[627]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[625]\,
      I3 => \mantissa_a_aux_reg_n_0_[625]\,
      O => \sum_mantissa[627]_i_10_n_0\
    );
\sum_mantissa[627]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[624]\,
      I3 => \mantissa_a_aux_reg_n_0_[624]\,
      O => \sum_mantissa[627]_i_11_n_0\
    );
\sum_mantissa[627]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[626]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[628]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[627]_i_3_n_4\,
      O => \sum_mantissa[627]_i_2_n_0\
    );
\sum_mantissa[627]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[627]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[627]\,
      O => p_1_out(627)
    );
\sum_mantissa[627]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[626]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[626]\,
      O => p_1_out(626)
    );
\sum_mantissa[627]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[625]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[625]\,
      O => p_1_out(625)
    );
\sum_mantissa[627]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[624]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[624]\,
      O => p_1_out(624)
    );
\sum_mantissa[627]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[627]\,
      I3 => \mantissa_a_aux_reg_n_0_[627]\,
      O => \sum_mantissa[627]_i_8_n_0\
    );
\sum_mantissa[627]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[626]\,
      I3 => \mantissa_a_aux_reg_n_0_[626]\,
      O => \sum_mantissa[627]_i_9_n_0\
    );
\sum_mantissa[628]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[629]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[628]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[628]_i_2_n_0\,
      O => sum_mantissa(628)
    );
\sum_mantissa[628]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[627]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[629]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[631]_i_3_n_7\,
      O => \sum_mantissa[628]_i_2_n_0\
    );
\sum_mantissa[629]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[630]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[629]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[629]_i_2_n_0\,
      O => sum_mantissa(629)
    );
\sum_mantissa[629]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[628]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[630]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[631]_i_3_n_6\,
      O => \sum_mantissa[629]_i_2_n_0\
    );
\sum_mantissa[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[63]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[62]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[62]_i_2_n_0\,
      O => sum_mantissa(62)
    );
\sum_mantissa[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[61]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[63]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[63]_i_3_n_5\,
      O => \sum_mantissa[62]_i_2_n_0\
    );
\sum_mantissa[630]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[631]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[630]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[630]_i_2_n_0\,
      O => sum_mantissa(630)
    );
\sum_mantissa[630]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[629]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[631]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[631]_i_3_n_5\,
      O => \sum_mantissa[630]_i_2_n_0\
    );
\sum_mantissa[631]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[632]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[631]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[631]_i_2_n_0\,
      O => sum_mantissa(631)
    );
\sum_mantissa[631]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[629]\,
      I3 => \mantissa_a_aux_reg_n_0_[629]\,
      O => \sum_mantissa[631]_i_10_n_0\
    );
\sum_mantissa[631]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[628]\,
      I3 => \mantissa_a_aux_reg_n_0_[628]\,
      O => \sum_mantissa[631]_i_11_n_0\
    );
\sum_mantissa[631]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[630]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[632]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[631]_i_3_n_4\,
      O => \sum_mantissa[631]_i_2_n_0\
    );
\sum_mantissa[631]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[631]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[631]\,
      O => p_1_out(631)
    );
\sum_mantissa[631]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[630]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[630]\,
      O => p_1_out(630)
    );
\sum_mantissa[631]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[629]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[629]\,
      O => p_1_out(629)
    );
\sum_mantissa[631]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[628]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[628]\,
      O => p_1_out(628)
    );
\sum_mantissa[631]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[631]\,
      I3 => \mantissa_a_aux_reg_n_0_[631]\,
      O => \sum_mantissa[631]_i_8_n_0\
    );
\sum_mantissa[631]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[630]\,
      I3 => \mantissa_a_aux_reg_n_0_[630]\,
      O => \sum_mantissa[631]_i_9_n_0\
    );
\sum_mantissa[632]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[633]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[632]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[632]_i_2_n_0\,
      O => sum_mantissa(632)
    );
\sum_mantissa[632]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[631]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[633]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[635]_i_3_n_7\,
      O => \sum_mantissa[632]_i_2_n_0\
    );
\sum_mantissa[633]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[634]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[633]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[633]_i_2_n_0\,
      O => sum_mantissa(633)
    );
\sum_mantissa[633]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[632]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[634]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[635]_i_3_n_6\,
      O => \sum_mantissa[633]_i_2_n_0\
    );
\sum_mantissa[634]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[635]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[634]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[634]_i_2_n_0\,
      O => sum_mantissa(634)
    );
\sum_mantissa[634]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[633]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[635]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[635]_i_3_n_5\,
      O => \sum_mantissa[634]_i_2_n_0\
    );
\sum_mantissa[635]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[636]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[635]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[635]_i_2_n_0\,
      O => sum_mantissa(635)
    );
\sum_mantissa[635]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[633]\,
      I3 => \mantissa_a_aux_reg_n_0_[633]\,
      O => \sum_mantissa[635]_i_10_n_0\
    );
\sum_mantissa[635]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[632]\,
      I3 => \mantissa_a_aux_reg_n_0_[632]\,
      O => \sum_mantissa[635]_i_11_n_0\
    );
\sum_mantissa[635]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[634]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[636]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[635]_i_3_n_4\,
      O => \sum_mantissa[635]_i_2_n_0\
    );
\sum_mantissa[635]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[635]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[635]\,
      O => p_1_out(635)
    );
\sum_mantissa[635]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[634]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[634]\,
      O => p_1_out(634)
    );
\sum_mantissa[635]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[633]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[633]\,
      O => p_1_out(633)
    );
\sum_mantissa[635]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[632]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[632]\,
      O => p_1_out(632)
    );
\sum_mantissa[635]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[635]\,
      I3 => \mantissa_a_aux_reg_n_0_[635]\,
      O => \sum_mantissa[635]_i_8_n_0\
    );
\sum_mantissa[635]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[634]\,
      I3 => \mantissa_a_aux_reg_n_0_[634]\,
      O => \sum_mantissa[635]_i_9_n_0\
    );
\sum_mantissa[636]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[637]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[636]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[636]_i_2_n_0\,
      O => sum_mantissa(636)
    );
\sum_mantissa[636]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[635]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[637]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[639]_i_3_n_7\,
      O => \sum_mantissa[636]_i_2_n_0\
    );
\sum_mantissa[637]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[638]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[637]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[637]_i_2_n_0\,
      O => sum_mantissa(637)
    );
\sum_mantissa[637]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[636]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[638]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[639]_i_3_n_6\,
      O => \sum_mantissa[637]_i_2_n_0\
    );
\sum_mantissa[638]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[639]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[638]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[638]_i_2_n_0\,
      O => sum_mantissa(638)
    );
\sum_mantissa[638]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[637]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[639]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[639]_i_3_n_5\,
      O => \sum_mantissa[638]_i_2_n_0\
    );
\sum_mantissa[639]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[640]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[639]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[639]_i_2_n_0\,
      O => sum_mantissa(639)
    );
\sum_mantissa[639]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[637]\,
      I3 => \mantissa_a_aux_reg_n_0_[637]\,
      O => \sum_mantissa[639]_i_10_n_0\
    );
\sum_mantissa[639]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[636]\,
      I3 => \mantissa_a_aux_reg_n_0_[636]\,
      O => \sum_mantissa[639]_i_11_n_0\
    );
\sum_mantissa[639]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[638]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[640]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[639]_i_3_n_4\,
      O => \sum_mantissa[639]_i_2_n_0\
    );
\sum_mantissa[639]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[639]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[639]\,
      O => p_1_out(639)
    );
\sum_mantissa[639]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[638]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[638]\,
      O => p_1_out(638)
    );
\sum_mantissa[639]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[637]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[637]\,
      O => p_1_out(637)
    );
\sum_mantissa[639]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[636]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[636]\,
      O => p_1_out(636)
    );
\sum_mantissa[639]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[639]\,
      I3 => \mantissa_a_aux_reg_n_0_[639]\,
      O => \sum_mantissa[639]_i_8_n_0\
    );
\sum_mantissa[639]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[638]\,
      I3 => \mantissa_a_aux_reg_n_0_[638]\,
      O => \sum_mantissa[639]_i_9_n_0\
    );
\sum_mantissa[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[64]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[63]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[63]_i_2_n_0\,
      O => sum_mantissa(63)
    );
\sum_mantissa[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[62]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[64]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[63]_i_3_n_4\,
      O => \sum_mantissa[63]_i_2_n_0\
    );
\sum_mantissa[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[63]_i_4_n_0\
    );
\sum_mantissa[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[63]_i_5_n_0\
    );
\sum_mantissa[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[63]_i_6_n_0\
    );
\sum_mantissa[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[63]_i_7_n_0\
    );
\sum_mantissa[640]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[641]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[640]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[640]_i_2_n_0\,
      O => sum_mantissa(640)
    );
\sum_mantissa[640]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[639]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[641]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[643]_i_3_n_7\,
      O => \sum_mantissa[640]_i_2_n_0\
    );
\sum_mantissa[641]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[642]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[641]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[641]_i_2_n_0\,
      O => sum_mantissa(641)
    );
\sum_mantissa[641]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[640]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[642]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[643]_i_3_n_6\,
      O => \sum_mantissa[641]_i_2_n_0\
    );
\sum_mantissa[642]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[643]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[642]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[642]_i_2_n_0\,
      O => sum_mantissa(642)
    );
\sum_mantissa[642]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[641]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[643]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[643]_i_3_n_5\,
      O => \sum_mantissa[642]_i_2_n_0\
    );
\sum_mantissa[643]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[644]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[643]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[643]_i_2_n_0\,
      O => sum_mantissa(643)
    );
\sum_mantissa[643]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[641]\,
      I3 => \mantissa_a_aux_reg_n_0_[641]\,
      O => \sum_mantissa[643]_i_10_n_0\
    );
\sum_mantissa[643]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[640]\,
      I3 => \mantissa_a_aux_reg_n_0_[640]\,
      O => \sum_mantissa[643]_i_11_n_0\
    );
\sum_mantissa[643]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[642]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[644]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[643]_i_3_n_4\,
      O => \sum_mantissa[643]_i_2_n_0\
    );
\sum_mantissa[643]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[643]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[643]\,
      O => p_1_out(643)
    );
\sum_mantissa[643]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[642]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[642]\,
      O => p_1_out(642)
    );
\sum_mantissa[643]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[641]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[641]\,
      O => p_1_out(641)
    );
\sum_mantissa[643]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[640]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[640]\,
      O => p_1_out(640)
    );
\sum_mantissa[643]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[643]\,
      I3 => \mantissa_a_aux_reg_n_0_[643]\,
      O => \sum_mantissa[643]_i_8_n_0\
    );
\sum_mantissa[643]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[642]\,
      I3 => \mantissa_a_aux_reg_n_0_[642]\,
      O => \sum_mantissa[643]_i_9_n_0\
    );
\sum_mantissa[644]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[645]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[644]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[644]_i_2_n_0\,
      O => sum_mantissa(644)
    );
\sum_mantissa[644]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[643]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[645]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[647]_i_3_n_7\,
      O => \sum_mantissa[644]_i_2_n_0\
    );
\sum_mantissa[645]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[646]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[645]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[645]_i_2_n_0\,
      O => sum_mantissa(645)
    );
\sum_mantissa[645]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[644]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[646]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[647]_i_3_n_6\,
      O => \sum_mantissa[645]_i_2_n_0\
    );
\sum_mantissa[646]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[647]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[646]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[646]_i_2_n_0\,
      O => sum_mantissa(646)
    );
\sum_mantissa[646]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[645]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[647]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[647]_i_3_n_5\,
      O => \sum_mantissa[646]_i_2_n_0\
    );
\sum_mantissa[647]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[648]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[647]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[647]_i_2_n_0\,
      O => sum_mantissa(647)
    );
\sum_mantissa[647]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[645]\,
      I3 => \mantissa_a_aux_reg_n_0_[645]\,
      O => \sum_mantissa[647]_i_10_n_0\
    );
\sum_mantissa[647]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[644]\,
      I3 => \mantissa_a_aux_reg_n_0_[644]\,
      O => \sum_mantissa[647]_i_11_n_0\
    );
\sum_mantissa[647]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[646]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[648]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[647]_i_3_n_4\,
      O => \sum_mantissa[647]_i_2_n_0\
    );
\sum_mantissa[647]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[647]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[647]\,
      O => p_1_out(647)
    );
\sum_mantissa[647]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[646]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[646]\,
      O => p_1_out(646)
    );
\sum_mantissa[647]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[645]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[645]\,
      O => p_1_out(645)
    );
\sum_mantissa[647]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[644]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[644]\,
      O => p_1_out(644)
    );
\sum_mantissa[647]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[647]\,
      I3 => \mantissa_a_aux_reg_n_0_[647]\,
      O => \sum_mantissa[647]_i_8_n_0\
    );
\sum_mantissa[647]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[646]\,
      I3 => \mantissa_a_aux_reg_n_0_[646]\,
      O => \sum_mantissa[647]_i_9_n_0\
    );
\sum_mantissa[648]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[649]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[648]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[648]_i_2_n_0\,
      O => sum_mantissa(648)
    );
\sum_mantissa[648]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[647]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[649]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[651]_i_3_n_7\,
      O => \sum_mantissa[648]_i_2_n_0\
    );
\sum_mantissa[649]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[650]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[649]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[649]_i_2_n_0\,
      O => sum_mantissa(649)
    );
\sum_mantissa[649]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[648]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[650]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[651]_i_3_n_6\,
      O => \sum_mantissa[649]_i_2_n_0\
    );
\sum_mantissa[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[65]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[64]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[64]_i_2_n_0\,
      O => sum_mantissa(64)
    );
\sum_mantissa[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[63]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[65]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[67]_i_3_n_7\,
      O => \sum_mantissa[64]_i_2_n_0\
    );
\sum_mantissa[650]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[651]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[650]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[650]_i_2_n_0\,
      O => sum_mantissa(650)
    );
\sum_mantissa[650]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[649]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[651]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[651]_i_3_n_5\,
      O => \sum_mantissa[650]_i_2_n_0\
    );
\sum_mantissa[651]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[652]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[651]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[651]_i_2_n_0\,
      O => sum_mantissa(651)
    );
\sum_mantissa[651]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[649]\,
      I3 => \mantissa_a_aux_reg_n_0_[649]\,
      O => \sum_mantissa[651]_i_10_n_0\
    );
\sum_mantissa[651]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[648]\,
      I3 => \mantissa_a_aux_reg_n_0_[648]\,
      O => \sum_mantissa[651]_i_11_n_0\
    );
\sum_mantissa[651]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[650]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[652]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[651]_i_3_n_4\,
      O => \sum_mantissa[651]_i_2_n_0\
    );
\sum_mantissa[651]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[651]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[651]\,
      O => p_1_out(651)
    );
\sum_mantissa[651]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[650]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[650]\,
      O => p_1_out(650)
    );
\sum_mantissa[651]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[649]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[649]\,
      O => p_1_out(649)
    );
\sum_mantissa[651]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[648]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[648]\,
      O => p_1_out(648)
    );
\sum_mantissa[651]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[651]\,
      I3 => \mantissa_a_aux_reg_n_0_[651]\,
      O => \sum_mantissa[651]_i_8_n_0\
    );
\sum_mantissa[651]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[650]\,
      I3 => \mantissa_a_aux_reg_n_0_[650]\,
      O => \sum_mantissa[651]_i_9_n_0\
    );
\sum_mantissa[652]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[653]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[652]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[652]_i_2_n_0\,
      O => sum_mantissa(652)
    );
\sum_mantissa[652]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[651]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[653]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[655]_i_3_n_7\,
      O => \sum_mantissa[652]_i_2_n_0\
    );
\sum_mantissa[653]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[654]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[653]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[653]_i_2_n_0\,
      O => sum_mantissa(653)
    );
\sum_mantissa[653]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[652]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[654]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[655]_i_3_n_6\,
      O => \sum_mantissa[653]_i_2_n_0\
    );
\sum_mantissa[654]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[655]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[654]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[654]_i_2_n_0\,
      O => sum_mantissa(654)
    );
\sum_mantissa[654]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[653]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[655]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[655]_i_3_n_5\,
      O => \sum_mantissa[654]_i_2_n_0\
    );
\sum_mantissa[655]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[656]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[655]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[655]_i_2_n_0\,
      O => sum_mantissa(655)
    );
\sum_mantissa[655]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[653]\,
      I3 => \mantissa_a_aux_reg_n_0_[653]\,
      O => \sum_mantissa[655]_i_10_n_0\
    );
\sum_mantissa[655]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[652]\,
      I3 => \mantissa_a_aux_reg_n_0_[652]\,
      O => \sum_mantissa[655]_i_11_n_0\
    );
\sum_mantissa[655]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[654]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[656]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[655]_i_3_n_4\,
      O => \sum_mantissa[655]_i_2_n_0\
    );
\sum_mantissa[655]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[655]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[655]\,
      O => p_1_out(655)
    );
\sum_mantissa[655]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[654]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[654]\,
      O => p_1_out(654)
    );
\sum_mantissa[655]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[653]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[653]\,
      O => p_1_out(653)
    );
\sum_mantissa[655]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[652]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[652]\,
      O => p_1_out(652)
    );
\sum_mantissa[655]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[655]\,
      I3 => \mantissa_a_aux_reg_n_0_[655]\,
      O => \sum_mantissa[655]_i_8_n_0\
    );
\sum_mantissa[655]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[654]\,
      I3 => \mantissa_a_aux_reg_n_0_[654]\,
      O => \sum_mantissa[655]_i_9_n_0\
    );
\sum_mantissa[656]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[657]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[656]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[656]_i_2_n_0\,
      O => sum_mantissa(656)
    );
\sum_mantissa[656]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[655]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[657]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[659]_i_3_n_7\,
      O => \sum_mantissa[656]_i_2_n_0\
    );
\sum_mantissa[657]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[658]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[657]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[657]_i_2_n_0\,
      O => sum_mantissa(657)
    );
\sum_mantissa[657]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[656]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[658]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[659]_i_3_n_6\,
      O => \sum_mantissa[657]_i_2_n_0\
    );
\sum_mantissa[658]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[659]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[658]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[658]_i_2_n_0\,
      O => sum_mantissa(658)
    );
\sum_mantissa[658]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[657]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[659]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[659]_i_3_n_5\,
      O => \sum_mantissa[658]_i_2_n_0\
    );
\sum_mantissa[659]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[660]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[659]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[659]_i_2_n_0\,
      O => sum_mantissa(659)
    );
\sum_mantissa[659]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[657]\,
      I3 => \mantissa_a_aux_reg_n_0_[657]\,
      O => \sum_mantissa[659]_i_10_n_0\
    );
\sum_mantissa[659]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[656]\,
      I3 => \mantissa_a_aux_reg_n_0_[656]\,
      O => \sum_mantissa[659]_i_11_n_0\
    );
\sum_mantissa[659]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[658]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[660]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[659]_i_3_n_4\,
      O => \sum_mantissa[659]_i_2_n_0\
    );
\sum_mantissa[659]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[659]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[659]\,
      O => p_1_out(659)
    );
\sum_mantissa[659]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[658]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[658]\,
      O => p_1_out(658)
    );
\sum_mantissa[659]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[657]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[657]\,
      O => p_1_out(657)
    );
\sum_mantissa[659]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[656]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[656]\,
      O => p_1_out(656)
    );
\sum_mantissa[659]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[659]\,
      I3 => \mantissa_a_aux_reg_n_0_[659]\,
      O => \sum_mantissa[659]_i_8_n_0\
    );
\sum_mantissa[659]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[658]\,
      I3 => \mantissa_a_aux_reg_n_0_[658]\,
      O => \sum_mantissa[659]_i_9_n_0\
    );
\sum_mantissa[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[66]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[65]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[65]_i_2_n_0\,
      O => sum_mantissa(65)
    );
\sum_mantissa[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[64]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[66]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[67]_i_3_n_6\,
      O => \sum_mantissa[65]_i_2_n_0\
    );
\sum_mantissa[660]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[661]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[660]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[660]_i_2_n_0\,
      O => sum_mantissa(660)
    );
\sum_mantissa[660]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[659]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[661]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[663]_i_3_n_7\,
      O => \sum_mantissa[660]_i_2_n_0\
    );
\sum_mantissa[661]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[662]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[661]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[661]_i_2_n_0\,
      O => sum_mantissa(661)
    );
\sum_mantissa[661]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[660]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[662]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[663]_i_3_n_6\,
      O => \sum_mantissa[661]_i_2_n_0\
    );
\sum_mantissa[662]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[663]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[662]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[662]_i_2_n_0\,
      O => sum_mantissa(662)
    );
\sum_mantissa[662]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[661]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[663]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[663]_i_3_n_5\,
      O => \sum_mantissa[662]_i_2_n_0\
    );
\sum_mantissa[663]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[664]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[663]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[663]_i_2_n_0\,
      O => sum_mantissa(663)
    );
\sum_mantissa[663]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[661]\,
      I3 => \mantissa_a_aux_reg_n_0_[661]\,
      O => \sum_mantissa[663]_i_10_n_0\
    );
\sum_mantissa[663]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[660]\,
      I3 => \mantissa_a_aux_reg_n_0_[660]\,
      O => \sum_mantissa[663]_i_11_n_0\
    );
\sum_mantissa[663]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[662]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[664]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[663]_i_3_n_4\,
      O => \sum_mantissa[663]_i_2_n_0\
    );
\sum_mantissa[663]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[663]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[663]\,
      O => p_1_out(663)
    );
\sum_mantissa[663]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[662]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[662]\,
      O => p_1_out(662)
    );
\sum_mantissa[663]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[661]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[661]\,
      O => p_1_out(661)
    );
\sum_mantissa[663]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[660]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[660]\,
      O => p_1_out(660)
    );
\sum_mantissa[663]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[663]\,
      I3 => \mantissa_a_aux_reg_n_0_[663]\,
      O => \sum_mantissa[663]_i_8_n_0\
    );
\sum_mantissa[663]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[662]\,
      I3 => \mantissa_a_aux_reg_n_0_[662]\,
      O => \sum_mantissa[663]_i_9_n_0\
    );
\sum_mantissa[664]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[665]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[664]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[664]_i_2_n_0\,
      O => sum_mantissa(664)
    );
\sum_mantissa[664]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[663]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[665]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[667]_i_3_n_7\,
      O => \sum_mantissa[664]_i_2_n_0\
    );
\sum_mantissa[665]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[666]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[665]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[665]_i_2_n_0\,
      O => sum_mantissa(665)
    );
\sum_mantissa[665]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[664]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[666]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[667]_i_3_n_6\,
      O => \sum_mantissa[665]_i_2_n_0\
    );
\sum_mantissa[666]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[667]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[666]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[666]_i_2_n_0\,
      O => sum_mantissa(666)
    );
\sum_mantissa[666]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[665]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[667]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[667]_i_3_n_5\,
      O => \sum_mantissa[666]_i_2_n_0\
    );
\sum_mantissa[667]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[668]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[667]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[667]_i_2_n_0\,
      O => sum_mantissa(667)
    );
\sum_mantissa[667]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[665]\,
      I3 => \mantissa_a_aux_reg_n_0_[665]\,
      O => \sum_mantissa[667]_i_10_n_0\
    );
\sum_mantissa[667]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[664]\,
      I3 => \mantissa_a_aux_reg_n_0_[664]\,
      O => \sum_mantissa[667]_i_11_n_0\
    );
\sum_mantissa[667]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[666]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[668]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[667]_i_3_n_4\,
      O => \sum_mantissa[667]_i_2_n_0\
    );
\sum_mantissa[667]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[667]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[667]\,
      O => p_1_out(667)
    );
\sum_mantissa[667]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[666]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[666]\,
      O => p_1_out(666)
    );
\sum_mantissa[667]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[665]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[665]\,
      O => p_1_out(665)
    );
\sum_mantissa[667]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[664]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[664]\,
      O => p_1_out(664)
    );
\sum_mantissa[667]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[667]\,
      I3 => \mantissa_a_aux_reg_n_0_[667]\,
      O => \sum_mantissa[667]_i_8_n_0\
    );
\sum_mantissa[667]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[666]\,
      I3 => \mantissa_a_aux_reg_n_0_[666]\,
      O => \sum_mantissa[667]_i_9_n_0\
    );
\sum_mantissa[668]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[669]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[668]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[668]_i_2_n_0\,
      O => sum_mantissa(668)
    );
\sum_mantissa[668]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[667]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[669]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[671]_i_3_n_7\,
      O => \sum_mantissa[668]_i_2_n_0\
    );
\sum_mantissa[669]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[670]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[669]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[669]_i_2_n_0\,
      O => sum_mantissa(669)
    );
\sum_mantissa[669]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[668]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[670]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[671]_i_3_n_6\,
      O => \sum_mantissa[669]_i_2_n_0\
    );
\sum_mantissa[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[67]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[66]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[66]_i_2_n_0\,
      O => sum_mantissa(66)
    );
\sum_mantissa[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[65]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[67]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[67]_i_3_n_5\,
      O => \sum_mantissa[66]_i_2_n_0\
    );
\sum_mantissa[670]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[671]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[670]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[670]_i_2_n_0\,
      O => sum_mantissa(670)
    );
\sum_mantissa[670]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[669]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[671]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[671]_i_3_n_5\,
      O => \sum_mantissa[670]_i_2_n_0\
    );
\sum_mantissa[671]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[672]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[671]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[671]_i_2_n_0\,
      O => sum_mantissa(671)
    );
\sum_mantissa[671]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[669]\,
      I3 => \mantissa_a_aux_reg_n_0_[669]\,
      O => \sum_mantissa[671]_i_10_n_0\
    );
\sum_mantissa[671]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[668]\,
      I3 => \mantissa_a_aux_reg_n_0_[668]\,
      O => \sum_mantissa[671]_i_11_n_0\
    );
\sum_mantissa[671]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[670]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[672]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[671]_i_3_n_4\,
      O => \sum_mantissa[671]_i_2_n_0\
    );
\sum_mantissa[671]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[671]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[671]\,
      O => p_1_out(671)
    );
\sum_mantissa[671]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[670]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[670]\,
      O => p_1_out(670)
    );
\sum_mantissa[671]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[669]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[669]\,
      O => p_1_out(669)
    );
\sum_mantissa[671]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[668]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[668]\,
      O => p_1_out(668)
    );
\sum_mantissa[671]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[671]\,
      I3 => \mantissa_a_aux_reg_n_0_[671]\,
      O => \sum_mantissa[671]_i_8_n_0\
    );
\sum_mantissa[671]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[670]\,
      I3 => \mantissa_a_aux_reg_n_0_[670]\,
      O => \sum_mantissa[671]_i_9_n_0\
    );
\sum_mantissa[672]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[673]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[672]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[672]_i_2_n_0\,
      O => sum_mantissa(672)
    );
\sum_mantissa[672]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[671]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[673]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[675]_i_3_n_7\,
      O => \sum_mantissa[672]_i_2_n_0\
    );
\sum_mantissa[673]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[674]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[673]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[673]_i_2_n_0\,
      O => sum_mantissa(673)
    );
\sum_mantissa[673]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[672]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[674]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[675]_i_3_n_6\,
      O => \sum_mantissa[673]_i_2_n_0\
    );
\sum_mantissa[674]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[675]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[674]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[674]_i_2_n_0\,
      O => sum_mantissa(674)
    );
\sum_mantissa[674]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[673]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[675]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[675]_i_3_n_5\,
      O => \sum_mantissa[674]_i_2_n_0\
    );
\sum_mantissa[675]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[676]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[675]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[675]_i_2_n_0\,
      O => sum_mantissa(675)
    );
\sum_mantissa[675]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[673]\,
      I3 => \mantissa_a_aux_reg_n_0_[673]\,
      O => \sum_mantissa[675]_i_10_n_0\
    );
\sum_mantissa[675]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[672]\,
      I3 => \mantissa_a_aux_reg_n_0_[672]\,
      O => \sum_mantissa[675]_i_11_n_0\
    );
\sum_mantissa[675]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[674]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[676]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[675]_i_3_n_4\,
      O => \sum_mantissa[675]_i_2_n_0\
    );
\sum_mantissa[675]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[675]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[675]\,
      O => p_1_out(675)
    );
\sum_mantissa[675]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[674]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[674]\,
      O => p_1_out(674)
    );
\sum_mantissa[675]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[673]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[673]\,
      O => p_1_out(673)
    );
\sum_mantissa[675]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[672]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[672]\,
      O => p_1_out(672)
    );
\sum_mantissa[675]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[675]\,
      I3 => \mantissa_a_aux_reg_n_0_[675]\,
      O => \sum_mantissa[675]_i_8_n_0\
    );
\sum_mantissa[675]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[674]\,
      I3 => \mantissa_a_aux_reg_n_0_[674]\,
      O => \sum_mantissa[675]_i_9_n_0\
    );
\sum_mantissa[676]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[677]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[676]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[676]_i_2_n_0\,
      O => sum_mantissa(676)
    );
\sum_mantissa[676]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[675]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[677]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[679]_i_3_n_7\,
      O => \sum_mantissa[676]_i_2_n_0\
    );
\sum_mantissa[677]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[678]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[677]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[677]_i_2_n_0\,
      O => sum_mantissa(677)
    );
\sum_mantissa[677]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[676]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[678]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[679]_i_3_n_6\,
      O => \sum_mantissa[677]_i_2_n_0\
    );
\sum_mantissa[678]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[679]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[678]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[678]_i_2_n_0\,
      O => sum_mantissa(678)
    );
\sum_mantissa[678]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[677]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[679]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[679]_i_3_n_5\,
      O => \sum_mantissa[678]_i_2_n_0\
    );
\sum_mantissa[679]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[680]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[679]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[679]_i_2_n_0\,
      O => sum_mantissa(679)
    );
\sum_mantissa[679]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[677]\,
      I3 => \mantissa_a_aux_reg_n_0_[677]\,
      O => \sum_mantissa[679]_i_10_n_0\
    );
\sum_mantissa[679]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[676]\,
      I3 => \mantissa_a_aux_reg_n_0_[676]\,
      O => \sum_mantissa[679]_i_11_n_0\
    );
\sum_mantissa[679]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[678]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[680]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[679]_i_3_n_4\,
      O => \sum_mantissa[679]_i_2_n_0\
    );
\sum_mantissa[679]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[679]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[679]\,
      O => p_1_out(679)
    );
\sum_mantissa[679]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[678]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[678]\,
      O => p_1_out(678)
    );
\sum_mantissa[679]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[677]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[677]\,
      O => p_1_out(677)
    );
\sum_mantissa[679]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[676]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[676]\,
      O => p_1_out(676)
    );
\sum_mantissa[679]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[679]\,
      I3 => \mantissa_a_aux_reg_n_0_[679]\,
      O => \sum_mantissa[679]_i_8_n_0\
    );
\sum_mantissa[679]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__4_n_0\,
      I1 => \sign_a_reg_rep__4_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[678]\,
      I3 => \mantissa_a_aux_reg_n_0_[678]\,
      O => \sum_mantissa[679]_i_9_n_0\
    );
\sum_mantissa[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[68]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[67]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[67]_i_2_n_0\,
      O => sum_mantissa(67)
    );
\sum_mantissa[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[66]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[68]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[67]_i_3_n_4\,
      O => \sum_mantissa[67]_i_2_n_0\
    );
\sum_mantissa[67]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[67]_i_4_n_0\
    );
\sum_mantissa[67]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[67]_i_5_n_0\
    );
\sum_mantissa[67]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[67]_i_6_n_0\
    );
\sum_mantissa[67]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[67]_i_7_n_0\
    );
\sum_mantissa[680]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[681]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[680]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[680]_i_2_n_0\,
      O => sum_mantissa(680)
    );
\sum_mantissa[680]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[679]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[681]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[683]_i_3_n_7\,
      O => \sum_mantissa[680]_i_2_n_0\
    );
\sum_mantissa[681]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[682]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[681]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[681]_i_2_n_0\,
      O => sum_mantissa(681)
    );
\sum_mantissa[681]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[680]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[682]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[683]_i_3_n_6\,
      O => \sum_mantissa[681]_i_2_n_0\
    );
\sum_mantissa[682]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[683]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[682]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[682]_i_2_n_0\,
      O => sum_mantissa(682)
    );
\sum_mantissa[682]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[681]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[683]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[683]_i_3_n_5\,
      O => \sum_mantissa[682]_i_2_n_0\
    );
\sum_mantissa[683]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[684]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[683]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[683]_i_2_n_0\,
      O => sum_mantissa(683)
    );
\sum_mantissa[683]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[681]\,
      I3 => \mantissa_a_aux_reg_n_0_[681]\,
      O => \sum_mantissa[683]_i_10_n_0\
    );
\sum_mantissa[683]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[680]\,
      I3 => \mantissa_a_aux_reg_n_0_[680]\,
      O => \sum_mantissa[683]_i_11_n_0\
    );
\sum_mantissa[683]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[682]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[684]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[683]_i_3_n_4\,
      O => \sum_mantissa[683]_i_2_n_0\
    );
\sum_mantissa[683]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[683]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[683]\,
      O => p_1_out(683)
    );
\sum_mantissa[683]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[682]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[682]\,
      O => p_1_out(682)
    );
\sum_mantissa[683]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[681]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[681]\,
      O => p_1_out(681)
    );
\sum_mantissa[683]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[680]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[680]\,
      O => p_1_out(680)
    );
\sum_mantissa[683]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[683]\,
      I3 => \mantissa_a_aux_reg_n_0_[683]\,
      O => \sum_mantissa[683]_i_8_n_0\
    );
\sum_mantissa[683]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[682]\,
      I3 => \mantissa_a_aux_reg_n_0_[682]\,
      O => \sum_mantissa[683]_i_9_n_0\
    );
\sum_mantissa[684]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[685]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[684]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[684]_i_2_n_0\,
      O => sum_mantissa(684)
    );
\sum_mantissa[684]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[683]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[685]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[687]_i_3_n_7\,
      O => \sum_mantissa[684]_i_2_n_0\
    );
\sum_mantissa[685]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[686]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[685]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[685]_i_2_n_0\,
      O => sum_mantissa(685)
    );
\sum_mantissa[685]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[684]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[686]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[687]_i_3_n_6\,
      O => \sum_mantissa[685]_i_2_n_0\
    );
\sum_mantissa[686]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[687]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[686]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[686]_i_2_n_0\,
      O => sum_mantissa(686)
    );
\sum_mantissa[686]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[685]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[687]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[687]_i_3_n_5\,
      O => \sum_mantissa[686]_i_2_n_0\
    );
\sum_mantissa[687]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[688]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[687]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[687]_i_2_n_0\,
      O => sum_mantissa(687)
    );
\sum_mantissa[687]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[685]\,
      I3 => \mantissa_a_aux_reg_n_0_[685]\,
      O => \sum_mantissa[687]_i_10_n_0\
    );
\sum_mantissa[687]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[684]\,
      I3 => \mantissa_a_aux_reg_n_0_[684]\,
      O => \sum_mantissa[687]_i_11_n_0\
    );
\sum_mantissa[687]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[686]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[688]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[687]_i_3_n_4\,
      O => \sum_mantissa[687]_i_2_n_0\
    );
\sum_mantissa[687]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[687]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[687]\,
      O => p_1_out(687)
    );
\sum_mantissa[687]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[686]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[686]\,
      O => p_1_out(686)
    );
\sum_mantissa[687]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[685]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[685]\,
      O => p_1_out(685)
    );
\sum_mantissa[687]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[684]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[684]\,
      O => p_1_out(684)
    );
\sum_mantissa[687]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[687]\,
      I3 => \mantissa_a_aux_reg_n_0_[687]\,
      O => \sum_mantissa[687]_i_8_n_0\
    );
\sum_mantissa[687]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[686]\,
      I3 => \mantissa_a_aux_reg_n_0_[686]\,
      O => \sum_mantissa[687]_i_9_n_0\
    );
\sum_mantissa[688]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[689]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[688]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[688]_i_2_n_0\,
      O => sum_mantissa(688)
    );
\sum_mantissa[688]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[687]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[689]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[691]_i_3_n_7\,
      O => \sum_mantissa[688]_i_2_n_0\
    );
\sum_mantissa[689]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[690]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[689]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[689]_i_2_n_0\,
      O => sum_mantissa(689)
    );
\sum_mantissa[689]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[688]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[690]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[691]_i_3_n_6\,
      O => \sum_mantissa[689]_i_2_n_0\
    );
\sum_mantissa[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[69]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[68]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[68]_i_2_n_0\,
      O => sum_mantissa(68)
    );
\sum_mantissa[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[67]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[69]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[71]_i_3_n_7\,
      O => \sum_mantissa[68]_i_2_n_0\
    );
\sum_mantissa[690]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[691]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[690]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[690]_i_2_n_0\,
      O => sum_mantissa(690)
    );
\sum_mantissa[690]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[689]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[691]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[691]_i_3_n_5\,
      O => \sum_mantissa[690]_i_2_n_0\
    );
\sum_mantissa[691]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[692]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[691]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[691]_i_2_n_0\,
      O => sum_mantissa(691)
    );
\sum_mantissa[691]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[689]\,
      I3 => \mantissa_a_aux_reg_n_0_[689]\,
      O => \sum_mantissa[691]_i_10_n_0\
    );
\sum_mantissa[691]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[688]\,
      I3 => \mantissa_a_aux_reg_n_0_[688]\,
      O => \sum_mantissa[691]_i_11_n_0\
    );
\sum_mantissa[691]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[690]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[692]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[691]_i_3_n_4\,
      O => \sum_mantissa[691]_i_2_n_0\
    );
\sum_mantissa[691]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[691]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[691]\,
      O => p_1_out(691)
    );
\sum_mantissa[691]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[690]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[690]\,
      O => p_1_out(690)
    );
\sum_mantissa[691]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[689]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[689]\,
      O => p_1_out(689)
    );
\sum_mantissa[691]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[688]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[688]\,
      O => p_1_out(688)
    );
\sum_mantissa[691]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[691]\,
      I3 => \mantissa_a_aux_reg_n_0_[691]\,
      O => \sum_mantissa[691]_i_8_n_0\
    );
\sum_mantissa[691]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[690]\,
      I3 => \mantissa_a_aux_reg_n_0_[690]\,
      O => \sum_mantissa[691]_i_9_n_0\
    );
\sum_mantissa[692]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[693]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[692]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[692]_i_2_n_0\,
      O => sum_mantissa(692)
    );
\sum_mantissa[692]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[691]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[693]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[695]_i_3_n_7\,
      O => \sum_mantissa[692]_i_2_n_0\
    );
\sum_mantissa[693]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[694]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[693]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[693]_i_2_n_0\,
      O => sum_mantissa(693)
    );
\sum_mantissa[693]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[692]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[694]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[695]_i_3_n_6\,
      O => \sum_mantissa[693]_i_2_n_0\
    );
\sum_mantissa[694]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[695]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[694]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[694]_i_2_n_0\,
      O => sum_mantissa(694)
    );
\sum_mantissa[694]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[693]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[695]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[695]_i_3_n_5\,
      O => \sum_mantissa[694]_i_2_n_0\
    );
\sum_mantissa[695]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[696]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[695]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[695]_i_2_n_0\,
      O => sum_mantissa(695)
    );
\sum_mantissa[695]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[693]\,
      I3 => \mantissa_a_aux_reg_n_0_[693]\,
      O => \sum_mantissa[695]_i_10_n_0\
    );
\sum_mantissa[695]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[692]\,
      I3 => \mantissa_a_aux_reg_n_0_[692]\,
      O => \sum_mantissa[695]_i_11_n_0\
    );
\sum_mantissa[695]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[694]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[696]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[695]_i_3_n_4\,
      O => \sum_mantissa[695]_i_2_n_0\
    );
\sum_mantissa[695]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[695]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[695]\,
      O => p_1_out(695)
    );
\sum_mantissa[695]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[694]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[694]\,
      O => p_1_out(694)
    );
\sum_mantissa[695]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[693]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[693]\,
      O => p_1_out(693)
    );
\sum_mantissa[695]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[692]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[692]\,
      O => p_1_out(692)
    );
\sum_mantissa[695]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[695]\,
      I3 => \mantissa_a_aux_reg_n_0_[695]\,
      O => \sum_mantissa[695]_i_8_n_0\
    );
\sum_mantissa[695]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[694]\,
      I3 => \mantissa_a_aux_reg_n_0_[694]\,
      O => \sum_mantissa[695]_i_9_n_0\
    );
\sum_mantissa[696]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[697]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[696]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[696]_i_2_n_0\,
      O => sum_mantissa(696)
    );
\sum_mantissa[696]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[695]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[697]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[699]_i_3_n_7\,
      O => \sum_mantissa[696]_i_2_n_0\
    );
\sum_mantissa[697]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[698]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[697]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[697]_i_2_n_0\,
      O => sum_mantissa(697)
    );
\sum_mantissa[697]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[696]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[698]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[699]_i_3_n_6\,
      O => \sum_mantissa[697]_i_2_n_0\
    );
\sum_mantissa[698]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[699]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[698]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[698]_i_2_n_0\,
      O => sum_mantissa(698)
    );
\sum_mantissa[698]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[697]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[699]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[699]_i_3_n_5\,
      O => \sum_mantissa[698]_i_2_n_0\
    );
\sum_mantissa[699]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[700]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[699]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[699]_i_2_n_0\,
      O => sum_mantissa(699)
    );
\sum_mantissa[699]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[697]\,
      I3 => \mantissa_a_aux_reg_n_0_[697]\,
      O => \sum_mantissa[699]_i_10_n_0\
    );
\sum_mantissa[699]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[696]\,
      I3 => \mantissa_a_aux_reg_n_0_[696]\,
      O => \sum_mantissa[699]_i_11_n_0\
    );
\sum_mantissa[699]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[698]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[700]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[699]_i_3_n_4\,
      O => \sum_mantissa[699]_i_2_n_0\
    );
\sum_mantissa[699]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[699]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[699]\,
      O => p_1_out(699)
    );
\sum_mantissa[699]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[698]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[698]\,
      O => p_1_out(698)
    );
\sum_mantissa[699]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[697]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[697]\,
      O => p_1_out(697)
    );
\sum_mantissa[699]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[696]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[696]\,
      O => p_1_out(696)
    );
\sum_mantissa[699]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[699]\,
      I3 => \mantissa_a_aux_reg_n_0_[699]\,
      O => \sum_mantissa[699]_i_8_n_0\
    );
\sum_mantissa[699]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[698]\,
      I3 => \mantissa_a_aux_reg_n_0_[698]\,
      O => \sum_mantissa[699]_i_9_n_0\
    );
\sum_mantissa[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[70]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[69]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[69]_i_2_n_0\,
      O => sum_mantissa(69)
    );
\sum_mantissa[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[68]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[70]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[71]_i_3_n_6\,
      O => \sum_mantissa[69]_i_2_n_0\
    );
\sum_mantissa[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[6]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[6]_i_2_n_0\,
      O => sum_mantissa(6)
    );
\sum_mantissa[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[5]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[7]_i_3_n_5\,
      O => \sum_mantissa[6]_i_2_n_0\
    );
\sum_mantissa[700]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[701]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[700]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[700]_i_2_n_0\,
      O => sum_mantissa(700)
    );
\sum_mantissa[700]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[699]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[701]\,
      I3 => \sum_mantissa[700]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[703]_i_3_n_7\,
      O => \sum_mantissa[700]_i_2_n_0\
    );
\sum_mantissa[700]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[700]_i_3_n_0\
    );
\sum_mantissa[701]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[702]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[701]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[701]_i_2_n_0\,
      O => sum_mantissa(701)
    );
\sum_mantissa[701]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[700]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[702]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[703]_i_3_n_6\,
      O => \sum_mantissa[701]_i_2_n_0\
    );
\sum_mantissa[702]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[703]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[702]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[702]_i_2_n_0\,
      O => sum_mantissa(702)
    );
\sum_mantissa[702]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[701]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[703]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[703]_i_3_n_5\,
      O => \sum_mantissa[702]_i_2_n_0\
    );
\sum_mantissa[703]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[704]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[703]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[703]_i_2_n_0\,
      O => sum_mantissa(703)
    );
\sum_mantissa[703]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[701]\,
      I3 => \mantissa_a_aux_reg_n_0_[701]\,
      O => \sum_mantissa[703]_i_10_n_0\
    );
\sum_mantissa[703]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[700]\,
      I3 => \mantissa_a_aux_reg_n_0_[700]\,
      O => \sum_mantissa[703]_i_11_n_0\
    );
\sum_mantissa[703]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[702]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[704]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[703]_i_3_n_4\,
      O => \sum_mantissa[703]_i_2_n_0\
    );
\sum_mantissa[703]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[703]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[703]\,
      O => p_1_out(703)
    );
\sum_mantissa[703]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[702]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[702]\,
      O => p_1_out(702)
    );
\sum_mantissa[703]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[701]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[701]\,
      O => p_1_out(701)
    );
\sum_mantissa[703]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[700]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[700]\,
      O => p_1_out(700)
    );
\sum_mantissa[703]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[703]\,
      I3 => \mantissa_a_aux_reg_n_0_[703]\,
      O => \sum_mantissa[703]_i_8_n_0\
    );
\sum_mantissa[703]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[702]\,
      I3 => \mantissa_a_aux_reg_n_0_[702]\,
      O => \sum_mantissa[703]_i_9_n_0\
    );
\sum_mantissa[704]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[705]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[704]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[704]_i_2_n_0\,
      O => sum_mantissa(704)
    );
\sum_mantissa[704]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[703]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[705]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[707]_i_3_n_7\,
      O => \sum_mantissa[704]_i_2_n_0\
    );
\sum_mantissa[705]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[706]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[705]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[705]_i_2_n_0\,
      O => sum_mantissa(705)
    );
\sum_mantissa[705]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[704]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[706]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[707]_i_3_n_6\,
      O => \sum_mantissa[705]_i_2_n_0\
    );
\sum_mantissa[706]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[707]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[706]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[706]_i_2_n_0\,
      O => sum_mantissa(706)
    );
\sum_mantissa[706]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[705]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[707]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[707]_i_3_n_5\,
      O => \sum_mantissa[706]_i_2_n_0\
    );
\sum_mantissa[707]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[708]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[707]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[707]_i_2_n_0\,
      O => sum_mantissa(707)
    );
\sum_mantissa[707]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[705]\,
      I3 => \mantissa_a_aux_reg_n_0_[705]\,
      O => \sum_mantissa[707]_i_10_n_0\
    );
\sum_mantissa[707]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[704]\,
      I3 => \mantissa_a_aux_reg_n_0_[704]\,
      O => \sum_mantissa[707]_i_11_n_0\
    );
\sum_mantissa[707]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[706]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[708]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[707]_i_3_n_4\,
      O => \sum_mantissa[707]_i_2_n_0\
    );
\sum_mantissa[707]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[707]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[707]\,
      O => p_1_out(707)
    );
\sum_mantissa[707]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[706]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[706]\,
      O => p_1_out(706)
    );
\sum_mantissa[707]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[705]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[705]\,
      O => p_1_out(705)
    );
\sum_mantissa[707]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[704]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[704]\,
      O => p_1_out(704)
    );
\sum_mantissa[707]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[707]\,
      I3 => \mantissa_a_aux_reg_n_0_[707]\,
      O => \sum_mantissa[707]_i_8_n_0\
    );
\sum_mantissa[707]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[706]\,
      I3 => \mantissa_a_aux_reg_n_0_[706]\,
      O => \sum_mantissa[707]_i_9_n_0\
    );
\sum_mantissa[708]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[709]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[708]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[708]_i_2_n_0\,
      O => sum_mantissa(708)
    );
\sum_mantissa[708]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[707]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[709]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[711]_i_3_n_7\,
      O => \sum_mantissa[708]_i_2_n_0\
    );
\sum_mantissa[709]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[710]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[709]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[709]_i_2_n_0\,
      O => sum_mantissa(709)
    );
\sum_mantissa[709]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[708]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[710]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[711]_i_3_n_6\,
      O => \sum_mantissa[709]_i_2_n_0\
    );
\sum_mantissa[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[71]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[70]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[70]_i_2_n_0\,
      O => sum_mantissa(70)
    );
\sum_mantissa[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[69]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[71]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[71]_i_3_n_5\,
      O => \sum_mantissa[70]_i_2_n_0\
    );
\sum_mantissa[710]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[711]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[710]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[710]_i_2_n_0\,
      O => sum_mantissa(710)
    );
\sum_mantissa[710]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[709]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[711]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[711]_i_3_n_5\,
      O => \sum_mantissa[710]_i_2_n_0\
    );
\sum_mantissa[711]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[712]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[711]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[711]_i_2_n_0\,
      O => sum_mantissa(711)
    );
\sum_mantissa[711]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[709]\,
      I3 => \mantissa_a_aux_reg_n_0_[709]\,
      O => \sum_mantissa[711]_i_10_n_0\
    );
\sum_mantissa[711]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[708]\,
      I3 => \mantissa_a_aux_reg_n_0_[708]\,
      O => \sum_mantissa[711]_i_11_n_0\
    );
\sum_mantissa[711]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[710]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[712]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[711]_i_3_n_4\,
      O => \sum_mantissa[711]_i_2_n_0\
    );
\sum_mantissa[711]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[711]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[711]\,
      O => p_1_out(711)
    );
\sum_mantissa[711]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[710]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[710]\,
      O => p_1_out(710)
    );
\sum_mantissa[711]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[709]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[709]\,
      O => p_1_out(709)
    );
\sum_mantissa[711]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[708]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[708]\,
      O => p_1_out(708)
    );
\sum_mantissa[711]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[711]\,
      I3 => \mantissa_a_aux_reg_n_0_[711]\,
      O => \sum_mantissa[711]_i_8_n_0\
    );
\sum_mantissa[711]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[710]\,
      I3 => \mantissa_a_aux_reg_n_0_[710]\,
      O => \sum_mantissa[711]_i_9_n_0\
    );
\sum_mantissa[712]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[713]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[712]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[712]_i_2_n_0\,
      O => sum_mantissa(712)
    );
\sum_mantissa[712]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[711]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[713]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[715]_i_3_n_7\,
      O => \sum_mantissa[712]_i_2_n_0\
    );
\sum_mantissa[713]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[714]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[713]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[713]_i_2_n_0\,
      O => sum_mantissa(713)
    );
\sum_mantissa[713]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[712]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[714]\,
      I3 => \sum_mantissa[713]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[715]_i_3_n_6\,
      O => \sum_mantissa[713]_i_2_n_0\
    );
\sum_mantissa[713]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[713]_i_3_n_0\
    );
\sum_mantissa[714]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[715]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[714]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[714]_i_2_n_0\,
      O => sum_mantissa(714)
    );
\sum_mantissa[714]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[713]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[715]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[715]_i_3_n_5\,
      O => \sum_mantissa[714]_i_2_n_0\
    );
\sum_mantissa[715]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[716]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[715]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[715]_i_2_n_0\,
      O => sum_mantissa(715)
    );
\sum_mantissa[715]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[713]\,
      I3 => \mantissa_a_aux_reg_n_0_[713]\,
      O => \sum_mantissa[715]_i_10_n_0\
    );
\sum_mantissa[715]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[712]\,
      I3 => \mantissa_a_aux_reg_n_0_[712]\,
      O => \sum_mantissa[715]_i_11_n_0\
    );
\sum_mantissa[715]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[714]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[716]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[715]_i_3_n_4\,
      O => \sum_mantissa[715]_i_2_n_0\
    );
\sum_mantissa[715]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[715]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[715]\,
      O => p_1_out(715)
    );
\sum_mantissa[715]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[714]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[714]\,
      O => p_1_out(714)
    );
\sum_mantissa[715]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[713]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[713]\,
      O => p_1_out(713)
    );
\sum_mantissa[715]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[712]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[712]\,
      O => p_1_out(712)
    );
\sum_mantissa[715]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[715]\,
      I3 => \mantissa_a_aux_reg_n_0_[715]\,
      O => \sum_mantissa[715]_i_8_n_0\
    );
\sum_mantissa[715]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[714]\,
      I3 => \mantissa_a_aux_reg_n_0_[714]\,
      O => \sum_mantissa[715]_i_9_n_0\
    );
\sum_mantissa[716]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[717]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[716]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[716]_i_2_n_0\,
      O => sum_mantissa(716)
    );
\sum_mantissa[716]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[715]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[717]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[719]_i_3_n_7\,
      O => \sum_mantissa[716]_i_2_n_0\
    );
\sum_mantissa[717]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[718]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[717]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[717]_i_2_n_0\,
      O => sum_mantissa(717)
    );
\sum_mantissa[717]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[716]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[718]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[719]_i_3_n_6\,
      O => \sum_mantissa[717]_i_2_n_0\
    );
\sum_mantissa[718]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[719]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[718]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[718]_i_2_n_0\,
      O => sum_mantissa(718)
    );
\sum_mantissa[718]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[717]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[719]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[719]_i_3_n_5\,
      O => \sum_mantissa[718]_i_2_n_0\
    );
\sum_mantissa[719]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[720]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[719]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[719]_i_2_n_0\,
      O => sum_mantissa(719)
    );
\sum_mantissa[719]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[717]\,
      I3 => \mantissa_a_aux_reg_n_0_[717]\,
      O => \sum_mantissa[719]_i_10_n_0\
    );
\sum_mantissa[719]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[716]\,
      I3 => \mantissa_a_aux_reg_n_0_[716]\,
      O => \sum_mantissa[719]_i_11_n_0\
    );
\sum_mantissa[719]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[718]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[720]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[719]_i_3_n_4\,
      O => \sum_mantissa[719]_i_2_n_0\
    );
\sum_mantissa[719]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[719]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[719]\,
      O => p_1_out(719)
    );
\sum_mantissa[719]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[718]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[718]\,
      O => p_1_out(718)
    );
\sum_mantissa[719]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[717]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[717]\,
      O => p_1_out(717)
    );
\sum_mantissa[719]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[716]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[716]\,
      O => p_1_out(716)
    );
\sum_mantissa[719]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[719]\,
      I3 => \mantissa_a_aux_reg_n_0_[719]\,
      O => \sum_mantissa[719]_i_8_n_0\
    );
\sum_mantissa[719]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[718]\,
      I3 => \mantissa_a_aux_reg_n_0_[718]\,
      O => \sum_mantissa[719]_i_9_n_0\
    );
\sum_mantissa[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[72]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[71]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[71]_i_2_n_0\,
      O => sum_mantissa(71)
    );
\sum_mantissa[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[70]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[72]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[71]_i_3_n_4\,
      O => \sum_mantissa[71]_i_2_n_0\
    );
\sum_mantissa[71]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[71]_i_4_n_0\
    );
\sum_mantissa[71]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[71]_i_5_n_0\
    );
\sum_mantissa[71]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[71]_i_6_n_0\
    );
\sum_mantissa[71]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[71]_i_7_n_0\
    );
\sum_mantissa[720]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[721]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[720]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[720]_i_2_n_0\,
      O => sum_mantissa(720)
    );
\sum_mantissa[720]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[719]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[721]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[723]_i_3_n_7\,
      O => \sum_mantissa[720]_i_2_n_0\
    );
\sum_mantissa[721]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[722]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[721]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[721]_i_2_n_0\,
      O => sum_mantissa(721)
    );
\sum_mantissa[721]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[720]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[722]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[723]_i_3_n_6\,
      O => \sum_mantissa[721]_i_2_n_0\
    );
\sum_mantissa[722]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[723]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[722]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[722]_i_2_n_0\,
      O => sum_mantissa(722)
    );
\sum_mantissa[722]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[721]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[723]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[723]_i_3_n_5\,
      O => \sum_mantissa[722]_i_2_n_0\
    );
\sum_mantissa[723]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[724]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[723]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[723]_i_2_n_0\,
      O => sum_mantissa(723)
    );
\sum_mantissa[723]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[721]\,
      I3 => \mantissa_a_aux_reg_n_0_[721]\,
      O => \sum_mantissa[723]_i_10_n_0\
    );
\sum_mantissa[723]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[720]\,
      I3 => \mantissa_a_aux_reg_n_0_[720]\,
      O => \sum_mantissa[723]_i_11_n_0\
    );
\sum_mantissa[723]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[722]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[724]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[723]_i_3_n_4\,
      O => \sum_mantissa[723]_i_2_n_0\
    );
\sum_mantissa[723]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[723]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[723]\,
      O => p_1_out(723)
    );
\sum_mantissa[723]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[722]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[722]\,
      O => p_1_out(722)
    );
\sum_mantissa[723]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[721]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[721]\,
      O => p_1_out(721)
    );
\sum_mantissa[723]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[720]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[720]\,
      O => p_1_out(720)
    );
\sum_mantissa[723]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[723]\,
      I3 => \mantissa_a_aux_reg_n_0_[723]\,
      O => \sum_mantissa[723]_i_8_n_0\
    );
\sum_mantissa[723]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[722]\,
      I3 => \mantissa_a_aux_reg_n_0_[722]\,
      O => \sum_mantissa[723]_i_9_n_0\
    );
\sum_mantissa[724]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[725]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[724]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[724]_i_2_n_0\,
      O => sum_mantissa(724)
    );
\sum_mantissa[724]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[723]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[725]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[727]_i_3_n_7\,
      O => \sum_mantissa[724]_i_2_n_0\
    );
\sum_mantissa[725]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[726]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[725]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[725]_i_2_n_0\,
      O => sum_mantissa(725)
    );
\sum_mantissa[725]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[724]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[726]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[727]_i_3_n_6\,
      O => \sum_mantissa[725]_i_2_n_0\
    );
\sum_mantissa[726]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[727]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[726]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[726]_i_2_n_0\,
      O => sum_mantissa(726)
    );
\sum_mantissa[726]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[725]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[727]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[727]_i_3_n_5\,
      O => \sum_mantissa[726]_i_2_n_0\
    );
\sum_mantissa[727]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[728]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[727]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[727]_i_2_n_0\,
      O => sum_mantissa(727)
    );
\sum_mantissa[727]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[725]\,
      I3 => \mantissa_a_aux_reg_n_0_[725]\,
      O => \sum_mantissa[727]_i_10_n_0\
    );
\sum_mantissa[727]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[724]\,
      I3 => \mantissa_a_aux_reg_n_0_[724]\,
      O => \sum_mantissa[727]_i_11_n_0\
    );
\sum_mantissa[727]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[726]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[728]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[727]_i_3_n_4\,
      O => \sum_mantissa[727]_i_2_n_0\
    );
\sum_mantissa[727]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[727]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[727]\,
      O => p_1_out(727)
    );
\sum_mantissa[727]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[726]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[726]\,
      O => p_1_out(726)
    );
\sum_mantissa[727]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[725]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[725]\,
      O => p_1_out(725)
    );
\sum_mantissa[727]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[724]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[724]\,
      O => p_1_out(724)
    );
\sum_mantissa[727]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[727]\,
      I3 => \mantissa_a_aux_reg_n_0_[727]\,
      O => \sum_mantissa[727]_i_8_n_0\
    );
\sum_mantissa[727]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[726]\,
      I3 => \mantissa_a_aux_reg_n_0_[726]\,
      O => \sum_mantissa[727]_i_9_n_0\
    );
\sum_mantissa[728]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[729]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[728]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[728]_i_2_n_0\,
      O => sum_mantissa(728)
    );
\sum_mantissa[728]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[727]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[729]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[731]_i_3_n_7\,
      O => \sum_mantissa[728]_i_2_n_0\
    );
\sum_mantissa[729]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[730]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[729]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[729]_i_2_n_0\,
      O => sum_mantissa(729)
    );
\sum_mantissa[729]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[728]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[730]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[731]_i_3_n_6\,
      O => \sum_mantissa[729]_i_2_n_0\
    );
\sum_mantissa[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[73]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[72]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[72]_i_2_n_0\,
      O => sum_mantissa(72)
    );
\sum_mantissa[72]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[71]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[73]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[75]_i_3_n_7\,
      O => \sum_mantissa[72]_i_2_n_0\
    );
\sum_mantissa[730]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[731]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[730]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[730]_i_2_n_0\,
      O => sum_mantissa(730)
    );
\sum_mantissa[730]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[729]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[731]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[731]_i_3_n_5\,
      O => \sum_mantissa[730]_i_2_n_0\
    );
\sum_mantissa[731]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[732]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[731]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[731]_i_2_n_0\,
      O => sum_mantissa(731)
    );
\sum_mantissa[731]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[729]\,
      I3 => \mantissa_a_aux_reg_n_0_[729]\,
      O => \sum_mantissa[731]_i_10_n_0\
    );
\sum_mantissa[731]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[728]\,
      I3 => \mantissa_a_aux_reg_n_0_[728]\,
      O => \sum_mantissa[731]_i_11_n_0\
    );
\sum_mantissa[731]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[730]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[732]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[731]_i_3_n_4\,
      O => \sum_mantissa[731]_i_2_n_0\
    );
\sum_mantissa[731]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[731]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[731]\,
      O => p_1_out(731)
    );
\sum_mantissa[731]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[730]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[730]\,
      O => p_1_out(730)
    );
\sum_mantissa[731]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[729]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[729]\,
      O => p_1_out(729)
    );
\sum_mantissa[731]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[728]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[728]\,
      O => p_1_out(728)
    );
\sum_mantissa[731]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[731]\,
      I3 => \mantissa_a_aux_reg_n_0_[731]\,
      O => \sum_mantissa[731]_i_8_n_0\
    );
\sum_mantissa[731]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[730]\,
      I3 => \mantissa_a_aux_reg_n_0_[730]\,
      O => \sum_mantissa[731]_i_9_n_0\
    );
\sum_mantissa[732]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[733]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[732]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[732]_i_2_n_0\,
      O => sum_mantissa(732)
    );
\sum_mantissa[732]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[731]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[733]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[735]_i_3_n_7\,
      O => \sum_mantissa[732]_i_2_n_0\
    );
\sum_mantissa[733]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[734]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[733]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[733]_i_2_n_0\,
      O => sum_mantissa(733)
    );
\sum_mantissa[733]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[732]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[734]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[735]_i_3_n_6\,
      O => \sum_mantissa[733]_i_2_n_0\
    );
\sum_mantissa[734]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[735]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[734]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[734]_i_2_n_0\,
      O => sum_mantissa(734)
    );
\sum_mantissa[734]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[733]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[735]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[735]_i_3_n_5\,
      O => \sum_mantissa[734]_i_2_n_0\
    );
\sum_mantissa[735]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[736]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[735]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[735]_i_2_n_0\,
      O => sum_mantissa(735)
    );
\sum_mantissa[735]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[733]\,
      I3 => \mantissa_a_aux_reg_n_0_[733]\,
      O => \sum_mantissa[735]_i_10_n_0\
    );
\sum_mantissa[735]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[732]\,
      I3 => \mantissa_a_aux_reg_n_0_[732]\,
      O => \sum_mantissa[735]_i_11_n_0\
    );
\sum_mantissa[735]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[734]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[736]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[735]_i_3_n_4\,
      O => \sum_mantissa[735]_i_2_n_0\
    );
\sum_mantissa[735]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[735]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[735]\,
      O => p_1_out(735)
    );
\sum_mantissa[735]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[734]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[734]\,
      O => p_1_out(734)
    );
\sum_mantissa[735]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[733]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[733]\,
      O => p_1_out(733)
    );
\sum_mantissa[735]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[732]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[732]\,
      O => p_1_out(732)
    );
\sum_mantissa[735]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[735]\,
      I3 => \mantissa_a_aux_reg_n_0_[735]\,
      O => \sum_mantissa[735]_i_8_n_0\
    );
\sum_mantissa[735]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[734]\,
      I3 => \mantissa_a_aux_reg_n_0_[734]\,
      O => \sum_mantissa[735]_i_9_n_0\
    );
\sum_mantissa[736]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[737]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[736]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[736]_i_2_n_0\,
      O => sum_mantissa(736)
    );
\sum_mantissa[736]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[735]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[737]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[739]_i_3_n_7\,
      O => \sum_mantissa[736]_i_2_n_0\
    );
\sum_mantissa[737]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[738]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[737]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[737]_i_2_n_0\,
      O => sum_mantissa(737)
    );
\sum_mantissa[737]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[736]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[738]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[739]_i_3_n_6\,
      O => \sum_mantissa[737]_i_2_n_0\
    );
\sum_mantissa[738]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[739]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[738]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[738]_i_2_n_0\,
      O => sum_mantissa(738)
    );
\sum_mantissa[738]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[737]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[739]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[739]_i_3_n_5\,
      O => \sum_mantissa[738]_i_2_n_0\
    );
\sum_mantissa[739]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[740]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[739]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[739]_i_2_n_0\,
      O => sum_mantissa(739)
    );
\sum_mantissa[739]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[737]\,
      I3 => \mantissa_a_aux_reg_n_0_[737]\,
      O => \sum_mantissa[739]_i_10_n_0\
    );
\sum_mantissa[739]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[736]\,
      I3 => \mantissa_a_aux_reg_n_0_[736]\,
      O => \sum_mantissa[739]_i_11_n_0\
    );
\sum_mantissa[739]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[738]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[740]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[739]_i_3_n_4\,
      O => \sum_mantissa[739]_i_2_n_0\
    );
\sum_mantissa[739]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[739]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[739]\,
      O => p_1_out(739)
    );
\sum_mantissa[739]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[738]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[738]\,
      O => p_1_out(738)
    );
\sum_mantissa[739]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[737]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[737]\,
      O => p_1_out(737)
    );
\sum_mantissa[739]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[736]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[736]\,
      O => p_1_out(736)
    );
\sum_mantissa[739]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[739]\,
      I3 => \mantissa_a_aux_reg_n_0_[739]\,
      O => \sum_mantissa[739]_i_8_n_0\
    );
\sum_mantissa[739]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__5_n_0\,
      I1 => \sign_a_reg_rep__5_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[738]\,
      I3 => \mantissa_a_aux_reg_n_0_[738]\,
      O => \sum_mantissa[739]_i_9_n_0\
    );
\sum_mantissa[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[74]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[73]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[73]_i_2_n_0\,
      O => sum_mantissa(73)
    );
\sum_mantissa[73]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[72]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[74]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[75]_i_3_n_6\,
      O => \sum_mantissa[73]_i_2_n_0\
    );
\sum_mantissa[740]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[741]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[740]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[740]_i_2_n_0\,
      O => sum_mantissa(740)
    );
\sum_mantissa[740]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[739]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[741]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[743]_i_3_n_7\,
      O => \sum_mantissa[740]_i_2_n_0\
    );
\sum_mantissa[741]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[742]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[741]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[741]_i_2_n_0\,
      O => sum_mantissa(741)
    );
\sum_mantissa[741]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[740]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[742]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[743]_i_3_n_6\,
      O => \sum_mantissa[741]_i_2_n_0\
    );
\sum_mantissa[742]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[743]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[742]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[742]_i_2_n_0\,
      O => sum_mantissa(742)
    );
\sum_mantissa[742]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[741]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[743]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[743]_i_3_n_5\,
      O => \sum_mantissa[742]_i_2_n_0\
    );
\sum_mantissa[743]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[744]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[743]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[743]_i_2_n_0\,
      O => sum_mantissa(743)
    );
\sum_mantissa[743]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[741]\,
      I3 => \mantissa_a_aux_reg_n_0_[741]\,
      O => \sum_mantissa[743]_i_10_n_0\
    );
\sum_mantissa[743]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[740]\,
      I3 => \mantissa_a_aux_reg_n_0_[740]\,
      O => \sum_mantissa[743]_i_11_n_0\
    );
\sum_mantissa[743]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[742]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[744]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[743]_i_3_n_4\,
      O => \sum_mantissa[743]_i_2_n_0\
    );
\sum_mantissa[743]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[743]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[743]\,
      O => p_1_out(743)
    );
\sum_mantissa[743]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[742]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[742]\,
      O => p_1_out(742)
    );
\sum_mantissa[743]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[741]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[741]\,
      O => p_1_out(741)
    );
\sum_mantissa[743]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[740]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[740]\,
      O => p_1_out(740)
    );
\sum_mantissa[743]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[743]\,
      I3 => \mantissa_a_aux_reg_n_0_[743]\,
      O => \sum_mantissa[743]_i_8_n_0\
    );
\sum_mantissa[743]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[742]\,
      I3 => \mantissa_a_aux_reg_n_0_[742]\,
      O => \sum_mantissa[743]_i_9_n_0\
    );
\sum_mantissa[744]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[745]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[744]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[744]_i_2_n_0\,
      O => sum_mantissa(744)
    );
\sum_mantissa[744]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[743]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[745]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[747]_i_3_n_7\,
      O => \sum_mantissa[744]_i_2_n_0\
    );
\sum_mantissa[745]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[746]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[745]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[745]_i_2_n_0\,
      O => sum_mantissa(745)
    );
\sum_mantissa[745]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[744]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[746]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[747]_i_3_n_6\,
      O => \sum_mantissa[745]_i_2_n_0\
    );
\sum_mantissa[746]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[747]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[746]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[746]_i_2_n_0\,
      O => sum_mantissa(746)
    );
\sum_mantissa[746]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[745]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[747]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[747]_i_3_n_5\,
      O => \sum_mantissa[746]_i_2_n_0\
    );
\sum_mantissa[747]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[748]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[747]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[747]_i_2_n_0\,
      O => sum_mantissa(747)
    );
\sum_mantissa[747]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[745]\,
      I3 => \mantissa_a_aux_reg_n_0_[745]\,
      O => \sum_mantissa[747]_i_10_n_0\
    );
\sum_mantissa[747]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[744]\,
      I3 => \mantissa_a_aux_reg_n_0_[744]\,
      O => \sum_mantissa[747]_i_11_n_0\
    );
\sum_mantissa[747]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[746]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[748]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[747]_i_3_n_4\,
      O => \sum_mantissa[747]_i_2_n_0\
    );
\sum_mantissa[747]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[747]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[747]\,
      O => p_1_out(747)
    );
\sum_mantissa[747]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[746]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[746]\,
      O => p_1_out(746)
    );
\sum_mantissa[747]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[745]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[745]\,
      O => p_1_out(745)
    );
\sum_mantissa[747]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[744]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[744]\,
      O => p_1_out(744)
    );
\sum_mantissa[747]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[747]\,
      I3 => \mantissa_a_aux_reg_n_0_[747]\,
      O => \sum_mantissa[747]_i_8_n_0\
    );
\sum_mantissa[747]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[746]\,
      I3 => \mantissa_a_aux_reg_n_0_[746]\,
      O => \sum_mantissa[747]_i_9_n_0\
    );
\sum_mantissa[748]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[749]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[748]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[748]_i_2_n_0\,
      O => sum_mantissa(748)
    );
\sum_mantissa[748]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[747]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[749]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[751]_i_3_n_7\,
      O => \sum_mantissa[748]_i_2_n_0\
    );
\sum_mantissa[749]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[750]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[749]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[749]_i_2_n_0\,
      O => sum_mantissa(749)
    );
\sum_mantissa[749]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[748]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[750]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[751]_i_3_n_6\,
      O => \sum_mantissa[749]_i_2_n_0\
    );
\sum_mantissa[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[75]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[74]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[74]_i_2_n_0\,
      O => sum_mantissa(74)
    );
\sum_mantissa[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[73]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[75]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[75]_i_3_n_5\,
      O => \sum_mantissa[74]_i_2_n_0\
    );
\sum_mantissa[750]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[751]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[750]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[750]_i_2_n_0\,
      O => sum_mantissa(750)
    );
\sum_mantissa[750]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[749]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[751]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[751]_i_3_n_5\,
      O => \sum_mantissa[750]_i_2_n_0\
    );
\sum_mantissa[751]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[752]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[751]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[751]_i_2_n_0\,
      O => sum_mantissa(751)
    );
\sum_mantissa[751]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[749]\,
      I3 => \mantissa_a_aux_reg_n_0_[749]\,
      O => \sum_mantissa[751]_i_10_n_0\
    );
\sum_mantissa[751]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[748]\,
      I3 => \mantissa_a_aux_reg_n_0_[748]\,
      O => \sum_mantissa[751]_i_11_n_0\
    );
\sum_mantissa[751]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[750]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[752]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[751]_i_3_n_4\,
      O => \sum_mantissa[751]_i_2_n_0\
    );
\sum_mantissa[751]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[751]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[751]\,
      O => p_1_out(751)
    );
\sum_mantissa[751]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[750]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[750]\,
      O => p_1_out(750)
    );
\sum_mantissa[751]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[749]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[749]\,
      O => p_1_out(749)
    );
\sum_mantissa[751]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[748]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[748]\,
      O => p_1_out(748)
    );
\sum_mantissa[751]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[751]\,
      I3 => \mantissa_a_aux_reg_n_0_[751]\,
      O => \sum_mantissa[751]_i_8_n_0\
    );
\sum_mantissa[751]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[750]\,
      I3 => \mantissa_a_aux_reg_n_0_[750]\,
      O => \sum_mantissa[751]_i_9_n_0\
    );
\sum_mantissa[752]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[753]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[752]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[752]_i_2_n_0\,
      O => sum_mantissa(752)
    );
\sum_mantissa[752]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[751]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[753]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[755]_i_3_n_7\,
      O => \sum_mantissa[752]_i_2_n_0\
    );
\sum_mantissa[753]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[754]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[753]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[753]_i_2_n_0\,
      O => sum_mantissa(753)
    );
\sum_mantissa[753]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[752]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[754]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[755]_i_3_n_6\,
      O => \sum_mantissa[753]_i_2_n_0\
    );
\sum_mantissa[754]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[755]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[754]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[754]_i_2_n_0\,
      O => sum_mantissa(754)
    );
\sum_mantissa[754]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[753]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[755]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[755]_i_3_n_5\,
      O => \sum_mantissa[754]_i_2_n_0\
    );
\sum_mantissa[755]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[756]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[755]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[755]_i_2_n_0\,
      O => sum_mantissa(755)
    );
\sum_mantissa[755]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[753]\,
      I3 => \mantissa_a_aux_reg_n_0_[753]\,
      O => \sum_mantissa[755]_i_10_n_0\
    );
\sum_mantissa[755]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[752]\,
      I3 => \mantissa_a_aux_reg_n_0_[752]\,
      O => \sum_mantissa[755]_i_11_n_0\
    );
\sum_mantissa[755]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[754]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[756]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[755]_i_3_n_4\,
      O => \sum_mantissa[755]_i_2_n_0\
    );
\sum_mantissa[755]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[755]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[755]\,
      O => p_1_out(755)
    );
\sum_mantissa[755]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[754]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[754]\,
      O => p_1_out(754)
    );
\sum_mantissa[755]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[753]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[753]\,
      O => p_1_out(753)
    );
\sum_mantissa[755]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[752]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[752]\,
      O => p_1_out(752)
    );
\sum_mantissa[755]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[755]\,
      I3 => \mantissa_a_aux_reg_n_0_[755]\,
      O => \sum_mantissa[755]_i_8_n_0\
    );
\sum_mantissa[755]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[754]\,
      I3 => \mantissa_a_aux_reg_n_0_[754]\,
      O => \sum_mantissa[755]_i_9_n_0\
    );
\sum_mantissa[756]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[757]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[756]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[756]_i_2_n_0\,
      O => sum_mantissa(756)
    );
\sum_mantissa[756]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[755]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[757]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[759]_i_3_n_7\,
      O => \sum_mantissa[756]_i_2_n_0\
    );
\sum_mantissa[757]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[758]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[757]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[757]_i_2_n_0\,
      O => sum_mantissa(757)
    );
\sum_mantissa[757]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[756]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[758]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[759]_i_3_n_6\,
      O => \sum_mantissa[757]_i_2_n_0\
    );
\sum_mantissa[758]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[759]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[758]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[758]_i_2_n_0\,
      O => sum_mantissa(758)
    );
\sum_mantissa[758]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[757]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[759]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[759]_i_3_n_5\,
      O => \sum_mantissa[758]_i_2_n_0\
    );
\sum_mantissa[759]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[760]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[759]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[759]_i_2_n_0\,
      O => sum_mantissa(759)
    );
\sum_mantissa[759]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[757]\,
      I3 => \mantissa_a_aux_reg_n_0_[757]\,
      O => \sum_mantissa[759]_i_10_n_0\
    );
\sum_mantissa[759]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[756]\,
      I3 => \mantissa_a_aux_reg_n_0_[756]\,
      O => \sum_mantissa[759]_i_11_n_0\
    );
\sum_mantissa[759]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[758]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[760]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[759]_i_3_n_4\,
      O => \sum_mantissa[759]_i_2_n_0\
    );
\sum_mantissa[759]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[759]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[759]\,
      O => p_1_out(759)
    );
\sum_mantissa[759]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[758]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[758]\,
      O => p_1_out(758)
    );
\sum_mantissa[759]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[757]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[757]\,
      O => p_1_out(757)
    );
\sum_mantissa[759]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[756]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[756]\,
      O => p_1_out(756)
    );
\sum_mantissa[759]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[759]\,
      I3 => \mantissa_a_aux_reg_n_0_[759]\,
      O => \sum_mantissa[759]_i_8_n_0\
    );
\sum_mantissa[759]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[758]\,
      I3 => \mantissa_a_aux_reg_n_0_[758]\,
      O => \sum_mantissa[759]_i_9_n_0\
    );
\sum_mantissa[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[76]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[75]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[75]_i_2_n_0\,
      O => sum_mantissa(75)
    );
\sum_mantissa[75]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[74]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[76]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[75]_i_3_n_4\,
      O => \sum_mantissa[75]_i_2_n_0\
    );
\sum_mantissa[75]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[75]_i_4_n_0\
    );
\sum_mantissa[75]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[75]_i_5_n_0\
    );
\sum_mantissa[75]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[75]_i_6_n_0\
    );
\sum_mantissa[75]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[75]_i_7_n_0\
    );
\sum_mantissa[760]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[761]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[760]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[760]_i_2_n_0\,
      O => sum_mantissa(760)
    );
\sum_mantissa[760]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[759]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[761]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[763]_i_3_n_7\,
      O => \sum_mantissa[760]_i_2_n_0\
    );
\sum_mantissa[761]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[762]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[761]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[761]_i_2_n_0\,
      O => sum_mantissa(761)
    );
\sum_mantissa[761]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[760]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[762]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[763]_i_3_n_6\,
      O => \sum_mantissa[761]_i_2_n_0\
    );
\sum_mantissa[762]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[763]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[762]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[762]_i_2_n_0\,
      O => sum_mantissa(762)
    );
\sum_mantissa[762]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[761]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[763]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[763]_i_3_n_5\,
      O => \sum_mantissa[762]_i_2_n_0\
    );
\sum_mantissa[763]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[764]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[763]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[763]_i_2_n_0\,
      O => sum_mantissa(763)
    );
\sum_mantissa[763]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[761]\,
      I3 => \mantissa_a_aux_reg_n_0_[761]\,
      O => \sum_mantissa[763]_i_10_n_0\
    );
\sum_mantissa[763]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[760]\,
      I3 => \mantissa_a_aux_reg_n_0_[760]\,
      O => \sum_mantissa[763]_i_11_n_0\
    );
\sum_mantissa[763]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[762]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[764]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[763]_i_3_n_4\,
      O => \sum_mantissa[763]_i_2_n_0\
    );
\sum_mantissa[763]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[763]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[763]\,
      O => p_1_out(763)
    );
\sum_mantissa[763]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[762]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[762]\,
      O => p_1_out(762)
    );
\sum_mantissa[763]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[761]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[761]\,
      O => p_1_out(761)
    );
\sum_mantissa[763]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[760]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[760]\,
      O => p_1_out(760)
    );
\sum_mantissa[763]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[763]\,
      I3 => \mantissa_a_aux_reg_n_0_[763]\,
      O => \sum_mantissa[763]_i_8_n_0\
    );
\sum_mantissa[763]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[762]\,
      I3 => \mantissa_a_aux_reg_n_0_[762]\,
      O => \sum_mantissa[763]_i_9_n_0\
    );
\sum_mantissa[764]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[765]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[764]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[764]_i_2_n_0\,
      O => sum_mantissa(764)
    );
\sum_mantissa[764]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[763]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[765]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[767]_i_3_n_7\,
      O => \sum_mantissa[764]_i_2_n_0\
    );
\sum_mantissa[765]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[766]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[765]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[765]_i_2_n_0\,
      O => sum_mantissa(765)
    );
\sum_mantissa[765]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[764]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[766]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[767]_i_3_n_6\,
      O => \sum_mantissa[765]_i_2_n_0\
    );
\sum_mantissa[766]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[767]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[766]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[766]_i_2_n_0\,
      O => sum_mantissa(766)
    );
\sum_mantissa[766]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[765]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[767]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[767]_i_3_n_5\,
      O => \sum_mantissa[766]_i_2_n_0\
    );
\sum_mantissa[767]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[768]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[767]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[767]_i_2_n_0\,
      O => sum_mantissa(767)
    );
\sum_mantissa[767]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[765]\,
      I3 => \mantissa_a_aux_reg_n_0_[765]\,
      O => \sum_mantissa[767]_i_10_n_0\
    );
\sum_mantissa[767]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[764]\,
      I3 => \mantissa_a_aux_reg_n_0_[764]\,
      O => \sum_mantissa[767]_i_11_n_0\
    );
\sum_mantissa[767]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[766]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[768]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[767]_i_3_n_4\,
      O => \sum_mantissa[767]_i_2_n_0\
    );
\sum_mantissa[767]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[767]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[767]\,
      O => p_1_out(767)
    );
\sum_mantissa[767]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[766]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[766]\,
      O => p_1_out(766)
    );
\sum_mantissa[767]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[765]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[765]\,
      O => p_1_out(765)
    );
\sum_mantissa[767]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[764]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[764]\,
      O => p_1_out(764)
    );
\sum_mantissa[767]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[767]\,
      I3 => \mantissa_a_aux_reg_n_0_[767]\,
      O => \sum_mantissa[767]_i_8_n_0\
    );
\sum_mantissa[767]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[766]\,
      I3 => \mantissa_a_aux_reg_n_0_[766]\,
      O => \sum_mantissa[767]_i_9_n_0\
    );
\sum_mantissa[768]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[769]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[768]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[768]_i_2_n_0\,
      O => sum_mantissa(768)
    );
\sum_mantissa[768]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[767]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[769]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[771]_i_3_n_7\,
      O => \sum_mantissa[768]_i_2_n_0\
    );
\sum_mantissa[769]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[770]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[769]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[769]_i_2_n_0\,
      O => sum_mantissa(769)
    );
\sum_mantissa[769]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[768]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[770]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[771]_i_3_n_6\,
      O => \sum_mantissa[769]_i_2_n_0\
    );
\sum_mantissa[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[77]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[76]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[76]_i_2_n_0\,
      O => sum_mantissa(76)
    );
\sum_mantissa[76]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[75]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[77]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[79]_i_3_n_7\,
      O => \sum_mantissa[76]_i_2_n_0\
    );
\sum_mantissa[770]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[771]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[770]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[770]_i_2_n_0\,
      O => sum_mantissa(770)
    );
\sum_mantissa[770]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[769]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[771]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[771]_i_3_n_5\,
      O => \sum_mantissa[770]_i_2_n_0\
    );
\sum_mantissa[771]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[772]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[771]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[771]_i_2_n_0\,
      O => sum_mantissa(771)
    );
\sum_mantissa[771]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[769]\,
      I3 => \mantissa_a_aux_reg_n_0_[769]\,
      O => \sum_mantissa[771]_i_10_n_0\
    );
\sum_mantissa[771]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[768]\,
      I3 => \mantissa_a_aux_reg_n_0_[768]\,
      O => \sum_mantissa[771]_i_11_n_0\
    );
\sum_mantissa[771]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[770]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[772]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[771]_i_3_n_4\,
      O => \sum_mantissa[771]_i_2_n_0\
    );
\sum_mantissa[771]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[771]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[771]\,
      O => p_1_out(771)
    );
\sum_mantissa[771]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[770]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[770]\,
      O => p_1_out(770)
    );
\sum_mantissa[771]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[769]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[769]\,
      O => p_1_out(769)
    );
\sum_mantissa[771]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[768]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[768]\,
      O => p_1_out(768)
    );
\sum_mantissa[771]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[771]\,
      I3 => \mantissa_a_aux_reg_n_0_[771]\,
      O => \sum_mantissa[771]_i_8_n_0\
    );
\sum_mantissa[771]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[770]\,
      I3 => \mantissa_a_aux_reg_n_0_[770]\,
      O => \sum_mantissa[771]_i_9_n_0\
    );
\sum_mantissa[772]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[773]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[772]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[772]_i_2_n_0\,
      O => sum_mantissa(772)
    );
\sum_mantissa[772]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[771]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[773]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[775]_i_3_n_7\,
      O => \sum_mantissa[772]_i_2_n_0\
    );
\sum_mantissa[773]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[774]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[773]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[773]_i_2_n_0\,
      O => sum_mantissa(773)
    );
\sum_mantissa[773]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[772]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[774]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[775]_i_3_n_6\,
      O => \sum_mantissa[773]_i_2_n_0\
    );
\sum_mantissa[774]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[775]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[774]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[774]_i_2_n_0\,
      O => sum_mantissa(774)
    );
\sum_mantissa[774]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[773]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[775]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[775]_i_3_n_5\,
      O => \sum_mantissa[774]_i_2_n_0\
    );
\sum_mantissa[775]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[776]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[775]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[775]_i_2_n_0\,
      O => sum_mantissa(775)
    );
\sum_mantissa[775]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[773]\,
      I3 => \mantissa_a_aux_reg_n_0_[773]\,
      O => \sum_mantissa[775]_i_10_n_0\
    );
\sum_mantissa[775]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[772]\,
      I3 => \mantissa_a_aux_reg_n_0_[772]\,
      O => \sum_mantissa[775]_i_11_n_0\
    );
\sum_mantissa[775]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[774]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[776]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[775]_i_3_n_4\,
      O => \sum_mantissa[775]_i_2_n_0\
    );
\sum_mantissa[775]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[775]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[775]\,
      O => p_1_out(775)
    );
\sum_mantissa[775]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[774]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[774]\,
      O => p_1_out(774)
    );
\sum_mantissa[775]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[773]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[773]\,
      O => p_1_out(773)
    );
\sum_mantissa[775]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[772]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[772]\,
      O => p_1_out(772)
    );
\sum_mantissa[775]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[775]\,
      I3 => \mantissa_a_aux_reg_n_0_[775]\,
      O => \sum_mantissa[775]_i_8_n_0\
    );
\sum_mantissa[775]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[774]\,
      I3 => \mantissa_a_aux_reg_n_0_[774]\,
      O => \sum_mantissa[775]_i_9_n_0\
    );
\sum_mantissa[776]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[777]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[776]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[776]_i_2_n_0\,
      O => sum_mantissa(776)
    );
\sum_mantissa[776]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[775]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[777]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[779]_i_3_n_7\,
      O => \sum_mantissa[776]_i_2_n_0\
    );
\sum_mantissa[777]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[778]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[777]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[777]_i_2_n_0\,
      O => sum_mantissa(777)
    );
\sum_mantissa[777]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[776]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[778]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[779]_i_3_n_6\,
      O => \sum_mantissa[777]_i_2_n_0\
    );
\sum_mantissa[778]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[779]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[778]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[778]_i_2_n_0\,
      O => sum_mantissa(778)
    );
\sum_mantissa[778]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[777]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[779]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[779]_i_3_n_5\,
      O => \sum_mantissa[778]_i_2_n_0\
    );
\sum_mantissa[779]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[780]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[779]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[779]_i_2_n_0\,
      O => sum_mantissa(779)
    );
\sum_mantissa[779]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[777]\,
      I3 => \mantissa_a_aux_reg_n_0_[777]\,
      O => \sum_mantissa[779]_i_10_n_0\
    );
\sum_mantissa[779]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[776]\,
      I3 => \mantissa_a_aux_reg_n_0_[776]\,
      O => \sum_mantissa[779]_i_11_n_0\
    );
\sum_mantissa[779]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[778]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[780]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[779]_i_3_n_4\,
      O => \sum_mantissa[779]_i_2_n_0\
    );
\sum_mantissa[779]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[779]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[779]\,
      O => p_1_out(779)
    );
\sum_mantissa[779]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[778]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[778]\,
      O => p_1_out(778)
    );
\sum_mantissa[779]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[777]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[777]\,
      O => p_1_out(777)
    );
\sum_mantissa[779]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[776]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[776]\,
      O => p_1_out(776)
    );
\sum_mantissa[779]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[779]\,
      I3 => \mantissa_a_aux_reg_n_0_[779]\,
      O => \sum_mantissa[779]_i_8_n_0\
    );
\sum_mantissa[779]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[778]\,
      I3 => \mantissa_a_aux_reg_n_0_[778]\,
      O => \sum_mantissa[779]_i_9_n_0\
    );
\sum_mantissa[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[78]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[77]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[77]_i_2_n_0\,
      O => sum_mantissa(77)
    );
\sum_mantissa[77]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[76]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[78]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[79]_i_3_n_6\,
      O => \sum_mantissa[77]_i_2_n_0\
    );
\sum_mantissa[780]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[781]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[780]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[780]_i_2_n_0\,
      O => sum_mantissa(780)
    );
\sum_mantissa[780]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[779]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[781]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[783]_i_3_n_7\,
      O => \sum_mantissa[780]_i_2_n_0\
    );
\sum_mantissa[781]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[782]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[781]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[781]_i_2_n_0\,
      O => sum_mantissa(781)
    );
\sum_mantissa[781]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[780]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[782]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[783]_i_3_n_6\,
      O => \sum_mantissa[781]_i_2_n_0\
    );
\sum_mantissa[782]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[783]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[782]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[782]_i_2_n_0\,
      O => sum_mantissa(782)
    );
\sum_mantissa[782]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[781]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[783]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[783]_i_3_n_5\,
      O => \sum_mantissa[782]_i_2_n_0\
    );
\sum_mantissa[783]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[784]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[783]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[783]_i_2_n_0\,
      O => sum_mantissa(783)
    );
\sum_mantissa[783]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[781]\,
      I3 => \mantissa_a_aux_reg_n_0_[781]\,
      O => \sum_mantissa[783]_i_10_n_0\
    );
\sum_mantissa[783]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[780]\,
      I3 => \mantissa_a_aux_reg_n_0_[780]\,
      O => \sum_mantissa[783]_i_11_n_0\
    );
\sum_mantissa[783]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[782]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[784]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[783]_i_3_n_4\,
      O => \sum_mantissa[783]_i_2_n_0\
    );
\sum_mantissa[783]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[783]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[783]\,
      O => p_1_out(783)
    );
\sum_mantissa[783]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[782]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[782]\,
      O => p_1_out(782)
    );
\sum_mantissa[783]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[781]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[781]\,
      O => p_1_out(781)
    );
\sum_mantissa[783]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[780]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[780]\,
      O => p_1_out(780)
    );
\sum_mantissa[783]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[783]\,
      I3 => \mantissa_a_aux_reg_n_0_[783]\,
      O => \sum_mantissa[783]_i_8_n_0\
    );
\sum_mantissa[783]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[782]\,
      I3 => \mantissa_a_aux_reg_n_0_[782]\,
      O => \sum_mantissa[783]_i_9_n_0\
    );
\sum_mantissa[784]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[785]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[784]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[784]_i_2_n_0\,
      O => sum_mantissa(784)
    );
\sum_mantissa[784]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[783]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[785]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[787]_i_3_n_7\,
      O => \sum_mantissa[784]_i_2_n_0\
    );
\sum_mantissa[785]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[786]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[785]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[785]_i_2_n_0\,
      O => sum_mantissa(785)
    );
\sum_mantissa[785]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[784]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[786]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[787]_i_3_n_6\,
      O => \sum_mantissa[785]_i_2_n_0\
    );
\sum_mantissa[786]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[787]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[786]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[786]_i_2_n_0\,
      O => sum_mantissa(786)
    );
\sum_mantissa[786]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[785]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[787]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[787]_i_3_n_5\,
      O => \sum_mantissa[786]_i_2_n_0\
    );
\sum_mantissa[787]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[788]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[787]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[787]_i_2_n_0\,
      O => sum_mantissa(787)
    );
\sum_mantissa[787]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[785]\,
      I3 => \mantissa_a_aux_reg_n_0_[785]\,
      O => \sum_mantissa[787]_i_10_n_0\
    );
\sum_mantissa[787]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[784]\,
      I3 => \mantissa_a_aux_reg_n_0_[784]\,
      O => \sum_mantissa[787]_i_11_n_0\
    );
\sum_mantissa[787]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[786]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[788]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[787]_i_3_n_4\,
      O => \sum_mantissa[787]_i_2_n_0\
    );
\sum_mantissa[787]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[787]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[787]\,
      O => p_1_out(787)
    );
\sum_mantissa[787]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[786]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[786]\,
      O => p_1_out(786)
    );
\sum_mantissa[787]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[785]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[785]\,
      O => p_1_out(785)
    );
\sum_mantissa[787]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[784]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[784]\,
      O => p_1_out(784)
    );
\sum_mantissa[787]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[787]\,
      I3 => \mantissa_a_aux_reg_n_0_[787]\,
      O => \sum_mantissa[787]_i_8_n_0\
    );
\sum_mantissa[787]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[786]\,
      I3 => \mantissa_a_aux_reg_n_0_[786]\,
      O => \sum_mantissa[787]_i_9_n_0\
    );
\sum_mantissa[788]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[789]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[788]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[788]_i_2_n_0\,
      O => sum_mantissa(788)
    );
\sum_mantissa[788]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[787]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[789]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[791]_i_3_n_7\,
      O => \sum_mantissa[788]_i_2_n_0\
    );
\sum_mantissa[789]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[790]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[789]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[789]_i_2_n_0\,
      O => sum_mantissa(789)
    );
\sum_mantissa[789]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[788]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[790]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[791]_i_3_n_6\,
      O => \sum_mantissa[789]_i_2_n_0\
    );
\sum_mantissa[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[79]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[78]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[78]_i_2_n_0\,
      O => sum_mantissa(78)
    );
\sum_mantissa[78]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[77]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[79]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[79]_i_3_n_5\,
      O => \sum_mantissa[78]_i_2_n_0\
    );
\sum_mantissa[790]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[791]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[790]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[790]_i_2_n_0\,
      O => sum_mantissa(790)
    );
\sum_mantissa[790]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[789]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[791]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[791]_i_3_n_5\,
      O => \sum_mantissa[790]_i_2_n_0\
    );
\sum_mantissa[791]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[792]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[791]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[791]_i_2_n_0\,
      O => sum_mantissa(791)
    );
\sum_mantissa[791]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[789]\,
      I3 => \mantissa_a_aux_reg_n_0_[789]\,
      O => \sum_mantissa[791]_i_10_n_0\
    );
\sum_mantissa[791]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[788]\,
      I3 => \mantissa_a_aux_reg_n_0_[788]\,
      O => \sum_mantissa[791]_i_11_n_0\
    );
\sum_mantissa[791]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[790]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[792]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[791]_i_3_n_4\,
      O => \sum_mantissa[791]_i_2_n_0\
    );
\sum_mantissa[791]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[791]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[791]\,
      O => p_1_out(791)
    );
\sum_mantissa[791]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[790]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[790]\,
      O => p_1_out(790)
    );
\sum_mantissa[791]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[789]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[789]\,
      O => p_1_out(789)
    );
\sum_mantissa[791]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[788]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[788]\,
      O => p_1_out(788)
    );
\sum_mantissa[791]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[791]\,
      I3 => \mantissa_a_aux_reg_n_0_[791]\,
      O => \sum_mantissa[791]_i_8_n_0\
    );
\sum_mantissa[791]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[790]\,
      I3 => \mantissa_a_aux_reg_n_0_[790]\,
      O => \sum_mantissa[791]_i_9_n_0\
    );
\sum_mantissa[792]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[793]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[792]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[792]_i_2_n_0\,
      O => sum_mantissa(792)
    );
\sum_mantissa[792]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[791]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[793]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[795]_i_3_n_7\,
      O => \sum_mantissa[792]_i_2_n_0\
    );
\sum_mantissa[793]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[794]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[793]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[793]_i_2_n_0\,
      O => sum_mantissa(793)
    );
\sum_mantissa[793]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[792]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[794]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[795]_i_3_n_6\,
      O => \sum_mantissa[793]_i_2_n_0\
    );
\sum_mantissa[794]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[795]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[794]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[794]_i_2_n_0\,
      O => sum_mantissa(794)
    );
\sum_mantissa[794]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[793]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[795]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[795]_i_3_n_5\,
      O => \sum_mantissa[794]_i_2_n_0\
    );
\sum_mantissa[795]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[796]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[795]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[795]_i_2_n_0\,
      O => sum_mantissa(795)
    );
\sum_mantissa[795]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[793]\,
      I3 => \mantissa_a_aux_reg_n_0_[793]\,
      O => \sum_mantissa[795]_i_10_n_0\
    );
\sum_mantissa[795]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[792]\,
      I3 => \mantissa_a_aux_reg_n_0_[792]\,
      O => \sum_mantissa[795]_i_11_n_0\
    );
\sum_mantissa[795]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[794]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[796]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[795]_i_3_n_4\,
      O => \sum_mantissa[795]_i_2_n_0\
    );
\sum_mantissa[795]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[795]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[795]\,
      O => p_1_out(795)
    );
\sum_mantissa[795]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[794]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[794]\,
      O => p_1_out(794)
    );
\sum_mantissa[795]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[793]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[793]\,
      O => p_1_out(793)
    );
\sum_mantissa[795]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[792]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[792]\,
      O => p_1_out(792)
    );
\sum_mantissa[795]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[795]\,
      I3 => \mantissa_a_aux_reg_n_0_[795]\,
      O => \sum_mantissa[795]_i_8_n_0\
    );
\sum_mantissa[795]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[794]\,
      I3 => \mantissa_a_aux_reg_n_0_[794]\,
      O => \sum_mantissa[795]_i_9_n_0\
    );
\sum_mantissa[796]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[797]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[796]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[796]_i_2_n_0\,
      O => sum_mantissa(796)
    );
\sum_mantissa[796]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[795]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[797]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[799]_i_3_n_7\,
      O => \sum_mantissa[796]_i_2_n_0\
    );
\sum_mantissa[797]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[798]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[797]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[797]_i_2_n_0\,
      O => sum_mantissa(797)
    );
\sum_mantissa[797]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[796]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[798]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[799]_i_3_n_6\,
      O => \sum_mantissa[797]_i_2_n_0\
    );
\sum_mantissa[798]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[799]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[798]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[798]_i_2_n_0\,
      O => sum_mantissa(798)
    );
\sum_mantissa[798]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[797]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[799]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[799]_i_3_n_5\,
      O => \sum_mantissa[798]_i_2_n_0\
    );
\sum_mantissa[799]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[800]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[799]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[799]_i_2_n_0\,
      O => sum_mantissa(799)
    );
\sum_mantissa[799]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[797]\,
      I3 => \mantissa_a_aux_reg_n_0_[797]\,
      O => \sum_mantissa[799]_i_10_n_0\
    );
\sum_mantissa[799]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[796]\,
      I3 => \mantissa_a_aux_reg_n_0_[796]\,
      O => \sum_mantissa[799]_i_11_n_0\
    );
\sum_mantissa[799]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[798]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[800]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[799]_i_3_n_4\,
      O => \sum_mantissa[799]_i_2_n_0\
    );
\sum_mantissa[799]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[799]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[799]\,
      O => p_1_out(799)
    );
\sum_mantissa[799]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[798]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[798]\,
      O => p_1_out(798)
    );
\sum_mantissa[799]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[797]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[797]\,
      O => p_1_out(797)
    );
\sum_mantissa[799]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[796]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[796]\,
      O => p_1_out(796)
    );
\sum_mantissa[799]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[799]\,
      I3 => \mantissa_a_aux_reg_n_0_[799]\,
      O => \sum_mantissa[799]_i_8_n_0\
    );
\sum_mantissa[799]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__6_n_0\,
      I1 => \sign_a_reg_rep__6_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[798]\,
      I3 => \mantissa_a_aux_reg_n_0_[798]\,
      O => \sum_mantissa[799]_i_9_n_0\
    );
\sum_mantissa[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[80]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[79]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[79]_i_2_n_0\,
      O => sum_mantissa(79)
    );
\sum_mantissa[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[78]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[80]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[79]_i_3_n_4\,
      O => \sum_mantissa[79]_i_2_n_0\
    );
\sum_mantissa[79]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[79]_i_4_n_0\
    );
\sum_mantissa[79]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[79]_i_5_n_0\
    );
\sum_mantissa[79]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[79]_i_6_n_0\
    );
\sum_mantissa[79]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[79]_i_7_n_0\
    );
\sum_mantissa[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[7]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[7]_i_2_n_0\,
      O => sum_mantissa(7)
    );
\sum_mantissa[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[6]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => \sum_mantissa[1047]_i_7_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[7]_i_3_n_4\,
      O => \sum_mantissa[7]_i_2_n_0\
    );
\sum_mantissa[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[7]_i_4_n_0\
    );
\sum_mantissa[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[7]_i_5_n_0\
    );
\sum_mantissa[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[7]_i_6_n_0\
    );
\sum_mantissa[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[7]_i_7_n_0\
    );
\sum_mantissa[800]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[801]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[800]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[800]_i_2_n_0\,
      O => sum_mantissa(800)
    );
\sum_mantissa[800]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[799]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[801]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[803]_i_3_n_7\,
      O => \sum_mantissa[800]_i_2_n_0\
    );
\sum_mantissa[801]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[802]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[801]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[801]_i_2_n_0\,
      O => sum_mantissa(801)
    );
\sum_mantissa[801]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[800]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[802]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[803]_i_3_n_6\,
      O => \sum_mantissa[801]_i_2_n_0\
    );
\sum_mantissa[802]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[803]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[802]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[802]_i_2_n_0\,
      O => sum_mantissa(802)
    );
\sum_mantissa[802]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[801]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[803]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[803]_i_3_n_5\,
      O => \sum_mantissa[802]_i_2_n_0\
    );
\sum_mantissa[803]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[804]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[803]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[803]_i_2_n_0\,
      O => sum_mantissa(803)
    );
\sum_mantissa[803]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[801]\,
      I3 => \mantissa_a_aux_reg_n_0_[801]\,
      O => \sum_mantissa[803]_i_10_n_0\
    );
\sum_mantissa[803]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[800]\,
      I3 => \mantissa_a_aux_reg_n_0_[800]\,
      O => \sum_mantissa[803]_i_11_n_0\
    );
\sum_mantissa[803]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[802]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[804]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[803]_i_3_n_4\,
      O => \sum_mantissa[803]_i_2_n_0\
    );
\sum_mantissa[803]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[803]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[803]\,
      O => p_1_out(803)
    );
\sum_mantissa[803]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[802]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[802]\,
      O => p_1_out(802)
    );
\sum_mantissa[803]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[801]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[801]\,
      O => p_1_out(801)
    );
\sum_mantissa[803]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[800]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[800]\,
      O => p_1_out(800)
    );
\sum_mantissa[803]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[803]\,
      I3 => \mantissa_a_aux_reg_n_0_[803]\,
      O => \sum_mantissa[803]_i_8_n_0\
    );
\sum_mantissa[803]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[802]\,
      I3 => \mantissa_a_aux_reg_n_0_[802]\,
      O => \sum_mantissa[803]_i_9_n_0\
    );
\sum_mantissa[804]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[805]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[804]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[804]_i_2_n_0\,
      O => sum_mantissa(804)
    );
\sum_mantissa[804]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[803]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[805]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[807]_i_3_n_7\,
      O => \sum_mantissa[804]_i_2_n_0\
    );
\sum_mantissa[805]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[806]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[805]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[805]_i_2_n_0\,
      O => sum_mantissa(805)
    );
\sum_mantissa[805]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[804]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[806]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[807]_i_3_n_6\,
      O => \sum_mantissa[805]_i_2_n_0\
    );
\sum_mantissa[806]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[807]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[806]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[806]_i_2_n_0\,
      O => sum_mantissa(806)
    );
\sum_mantissa[806]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[805]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[807]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[807]_i_3_n_5\,
      O => \sum_mantissa[806]_i_2_n_0\
    );
\sum_mantissa[807]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[808]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[807]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[807]_i_2_n_0\,
      O => sum_mantissa(807)
    );
\sum_mantissa[807]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[805]\,
      I3 => \mantissa_a_aux_reg_n_0_[805]\,
      O => \sum_mantissa[807]_i_10_n_0\
    );
\sum_mantissa[807]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[804]\,
      I3 => \mantissa_a_aux_reg_n_0_[804]\,
      O => \sum_mantissa[807]_i_11_n_0\
    );
\sum_mantissa[807]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[806]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[808]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[807]_i_3_n_4\,
      O => \sum_mantissa[807]_i_2_n_0\
    );
\sum_mantissa[807]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[807]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[807]\,
      O => p_1_out(807)
    );
\sum_mantissa[807]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[806]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[806]\,
      O => p_1_out(806)
    );
\sum_mantissa[807]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[805]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[805]\,
      O => p_1_out(805)
    );
\sum_mantissa[807]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[804]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[804]\,
      O => p_1_out(804)
    );
\sum_mantissa[807]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[807]\,
      I3 => \mantissa_a_aux_reg_n_0_[807]\,
      O => \sum_mantissa[807]_i_8_n_0\
    );
\sum_mantissa[807]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[806]\,
      I3 => \mantissa_a_aux_reg_n_0_[806]\,
      O => \sum_mantissa[807]_i_9_n_0\
    );
\sum_mantissa[808]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[809]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[808]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[808]_i_2_n_0\,
      O => sum_mantissa(808)
    );
\sum_mantissa[808]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[807]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[809]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[811]_i_3_n_7\,
      O => \sum_mantissa[808]_i_2_n_0\
    );
\sum_mantissa[809]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[810]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[809]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[809]_i_2_n_0\,
      O => sum_mantissa(809)
    );
\sum_mantissa[809]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[808]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[810]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[811]_i_3_n_6\,
      O => \sum_mantissa[809]_i_2_n_0\
    );
\sum_mantissa[80]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[81]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[80]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[80]_i_2_n_0\,
      O => sum_mantissa(80)
    );
\sum_mantissa[80]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[79]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[81]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[83]_i_3_n_7\,
      O => \sum_mantissa[80]_i_2_n_0\
    );
\sum_mantissa[810]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[811]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[810]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[810]_i_2_n_0\,
      O => sum_mantissa(810)
    );
\sum_mantissa[810]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[809]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[811]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[811]_i_3_n_5\,
      O => \sum_mantissa[810]_i_2_n_0\
    );
\sum_mantissa[811]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[812]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[811]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[811]_i_2_n_0\,
      O => sum_mantissa(811)
    );
\sum_mantissa[811]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[809]\,
      I3 => \mantissa_a_aux_reg_n_0_[809]\,
      O => \sum_mantissa[811]_i_10_n_0\
    );
\sum_mantissa[811]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[808]\,
      I3 => \mantissa_a_aux_reg_n_0_[808]\,
      O => \sum_mantissa[811]_i_11_n_0\
    );
\sum_mantissa[811]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[810]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[812]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[811]_i_3_n_4\,
      O => \sum_mantissa[811]_i_2_n_0\
    );
\sum_mantissa[811]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[811]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[811]\,
      O => p_1_out(811)
    );
\sum_mantissa[811]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[810]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[810]\,
      O => p_1_out(810)
    );
\sum_mantissa[811]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[809]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[809]\,
      O => p_1_out(809)
    );
\sum_mantissa[811]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[808]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[808]\,
      O => p_1_out(808)
    );
\sum_mantissa[811]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[811]\,
      I3 => \mantissa_a_aux_reg_n_0_[811]\,
      O => \sum_mantissa[811]_i_8_n_0\
    );
\sum_mantissa[811]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[810]\,
      I3 => \mantissa_a_aux_reg_n_0_[810]\,
      O => \sum_mantissa[811]_i_9_n_0\
    );
\sum_mantissa[812]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[813]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[812]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[812]_i_2_n_0\,
      O => sum_mantissa(812)
    );
\sum_mantissa[812]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[811]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[813]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[815]_i_3_n_7\,
      O => \sum_mantissa[812]_i_2_n_0\
    );
\sum_mantissa[813]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[814]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[813]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[813]_i_2_n_0\,
      O => sum_mantissa(813)
    );
\sum_mantissa[813]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[812]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[814]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[815]_i_3_n_6\,
      O => \sum_mantissa[813]_i_2_n_0\
    );
\sum_mantissa[814]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[815]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[814]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[814]_i_2_n_0\,
      O => sum_mantissa(814)
    );
\sum_mantissa[814]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[813]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[815]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[815]_i_3_n_5\,
      O => \sum_mantissa[814]_i_2_n_0\
    );
\sum_mantissa[815]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[816]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[815]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[815]_i_2_n_0\,
      O => sum_mantissa(815)
    );
\sum_mantissa[815]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[813]\,
      I3 => \mantissa_a_aux_reg_n_0_[813]\,
      O => \sum_mantissa[815]_i_10_n_0\
    );
\sum_mantissa[815]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[812]\,
      I3 => \mantissa_a_aux_reg_n_0_[812]\,
      O => \sum_mantissa[815]_i_11_n_0\
    );
\sum_mantissa[815]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[814]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[816]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[815]_i_3_n_4\,
      O => \sum_mantissa[815]_i_2_n_0\
    );
\sum_mantissa[815]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[815]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[815]\,
      O => p_1_out(815)
    );
\sum_mantissa[815]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[814]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[814]\,
      O => p_1_out(814)
    );
\sum_mantissa[815]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[813]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[813]\,
      O => p_1_out(813)
    );
\sum_mantissa[815]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[812]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[812]\,
      O => p_1_out(812)
    );
\sum_mantissa[815]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[815]\,
      I3 => \mantissa_a_aux_reg_n_0_[815]\,
      O => \sum_mantissa[815]_i_8_n_0\
    );
\sum_mantissa[815]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[814]\,
      I3 => \mantissa_a_aux_reg_n_0_[814]\,
      O => \sum_mantissa[815]_i_9_n_0\
    );
\sum_mantissa[816]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[817]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[816]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[816]_i_2_n_0\,
      O => sum_mantissa(816)
    );
\sum_mantissa[816]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[815]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[817]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[819]_i_3_n_7\,
      O => \sum_mantissa[816]_i_2_n_0\
    );
\sum_mantissa[817]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[818]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[817]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[817]_i_2_n_0\,
      O => sum_mantissa(817)
    );
\sum_mantissa[817]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[816]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[818]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[819]_i_3_n_6\,
      O => \sum_mantissa[817]_i_2_n_0\
    );
\sum_mantissa[818]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[819]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[818]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[818]_i_2_n_0\,
      O => sum_mantissa(818)
    );
\sum_mantissa[818]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[817]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[819]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[819]_i_3_n_5\,
      O => \sum_mantissa[818]_i_2_n_0\
    );
\sum_mantissa[819]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[820]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[819]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[819]_i_2_n_0\,
      O => sum_mantissa(819)
    );
\sum_mantissa[819]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[817]\,
      I3 => \mantissa_a_aux_reg_n_0_[817]\,
      O => \sum_mantissa[819]_i_10_n_0\
    );
\sum_mantissa[819]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[816]\,
      I3 => \mantissa_a_aux_reg_n_0_[816]\,
      O => \sum_mantissa[819]_i_11_n_0\
    );
\sum_mantissa[819]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[818]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[820]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[819]_i_3_n_4\,
      O => \sum_mantissa[819]_i_2_n_0\
    );
\sum_mantissa[819]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[819]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[819]\,
      O => p_1_out(819)
    );
\sum_mantissa[819]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[818]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[818]\,
      O => p_1_out(818)
    );
\sum_mantissa[819]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[817]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[817]\,
      O => p_1_out(817)
    );
\sum_mantissa[819]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[816]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[816]\,
      O => p_1_out(816)
    );
\sum_mantissa[819]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[819]\,
      I3 => \mantissa_a_aux_reg_n_0_[819]\,
      O => \sum_mantissa[819]_i_8_n_0\
    );
\sum_mantissa[819]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[818]\,
      I3 => \mantissa_a_aux_reg_n_0_[818]\,
      O => \sum_mantissa[819]_i_9_n_0\
    );
\sum_mantissa[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[82]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[81]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[81]_i_2_n_0\,
      O => sum_mantissa(81)
    );
\sum_mantissa[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[80]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[82]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[83]_i_3_n_6\,
      O => \sum_mantissa[81]_i_2_n_0\
    );
\sum_mantissa[820]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[821]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[820]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[820]_i_2_n_0\,
      O => sum_mantissa(820)
    );
\sum_mantissa[820]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[819]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[821]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[823]_i_3_n_7\,
      O => \sum_mantissa[820]_i_2_n_0\
    );
\sum_mantissa[821]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[822]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[821]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[821]_i_2_n_0\,
      O => sum_mantissa(821)
    );
\sum_mantissa[821]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[820]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[822]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[823]_i_3_n_6\,
      O => \sum_mantissa[821]_i_2_n_0\
    );
\sum_mantissa[822]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[823]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[822]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[822]_i_2_n_0\,
      O => sum_mantissa(822)
    );
\sum_mantissa[822]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[821]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[823]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[823]_i_3_n_5\,
      O => \sum_mantissa[822]_i_2_n_0\
    );
\sum_mantissa[823]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[824]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[823]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[823]_i_2_n_0\,
      O => sum_mantissa(823)
    );
\sum_mantissa[823]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[821]\,
      I3 => \mantissa_a_aux_reg_n_0_[821]\,
      O => \sum_mantissa[823]_i_10_n_0\
    );
\sum_mantissa[823]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[820]\,
      I3 => \mantissa_a_aux_reg_n_0_[820]\,
      O => \sum_mantissa[823]_i_11_n_0\
    );
\sum_mantissa[823]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[822]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[824]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[823]_i_3_n_4\,
      O => \sum_mantissa[823]_i_2_n_0\
    );
\sum_mantissa[823]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[823]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[823]\,
      O => p_1_out(823)
    );
\sum_mantissa[823]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[822]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[822]\,
      O => p_1_out(822)
    );
\sum_mantissa[823]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[821]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[821]\,
      O => p_1_out(821)
    );
\sum_mantissa[823]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[820]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[820]\,
      O => p_1_out(820)
    );
\sum_mantissa[823]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[823]\,
      I3 => \mantissa_a_aux_reg_n_0_[823]\,
      O => \sum_mantissa[823]_i_8_n_0\
    );
\sum_mantissa[823]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[822]\,
      I3 => \mantissa_a_aux_reg_n_0_[822]\,
      O => \sum_mantissa[823]_i_9_n_0\
    );
\sum_mantissa[824]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[825]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[824]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[824]_i_2_n_0\,
      O => sum_mantissa(824)
    );
\sum_mantissa[824]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[823]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[825]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[827]_i_3_n_7\,
      O => \sum_mantissa[824]_i_2_n_0\
    );
\sum_mantissa[825]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[826]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[825]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[825]_i_2_n_0\,
      O => sum_mantissa(825)
    );
\sum_mantissa[825]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[824]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[826]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[827]_i_3_n_6\,
      O => \sum_mantissa[825]_i_2_n_0\
    );
\sum_mantissa[826]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[827]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[826]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[826]_i_2_n_0\,
      O => sum_mantissa(826)
    );
\sum_mantissa[826]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[825]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[827]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[827]_i_3_n_5\,
      O => \sum_mantissa[826]_i_2_n_0\
    );
\sum_mantissa[827]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[828]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[827]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[827]_i_2_n_0\,
      O => sum_mantissa(827)
    );
\sum_mantissa[827]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[825]\,
      I3 => \mantissa_a_aux_reg_n_0_[825]\,
      O => \sum_mantissa[827]_i_10_n_0\
    );
\sum_mantissa[827]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[824]\,
      I3 => \mantissa_a_aux_reg_n_0_[824]\,
      O => \sum_mantissa[827]_i_11_n_0\
    );
\sum_mantissa[827]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[826]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[828]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[827]_i_3_n_4\,
      O => \sum_mantissa[827]_i_2_n_0\
    );
\sum_mantissa[827]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[827]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[827]\,
      O => p_1_out(827)
    );
\sum_mantissa[827]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[826]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[826]\,
      O => p_1_out(826)
    );
\sum_mantissa[827]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[825]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[825]\,
      O => p_1_out(825)
    );
\sum_mantissa[827]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[824]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[824]\,
      O => p_1_out(824)
    );
\sum_mantissa[827]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[827]\,
      I3 => \mantissa_a_aux_reg_n_0_[827]\,
      O => \sum_mantissa[827]_i_8_n_0\
    );
\sum_mantissa[827]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[826]\,
      I3 => \mantissa_a_aux_reg_n_0_[826]\,
      O => \sum_mantissa[827]_i_9_n_0\
    );
\sum_mantissa[828]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[829]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[828]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[828]_i_2_n_0\,
      O => sum_mantissa(828)
    );
\sum_mantissa[828]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[827]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[829]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[831]_i_3_n_7\,
      O => \sum_mantissa[828]_i_2_n_0\
    );
\sum_mantissa[829]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[830]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[829]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[829]_i_2_n_0\,
      O => sum_mantissa(829)
    );
\sum_mantissa[829]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[828]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[830]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[831]_i_3_n_6\,
      O => \sum_mantissa[829]_i_2_n_0\
    );
\sum_mantissa[82]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[83]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[82]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[82]_i_2_n_0\,
      O => sum_mantissa(82)
    );
\sum_mantissa[82]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[81]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[83]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[83]_i_3_n_5\,
      O => \sum_mantissa[82]_i_2_n_0\
    );
\sum_mantissa[830]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[831]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[830]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[830]_i_2_n_0\,
      O => sum_mantissa(830)
    );
\sum_mantissa[830]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[829]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[831]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[831]_i_3_n_5\,
      O => \sum_mantissa[830]_i_2_n_0\
    );
\sum_mantissa[831]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[832]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[831]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[831]_i_2_n_0\,
      O => sum_mantissa(831)
    );
\sum_mantissa[831]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[829]\,
      I3 => \mantissa_a_aux_reg_n_0_[829]\,
      O => \sum_mantissa[831]_i_10_n_0\
    );
\sum_mantissa[831]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[828]\,
      I3 => \mantissa_a_aux_reg_n_0_[828]\,
      O => \sum_mantissa[831]_i_11_n_0\
    );
\sum_mantissa[831]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[830]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[832]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[831]_i_3_n_4\,
      O => \sum_mantissa[831]_i_2_n_0\
    );
\sum_mantissa[831]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[831]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[831]\,
      O => p_1_out(831)
    );
\sum_mantissa[831]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[830]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[830]\,
      O => p_1_out(830)
    );
\sum_mantissa[831]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[829]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[829]\,
      O => p_1_out(829)
    );
\sum_mantissa[831]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[828]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[828]\,
      O => p_1_out(828)
    );
\sum_mantissa[831]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[831]\,
      I3 => \mantissa_a_aux_reg_n_0_[831]\,
      O => \sum_mantissa[831]_i_8_n_0\
    );
\sum_mantissa[831]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[830]\,
      I3 => \mantissa_a_aux_reg_n_0_[830]\,
      O => \sum_mantissa[831]_i_9_n_0\
    );
\sum_mantissa[832]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[833]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[832]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[832]_i_2_n_0\,
      O => sum_mantissa(832)
    );
\sum_mantissa[832]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[831]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[833]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[835]_i_3_n_7\,
      O => \sum_mantissa[832]_i_2_n_0\
    );
\sum_mantissa[833]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[834]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[833]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[833]_i_2_n_0\,
      O => sum_mantissa(833)
    );
\sum_mantissa[833]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[832]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[834]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[835]_i_3_n_6\,
      O => \sum_mantissa[833]_i_2_n_0\
    );
\sum_mantissa[834]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[835]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[834]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[834]_i_2_n_0\,
      O => sum_mantissa(834)
    );
\sum_mantissa[834]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[833]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[835]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[835]_i_3_n_5\,
      O => \sum_mantissa[834]_i_2_n_0\
    );
\sum_mantissa[835]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[836]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[835]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[835]_i_2_n_0\,
      O => sum_mantissa(835)
    );
\sum_mantissa[835]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[833]\,
      I3 => \mantissa_a_aux_reg_n_0_[833]\,
      O => \sum_mantissa[835]_i_10_n_0\
    );
\sum_mantissa[835]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[832]\,
      I3 => \mantissa_a_aux_reg_n_0_[832]\,
      O => \sum_mantissa[835]_i_11_n_0\
    );
\sum_mantissa[835]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[834]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[836]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[835]_i_3_n_4\,
      O => \sum_mantissa[835]_i_2_n_0\
    );
\sum_mantissa[835]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[835]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[835]\,
      O => p_1_out(835)
    );
\sum_mantissa[835]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[834]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[834]\,
      O => p_1_out(834)
    );
\sum_mantissa[835]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[833]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[833]\,
      O => p_1_out(833)
    );
\sum_mantissa[835]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[832]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[832]\,
      O => p_1_out(832)
    );
\sum_mantissa[835]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[835]\,
      I3 => \mantissa_a_aux_reg_n_0_[835]\,
      O => \sum_mantissa[835]_i_8_n_0\
    );
\sum_mantissa[835]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[834]\,
      I3 => \mantissa_a_aux_reg_n_0_[834]\,
      O => \sum_mantissa[835]_i_9_n_0\
    );
\sum_mantissa[836]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[837]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[836]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[836]_i_2_n_0\,
      O => sum_mantissa(836)
    );
\sum_mantissa[836]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[835]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[837]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[839]_i_3_n_7\,
      O => \sum_mantissa[836]_i_2_n_0\
    );
\sum_mantissa[837]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[838]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[837]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[837]_i_2_n_0\,
      O => sum_mantissa(837)
    );
\sum_mantissa[837]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[836]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[838]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[839]_i_3_n_6\,
      O => \sum_mantissa[837]_i_2_n_0\
    );
\sum_mantissa[838]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[839]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[838]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[838]_i_2_n_0\,
      O => sum_mantissa(838)
    );
\sum_mantissa[838]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[837]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[839]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[839]_i_3_n_5\,
      O => \sum_mantissa[838]_i_2_n_0\
    );
\sum_mantissa[839]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[840]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[839]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[839]_i_2_n_0\,
      O => sum_mantissa(839)
    );
\sum_mantissa[839]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[837]\,
      I3 => \mantissa_a_aux_reg_n_0_[837]\,
      O => \sum_mantissa[839]_i_10_n_0\
    );
\sum_mantissa[839]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[836]\,
      I3 => \mantissa_a_aux_reg_n_0_[836]\,
      O => \sum_mantissa[839]_i_11_n_0\
    );
\sum_mantissa[839]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[838]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[840]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[839]_i_3_n_4\,
      O => \sum_mantissa[839]_i_2_n_0\
    );
\sum_mantissa[839]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[839]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[839]\,
      O => p_1_out(839)
    );
\sum_mantissa[839]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[838]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[838]\,
      O => p_1_out(838)
    );
\sum_mantissa[839]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[837]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[837]\,
      O => p_1_out(837)
    );
\sum_mantissa[839]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[836]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[836]\,
      O => p_1_out(836)
    );
\sum_mantissa[839]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[839]\,
      I3 => \mantissa_a_aux_reg_n_0_[839]\,
      O => \sum_mantissa[839]_i_8_n_0\
    );
\sum_mantissa[839]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[838]\,
      I3 => \mantissa_a_aux_reg_n_0_[838]\,
      O => \sum_mantissa[839]_i_9_n_0\
    );
\sum_mantissa[83]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[84]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[83]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[83]_i_2_n_0\,
      O => sum_mantissa(83)
    );
\sum_mantissa[83]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[82]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[84]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[83]_i_3_n_4\,
      O => \sum_mantissa[83]_i_2_n_0\
    );
\sum_mantissa[83]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[83]_i_4_n_0\
    );
\sum_mantissa[83]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[83]_i_5_n_0\
    );
\sum_mantissa[83]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[83]_i_6_n_0\
    );
\sum_mantissa[83]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[83]_i_7_n_0\
    );
\sum_mantissa[840]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[841]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[840]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[840]_i_2_n_0\,
      O => sum_mantissa(840)
    );
\sum_mantissa[840]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[839]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[841]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[843]_i_3_n_7\,
      O => \sum_mantissa[840]_i_2_n_0\
    );
\sum_mantissa[841]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[842]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[841]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[841]_i_2_n_0\,
      O => sum_mantissa(841)
    );
\sum_mantissa[841]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[840]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[842]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[843]_i_3_n_6\,
      O => \sum_mantissa[841]_i_2_n_0\
    );
\sum_mantissa[842]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[843]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[842]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[842]_i_2_n_0\,
      O => sum_mantissa(842)
    );
\sum_mantissa[842]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[841]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[843]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[843]_i_3_n_5\,
      O => \sum_mantissa[842]_i_2_n_0\
    );
\sum_mantissa[843]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[844]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[843]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[843]_i_2_n_0\,
      O => sum_mantissa(843)
    );
\sum_mantissa[843]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[841]\,
      I3 => \mantissa_a_aux_reg_n_0_[841]\,
      O => \sum_mantissa[843]_i_10_n_0\
    );
\sum_mantissa[843]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[840]\,
      I3 => \mantissa_a_aux_reg_n_0_[840]\,
      O => \sum_mantissa[843]_i_11_n_0\
    );
\sum_mantissa[843]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[842]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[844]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[843]_i_3_n_4\,
      O => \sum_mantissa[843]_i_2_n_0\
    );
\sum_mantissa[843]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[843]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[843]\,
      O => p_1_out(843)
    );
\sum_mantissa[843]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[842]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[842]\,
      O => p_1_out(842)
    );
\sum_mantissa[843]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[841]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[841]\,
      O => p_1_out(841)
    );
\sum_mantissa[843]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[840]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[840]\,
      O => p_1_out(840)
    );
\sum_mantissa[843]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[843]\,
      I3 => \mantissa_a_aux_reg_n_0_[843]\,
      O => \sum_mantissa[843]_i_8_n_0\
    );
\sum_mantissa[843]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[842]\,
      I3 => \mantissa_a_aux_reg_n_0_[842]\,
      O => \sum_mantissa[843]_i_9_n_0\
    );
\sum_mantissa[844]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[845]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[844]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[844]_i_2_n_0\,
      O => sum_mantissa(844)
    );
\sum_mantissa[844]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[843]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[845]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[847]_i_3_n_7\,
      O => \sum_mantissa[844]_i_2_n_0\
    );
\sum_mantissa[845]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[846]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[845]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[845]_i_2_n_0\,
      O => sum_mantissa(845)
    );
\sum_mantissa[845]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[844]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[846]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[847]_i_3_n_6\,
      O => \sum_mantissa[845]_i_2_n_0\
    );
\sum_mantissa[846]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[847]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[846]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[846]_i_2_n_0\,
      O => sum_mantissa(846)
    );
\sum_mantissa[846]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[845]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[847]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[847]_i_3_n_5\,
      O => \sum_mantissa[846]_i_2_n_0\
    );
\sum_mantissa[847]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[848]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[847]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[847]_i_2_n_0\,
      O => sum_mantissa(847)
    );
\sum_mantissa[847]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[845]\,
      I3 => \mantissa_a_aux_reg_n_0_[845]\,
      O => \sum_mantissa[847]_i_10_n_0\
    );
\sum_mantissa[847]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[844]\,
      I3 => \mantissa_a_aux_reg_n_0_[844]\,
      O => \sum_mantissa[847]_i_11_n_0\
    );
\sum_mantissa[847]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[846]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[848]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[847]_i_3_n_4\,
      O => \sum_mantissa[847]_i_2_n_0\
    );
\sum_mantissa[847]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[847]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[847]\,
      O => p_1_out(847)
    );
\sum_mantissa[847]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[846]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[846]\,
      O => p_1_out(846)
    );
\sum_mantissa[847]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[845]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[845]\,
      O => p_1_out(845)
    );
\sum_mantissa[847]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[844]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[844]\,
      O => p_1_out(844)
    );
\sum_mantissa[847]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[847]\,
      I3 => \mantissa_a_aux_reg_n_0_[847]\,
      O => \sum_mantissa[847]_i_8_n_0\
    );
\sum_mantissa[847]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[846]\,
      I3 => \mantissa_a_aux_reg_n_0_[846]\,
      O => \sum_mantissa[847]_i_9_n_0\
    );
\sum_mantissa[848]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[849]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[848]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[848]_i_2_n_0\,
      O => sum_mantissa(848)
    );
\sum_mantissa[848]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[847]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[849]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[851]_i_3_n_7\,
      O => \sum_mantissa[848]_i_2_n_0\
    );
\sum_mantissa[849]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[850]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[849]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[849]_i_2_n_0\,
      O => sum_mantissa(849)
    );
\sum_mantissa[849]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[848]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[850]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[851]_i_3_n_6\,
      O => \sum_mantissa[849]_i_2_n_0\
    );
\sum_mantissa[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[85]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[84]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[84]_i_2_n_0\,
      O => sum_mantissa(84)
    );
\sum_mantissa[84]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[83]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[85]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[87]_i_3_n_7\,
      O => \sum_mantissa[84]_i_2_n_0\
    );
\sum_mantissa[850]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[851]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[850]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[850]_i_2_n_0\,
      O => sum_mantissa(850)
    );
\sum_mantissa[850]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[849]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[851]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[851]_i_3_n_5\,
      O => \sum_mantissa[850]_i_2_n_0\
    );
\sum_mantissa[851]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[852]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[851]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[851]_i_2_n_0\,
      O => sum_mantissa(851)
    );
\sum_mantissa[851]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[849]\,
      I3 => \mantissa_a_aux_reg_n_0_[849]\,
      O => \sum_mantissa[851]_i_10_n_0\
    );
\sum_mantissa[851]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[848]\,
      I3 => \mantissa_a_aux_reg_n_0_[848]\,
      O => \sum_mantissa[851]_i_11_n_0\
    );
\sum_mantissa[851]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[850]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[852]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[851]_i_3_n_4\,
      O => \sum_mantissa[851]_i_2_n_0\
    );
\sum_mantissa[851]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[851]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[851]\,
      O => p_1_out(851)
    );
\sum_mantissa[851]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[850]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[850]\,
      O => p_1_out(850)
    );
\sum_mantissa[851]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[849]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[849]\,
      O => p_1_out(849)
    );
\sum_mantissa[851]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[848]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[848]\,
      O => p_1_out(848)
    );
\sum_mantissa[851]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[851]\,
      I3 => \mantissa_a_aux_reg_n_0_[851]\,
      O => \sum_mantissa[851]_i_8_n_0\
    );
\sum_mantissa[851]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[850]\,
      I3 => \mantissa_a_aux_reg_n_0_[850]\,
      O => \sum_mantissa[851]_i_9_n_0\
    );
\sum_mantissa[852]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[853]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[852]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[852]_i_2_n_0\,
      O => sum_mantissa(852)
    );
\sum_mantissa[852]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[851]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[853]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[855]_i_3_n_7\,
      O => \sum_mantissa[852]_i_2_n_0\
    );
\sum_mantissa[853]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[854]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[853]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[853]_i_2_n_0\,
      O => sum_mantissa(853)
    );
\sum_mantissa[853]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[852]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[854]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[855]_i_3_n_6\,
      O => \sum_mantissa[853]_i_2_n_0\
    );
\sum_mantissa[854]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[855]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[854]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[854]_i_2_n_0\,
      O => sum_mantissa(854)
    );
\sum_mantissa[854]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[853]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[855]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[855]_i_3_n_5\,
      O => \sum_mantissa[854]_i_2_n_0\
    );
\sum_mantissa[855]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[856]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[855]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[855]_i_2_n_0\,
      O => sum_mantissa(855)
    );
\sum_mantissa[855]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[853]\,
      I3 => \mantissa_a_aux_reg_n_0_[853]\,
      O => \sum_mantissa[855]_i_10_n_0\
    );
\sum_mantissa[855]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[852]\,
      I3 => \mantissa_a_aux_reg_n_0_[852]\,
      O => \sum_mantissa[855]_i_11_n_0\
    );
\sum_mantissa[855]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[854]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[856]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[855]_i_3_n_4\,
      O => \sum_mantissa[855]_i_2_n_0\
    );
\sum_mantissa[855]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[855]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[855]\,
      O => p_1_out(855)
    );
\sum_mantissa[855]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[854]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[854]\,
      O => p_1_out(854)
    );
\sum_mantissa[855]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[853]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[853]\,
      O => p_1_out(853)
    );
\sum_mantissa[855]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[852]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[852]\,
      O => p_1_out(852)
    );
\sum_mantissa[855]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[855]\,
      I3 => \mantissa_a_aux_reg_n_0_[855]\,
      O => \sum_mantissa[855]_i_8_n_0\
    );
\sum_mantissa[855]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[854]\,
      I3 => \mantissa_a_aux_reg_n_0_[854]\,
      O => \sum_mantissa[855]_i_9_n_0\
    );
\sum_mantissa[856]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[857]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[856]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[856]_i_2_n_0\,
      O => sum_mantissa(856)
    );
\sum_mantissa[856]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[855]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[857]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[859]_i_3_n_7\,
      O => \sum_mantissa[856]_i_2_n_0\
    );
\sum_mantissa[857]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[858]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[857]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[857]_i_2_n_0\,
      O => sum_mantissa(857)
    );
\sum_mantissa[857]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[856]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[858]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[859]_i_3_n_6\,
      O => \sum_mantissa[857]_i_2_n_0\
    );
\sum_mantissa[858]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[859]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[858]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[858]_i_2_n_0\,
      O => sum_mantissa(858)
    );
\sum_mantissa[858]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[857]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[859]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[859]_i_3_n_5\,
      O => \sum_mantissa[858]_i_2_n_0\
    );
\sum_mantissa[859]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[860]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[859]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[859]_i_2_n_0\,
      O => sum_mantissa(859)
    );
\sum_mantissa[859]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[857]\,
      I3 => \mantissa_a_aux_reg_n_0_[857]\,
      O => \sum_mantissa[859]_i_10_n_0\
    );
\sum_mantissa[859]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[856]\,
      I3 => \mantissa_a_aux_reg_n_0_[856]\,
      O => \sum_mantissa[859]_i_11_n_0\
    );
\sum_mantissa[859]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[858]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[860]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[859]_i_3_n_4\,
      O => \sum_mantissa[859]_i_2_n_0\
    );
\sum_mantissa[859]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[859]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[859]\,
      O => p_1_out(859)
    );
\sum_mantissa[859]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[858]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[858]\,
      O => p_1_out(858)
    );
\sum_mantissa[859]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[857]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[857]\,
      O => p_1_out(857)
    );
\sum_mantissa[859]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[856]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[856]\,
      O => p_1_out(856)
    );
\sum_mantissa[859]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[859]\,
      I3 => \mantissa_a_aux_reg_n_0_[859]\,
      O => \sum_mantissa[859]_i_8_n_0\
    );
\sum_mantissa[859]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__7_n_0\,
      I1 => \sign_a_reg_rep__7_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[858]\,
      I3 => \mantissa_a_aux_reg_n_0_[858]\,
      O => \sum_mantissa[859]_i_9_n_0\
    );
\sum_mantissa[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[86]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[85]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[85]_i_2_n_0\,
      O => sum_mantissa(85)
    );
\sum_mantissa[85]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[84]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[86]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[87]_i_3_n_6\,
      O => \sum_mantissa[85]_i_2_n_0\
    );
\sum_mantissa[860]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[861]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[860]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[860]_i_2_n_0\,
      O => sum_mantissa(860)
    );
\sum_mantissa[860]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[859]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[861]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[863]_i_3_n_7\,
      O => \sum_mantissa[860]_i_2_n_0\
    );
\sum_mantissa[861]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[862]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[861]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[861]_i_2_n_0\,
      O => sum_mantissa(861)
    );
\sum_mantissa[861]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[860]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[862]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[863]_i_3_n_6\,
      O => \sum_mantissa[861]_i_2_n_0\
    );
\sum_mantissa[862]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[863]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[862]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[862]_i_2_n_0\,
      O => sum_mantissa(862)
    );
\sum_mantissa[862]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[861]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[863]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[863]_i_3_n_5\,
      O => \sum_mantissa[862]_i_2_n_0\
    );
\sum_mantissa[863]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[864]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[863]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[863]_i_2_n_0\,
      O => sum_mantissa(863)
    );
\sum_mantissa[863]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[861]\,
      I3 => \mantissa_a_aux_reg_n_0_[861]\,
      O => \sum_mantissa[863]_i_10_n_0\
    );
\sum_mantissa[863]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[860]\,
      I3 => \mantissa_a_aux_reg_n_0_[860]\,
      O => \sum_mantissa[863]_i_11_n_0\
    );
\sum_mantissa[863]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[862]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[864]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[863]_i_3_n_4\,
      O => \sum_mantissa[863]_i_2_n_0\
    );
\sum_mantissa[863]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[863]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[863]\,
      O => p_1_out(863)
    );
\sum_mantissa[863]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[862]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[862]\,
      O => p_1_out(862)
    );
\sum_mantissa[863]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[861]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[861]\,
      O => p_1_out(861)
    );
\sum_mantissa[863]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[860]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[860]\,
      O => p_1_out(860)
    );
\sum_mantissa[863]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[863]\,
      I3 => \mantissa_a_aux_reg_n_0_[863]\,
      O => \sum_mantissa[863]_i_8_n_0\
    );
\sum_mantissa[863]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[862]\,
      I3 => \mantissa_a_aux_reg_n_0_[862]\,
      O => \sum_mantissa[863]_i_9_n_0\
    );
\sum_mantissa[864]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[865]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[864]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[864]_i_2_n_0\,
      O => sum_mantissa(864)
    );
\sum_mantissa[864]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[863]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[865]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[867]_i_3_n_7\,
      O => \sum_mantissa[864]_i_2_n_0\
    );
\sum_mantissa[865]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[866]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[865]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[865]_i_2_n_0\,
      O => sum_mantissa(865)
    );
\sum_mantissa[865]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[864]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[866]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[867]_i_3_n_6\,
      O => \sum_mantissa[865]_i_2_n_0\
    );
\sum_mantissa[866]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[867]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[866]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[866]_i_2_n_0\,
      O => sum_mantissa(866)
    );
\sum_mantissa[866]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[865]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[867]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[867]_i_3_n_5\,
      O => \sum_mantissa[866]_i_2_n_0\
    );
\sum_mantissa[867]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[868]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[867]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[867]_i_2_n_0\,
      O => sum_mantissa(867)
    );
\sum_mantissa[867]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[865]\,
      I3 => \mantissa_a_aux_reg_n_0_[865]\,
      O => \sum_mantissa[867]_i_10_n_0\
    );
\sum_mantissa[867]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[864]\,
      I3 => \mantissa_a_aux_reg_n_0_[864]\,
      O => \sum_mantissa[867]_i_11_n_0\
    );
\sum_mantissa[867]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[866]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[868]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[867]_i_3_n_4\,
      O => \sum_mantissa[867]_i_2_n_0\
    );
\sum_mantissa[867]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[867]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[867]\,
      O => p_1_out(867)
    );
\sum_mantissa[867]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[866]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[866]\,
      O => p_1_out(866)
    );
\sum_mantissa[867]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[865]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[865]\,
      O => p_1_out(865)
    );
\sum_mantissa[867]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[864]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[864]\,
      O => p_1_out(864)
    );
\sum_mantissa[867]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[867]\,
      I3 => \mantissa_a_aux_reg_n_0_[867]\,
      O => \sum_mantissa[867]_i_8_n_0\
    );
\sum_mantissa[867]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[866]\,
      I3 => \mantissa_a_aux_reg_n_0_[866]\,
      O => \sum_mantissa[867]_i_9_n_0\
    );
\sum_mantissa[868]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[869]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[868]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[868]_i_2_n_0\,
      O => sum_mantissa(868)
    );
\sum_mantissa[868]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[867]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[869]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[871]_i_3_n_7\,
      O => \sum_mantissa[868]_i_2_n_0\
    );
\sum_mantissa[869]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[870]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[869]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[869]_i_2_n_0\,
      O => sum_mantissa(869)
    );
\sum_mantissa[869]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[868]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[870]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[871]_i_3_n_6\,
      O => \sum_mantissa[869]_i_2_n_0\
    );
\sum_mantissa[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[87]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[86]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[86]_i_2_n_0\,
      O => sum_mantissa(86)
    );
\sum_mantissa[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[85]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[87]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[87]_i_3_n_5\,
      O => \sum_mantissa[86]_i_2_n_0\
    );
\sum_mantissa[870]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[871]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[870]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[870]_i_2_n_0\,
      O => sum_mantissa(870)
    );
\sum_mantissa[870]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[869]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[871]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[871]_i_3_n_5\,
      O => \sum_mantissa[870]_i_2_n_0\
    );
\sum_mantissa[871]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[872]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[871]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[871]_i_2_n_0\,
      O => sum_mantissa(871)
    );
\sum_mantissa[871]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[869]\,
      I3 => \mantissa_a_aux_reg_n_0_[869]\,
      O => \sum_mantissa[871]_i_10_n_0\
    );
\sum_mantissa[871]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[868]\,
      I3 => \mantissa_a_aux_reg_n_0_[868]\,
      O => \sum_mantissa[871]_i_11_n_0\
    );
\sum_mantissa[871]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[870]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[872]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[871]_i_3_n_4\,
      O => \sum_mantissa[871]_i_2_n_0\
    );
\sum_mantissa[871]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[871]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[871]\,
      O => p_1_out(871)
    );
\sum_mantissa[871]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[870]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[870]\,
      O => p_1_out(870)
    );
\sum_mantissa[871]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[869]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[869]\,
      O => p_1_out(869)
    );
\sum_mantissa[871]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[868]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[868]\,
      O => p_1_out(868)
    );
\sum_mantissa[871]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[871]\,
      I3 => \mantissa_a_aux_reg_n_0_[871]\,
      O => \sum_mantissa[871]_i_8_n_0\
    );
\sum_mantissa[871]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[870]\,
      I3 => \mantissa_a_aux_reg_n_0_[870]\,
      O => \sum_mantissa[871]_i_9_n_0\
    );
\sum_mantissa[872]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[873]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[872]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[872]_i_2_n_0\,
      O => sum_mantissa(872)
    );
\sum_mantissa[872]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[871]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[873]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[875]_i_3_n_7\,
      O => \sum_mantissa[872]_i_2_n_0\
    );
\sum_mantissa[873]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[874]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[873]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[873]_i_2_n_0\,
      O => sum_mantissa(873)
    );
\sum_mantissa[873]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[872]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[874]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[875]_i_3_n_6\,
      O => \sum_mantissa[873]_i_2_n_0\
    );
\sum_mantissa[874]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[875]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[874]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[874]_i_2_n_0\,
      O => sum_mantissa(874)
    );
\sum_mantissa[874]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[873]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[875]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[875]_i_3_n_5\,
      O => \sum_mantissa[874]_i_2_n_0\
    );
\sum_mantissa[875]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[876]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[875]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[875]_i_2_n_0\,
      O => sum_mantissa(875)
    );
\sum_mantissa[875]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[873]\,
      I3 => \mantissa_a_aux_reg_n_0_[873]\,
      O => \sum_mantissa[875]_i_10_n_0\
    );
\sum_mantissa[875]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[872]\,
      I3 => \mantissa_a_aux_reg_n_0_[872]\,
      O => \sum_mantissa[875]_i_11_n_0\
    );
\sum_mantissa[875]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[874]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[876]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[875]_i_3_n_4\,
      O => \sum_mantissa[875]_i_2_n_0\
    );
\sum_mantissa[875]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[875]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[875]\,
      O => p_1_out(875)
    );
\sum_mantissa[875]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[874]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[874]\,
      O => p_1_out(874)
    );
\sum_mantissa[875]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[873]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[873]\,
      O => p_1_out(873)
    );
\sum_mantissa[875]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[872]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[872]\,
      O => p_1_out(872)
    );
\sum_mantissa[875]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[875]\,
      I3 => \mantissa_a_aux_reg_n_0_[875]\,
      O => \sum_mantissa[875]_i_8_n_0\
    );
\sum_mantissa[875]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[874]\,
      I3 => \mantissa_a_aux_reg_n_0_[874]\,
      O => \sum_mantissa[875]_i_9_n_0\
    );
\sum_mantissa[876]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[877]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[876]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[876]_i_2_n_0\,
      O => sum_mantissa(876)
    );
\sum_mantissa[876]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[875]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[877]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[879]_i_3_n_7\,
      O => \sum_mantissa[876]_i_2_n_0\
    );
\sum_mantissa[877]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[878]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[877]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[877]_i_2_n_0\,
      O => sum_mantissa(877)
    );
\sum_mantissa[877]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[876]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[878]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[879]_i_3_n_6\,
      O => \sum_mantissa[877]_i_2_n_0\
    );
\sum_mantissa[878]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[879]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[878]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[878]_i_2_n_0\,
      O => sum_mantissa(878)
    );
\sum_mantissa[878]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[877]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[879]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[879]_i_3_n_5\,
      O => \sum_mantissa[878]_i_2_n_0\
    );
\sum_mantissa[879]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[880]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[879]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[879]_i_2_n_0\,
      O => sum_mantissa(879)
    );
\sum_mantissa[879]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[877]\,
      I3 => \mantissa_a_aux_reg_n_0_[877]\,
      O => \sum_mantissa[879]_i_10_n_0\
    );
\sum_mantissa[879]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[876]\,
      I3 => \mantissa_a_aux_reg_n_0_[876]\,
      O => \sum_mantissa[879]_i_11_n_0\
    );
\sum_mantissa[879]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[878]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[880]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[879]_i_3_n_4\,
      O => \sum_mantissa[879]_i_2_n_0\
    );
\sum_mantissa[879]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[879]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[879]\,
      O => p_1_out(879)
    );
\sum_mantissa[879]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[878]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[878]\,
      O => p_1_out(878)
    );
\sum_mantissa[879]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[877]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[877]\,
      O => p_1_out(877)
    );
\sum_mantissa[879]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[876]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[876]\,
      O => p_1_out(876)
    );
\sum_mantissa[879]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[879]\,
      I3 => \mantissa_a_aux_reg_n_0_[879]\,
      O => \sum_mantissa[879]_i_8_n_0\
    );
\sum_mantissa[879]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[878]\,
      I3 => \mantissa_a_aux_reg_n_0_[878]\,
      O => \sum_mantissa[879]_i_9_n_0\
    );
\sum_mantissa[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[88]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[87]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[87]_i_2_n_0\,
      O => sum_mantissa(87)
    );
\sum_mantissa[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[86]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[88]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[87]_i_3_n_4\,
      O => \sum_mantissa[87]_i_2_n_0\
    );
\sum_mantissa[87]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[87]_i_4_n_0\
    );
\sum_mantissa[87]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[87]_i_5_n_0\
    );
\sum_mantissa[87]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[87]_i_6_n_0\
    );
\sum_mantissa[87]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[87]_i_7_n_0\
    );
\sum_mantissa[880]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[881]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[880]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[880]_i_2_n_0\,
      O => sum_mantissa(880)
    );
\sum_mantissa[880]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[879]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[881]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[883]_i_3_n_7\,
      O => \sum_mantissa[880]_i_2_n_0\
    );
\sum_mantissa[881]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[882]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[881]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[881]_i_2_n_0\,
      O => sum_mantissa(881)
    );
\sum_mantissa[881]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[880]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[882]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[883]_i_3_n_6\,
      O => \sum_mantissa[881]_i_2_n_0\
    );
\sum_mantissa[882]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[883]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[882]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[882]_i_2_n_0\,
      O => sum_mantissa(882)
    );
\sum_mantissa[882]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[881]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[883]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[883]_i_3_n_5\,
      O => \sum_mantissa[882]_i_2_n_0\
    );
\sum_mantissa[883]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[884]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[883]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[883]_i_2_n_0\,
      O => sum_mantissa(883)
    );
\sum_mantissa[883]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[881]\,
      I3 => \mantissa_a_aux_reg_n_0_[881]\,
      O => \sum_mantissa[883]_i_10_n_0\
    );
\sum_mantissa[883]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[880]\,
      I3 => \mantissa_a_aux_reg_n_0_[880]\,
      O => \sum_mantissa[883]_i_11_n_0\
    );
\sum_mantissa[883]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[882]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[884]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[883]_i_3_n_4\,
      O => \sum_mantissa[883]_i_2_n_0\
    );
\sum_mantissa[883]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[883]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[883]\,
      O => p_1_out(883)
    );
\sum_mantissa[883]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[882]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[882]\,
      O => p_1_out(882)
    );
\sum_mantissa[883]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[881]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[881]\,
      O => p_1_out(881)
    );
\sum_mantissa[883]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[880]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[880]\,
      O => p_1_out(880)
    );
\sum_mantissa[883]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[883]\,
      I3 => \mantissa_a_aux_reg_n_0_[883]\,
      O => \sum_mantissa[883]_i_8_n_0\
    );
\sum_mantissa[883]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[882]\,
      I3 => \mantissa_a_aux_reg_n_0_[882]\,
      O => \sum_mantissa[883]_i_9_n_0\
    );
\sum_mantissa[884]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[885]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[884]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[884]_i_2_n_0\,
      O => sum_mantissa(884)
    );
\sum_mantissa[884]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[883]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[885]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[887]_i_3_n_7\,
      O => \sum_mantissa[884]_i_2_n_0\
    );
\sum_mantissa[885]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[886]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[885]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[885]_i_2_n_0\,
      O => sum_mantissa(885)
    );
\sum_mantissa[885]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[884]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[886]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[887]_i_3_n_6\,
      O => \sum_mantissa[885]_i_2_n_0\
    );
\sum_mantissa[886]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[887]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[886]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[886]_i_2_n_0\,
      O => sum_mantissa(886)
    );
\sum_mantissa[886]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[885]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[887]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[887]_i_3_n_5\,
      O => \sum_mantissa[886]_i_2_n_0\
    );
\sum_mantissa[887]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[888]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[887]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[887]_i_2_n_0\,
      O => sum_mantissa(887)
    );
\sum_mantissa[887]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[885]\,
      I3 => \mantissa_a_aux_reg_n_0_[885]\,
      O => \sum_mantissa[887]_i_10_n_0\
    );
\sum_mantissa[887]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[884]\,
      I3 => \mantissa_a_aux_reg_n_0_[884]\,
      O => \sum_mantissa[887]_i_11_n_0\
    );
\sum_mantissa[887]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[886]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[888]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[887]_i_3_n_4\,
      O => \sum_mantissa[887]_i_2_n_0\
    );
\sum_mantissa[887]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[887]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[887]\,
      O => p_1_out(887)
    );
\sum_mantissa[887]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[886]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[886]\,
      O => p_1_out(886)
    );
\sum_mantissa[887]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[885]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[885]\,
      O => p_1_out(885)
    );
\sum_mantissa[887]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[884]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[884]\,
      O => p_1_out(884)
    );
\sum_mantissa[887]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[887]\,
      I3 => \mantissa_a_aux_reg_n_0_[887]\,
      O => \sum_mantissa[887]_i_8_n_0\
    );
\sum_mantissa[887]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[886]\,
      I3 => \mantissa_a_aux_reg_n_0_[886]\,
      O => \sum_mantissa[887]_i_9_n_0\
    );
\sum_mantissa[888]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[889]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[888]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[888]_i_2_n_0\,
      O => sum_mantissa(888)
    );
\sum_mantissa[888]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[887]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[889]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[891]_i_3_n_7\,
      O => \sum_mantissa[888]_i_2_n_0\
    );
\sum_mantissa[889]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[890]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[889]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[889]_i_2_n_0\,
      O => sum_mantissa(889)
    );
\sum_mantissa[889]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[888]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[890]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[891]_i_3_n_6\,
      O => \sum_mantissa[889]_i_2_n_0\
    );
\sum_mantissa[88]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[89]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[88]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[88]_i_2_n_0\,
      O => sum_mantissa(88)
    );
\sum_mantissa[88]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[87]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[89]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[91]_i_3_n_7\,
      O => \sum_mantissa[88]_i_2_n_0\
    );
\sum_mantissa[890]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[891]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[890]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[890]_i_2_n_0\,
      O => sum_mantissa(890)
    );
\sum_mantissa[890]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[889]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[891]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[891]_i_3_n_5\,
      O => \sum_mantissa[890]_i_2_n_0\
    );
\sum_mantissa[891]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[892]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[891]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[891]_i_2_n_0\,
      O => sum_mantissa(891)
    );
\sum_mantissa[891]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[889]\,
      I3 => \mantissa_a_aux_reg_n_0_[889]\,
      O => \sum_mantissa[891]_i_10_n_0\
    );
\sum_mantissa[891]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[888]\,
      I3 => \mantissa_a_aux_reg_n_0_[888]\,
      O => \sum_mantissa[891]_i_11_n_0\
    );
\sum_mantissa[891]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[890]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[892]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[891]_i_3_n_4\,
      O => \sum_mantissa[891]_i_2_n_0\
    );
\sum_mantissa[891]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[891]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[891]\,
      O => p_1_out(891)
    );
\sum_mantissa[891]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[890]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[890]\,
      O => p_1_out(890)
    );
\sum_mantissa[891]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[889]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[889]\,
      O => p_1_out(889)
    );
\sum_mantissa[891]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[888]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[888]\,
      O => p_1_out(888)
    );
\sum_mantissa[891]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[891]\,
      I3 => \mantissa_a_aux_reg_n_0_[891]\,
      O => \sum_mantissa[891]_i_8_n_0\
    );
\sum_mantissa[891]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[890]\,
      I3 => \mantissa_a_aux_reg_n_0_[890]\,
      O => \sum_mantissa[891]_i_9_n_0\
    );
\sum_mantissa[892]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[893]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[892]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[892]_i_2_n_0\,
      O => sum_mantissa(892)
    );
\sum_mantissa[892]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[891]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[893]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[895]_i_3_n_7\,
      O => \sum_mantissa[892]_i_2_n_0\
    );
\sum_mantissa[893]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[894]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[893]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[893]_i_2_n_0\,
      O => sum_mantissa(893)
    );
\sum_mantissa[893]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[892]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[894]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[895]_i_3_n_6\,
      O => \sum_mantissa[893]_i_2_n_0\
    );
\sum_mantissa[894]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[895]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[894]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[894]_i_2_n_0\,
      O => sum_mantissa(894)
    );
\sum_mantissa[894]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[893]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[895]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[895]_i_3_n_5\,
      O => \sum_mantissa[894]_i_2_n_0\
    );
\sum_mantissa[895]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[896]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[895]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[895]_i_2_n_0\,
      O => sum_mantissa(895)
    );
\sum_mantissa[895]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[893]\,
      I3 => \mantissa_a_aux_reg_n_0_[893]\,
      O => \sum_mantissa[895]_i_10_n_0\
    );
\sum_mantissa[895]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[892]\,
      I3 => \mantissa_a_aux_reg_n_0_[892]\,
      O => \sum_mantissa[895]_i_11_n_0\
    );
\sum_mantissa[895]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[894]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[896]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[895]_i_3_n_4\,
      O => \sum_mantissa[895]_i_2_n_0\
    );
\sum_mantissa[895]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[895]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[895]\,
      O => p_1_out(895)
    );
\sum_mantissa[895]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[894]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[894]\,
      O => p_1_out(894)
    );
\sum_mantissa[895]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[893]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[893]\,
      O => p_1_out(893)
    );
\sum_mantissa[895]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[892]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[892]\,
      O => p_1_out(892)
    );
\sum_mantissa[895]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[895]\,
      I3 => \mantissa_a_aux_reg_n_0_[895]\,
      O => \sum_mantissa[895]_i_8_n_0\
    );
\sum_mantissa[895]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[894]\,
      I3 => \mantissa_a_aux_reg_n_0_[894]\,
      O => \sum_mantissa[895]_i_9_n_0\
    );
\sum_mantissa[896]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[897]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[896]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[896]_i_2_n_0\,
      O => sum_mantissa(896)
    );
\sum_mantissa[896]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[895]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[897]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[899]_i_3_n_7\,
      O => \sum_mantissa[896]_i_2_n_0\
    );
\sum_mantissa[897]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[898]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[897]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[897]_i_2_n_0\,
      O => sum_mantissa(897)
    );
\sum_mantissa[897]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[896]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[898]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[899]_i_3_n_6\,
      O => \sum_mantissa[897]_i_2_n_0\
    );
\sum_mantissa[898]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[899]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[898]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[898]_i_2_n_0\,
      O => sum_mantissa(898)
    );
\sum_mantissa[898]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[897]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[899]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[899]_i_3_n_5\,
      O => \sum_mantissa[898]_i_2_n_0\
    );
\sum_mantissa[899]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[900]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[899]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[899]_i_2_n_0\,
      O => sum_mantissa(899)
    );
\sum_mantissa[899]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[897]\,
      I3 => \mantissa_a_aux_reg_n_0_[897]\,
      O => \sum_mantissa[899]_i_10_n_0\
    );
\sum_mantissa[899]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[896]\,
      I3 => \mantissa_a_aux_reg_n_0_[896]\,
      O => \sum_mantissa[899]_i_11_n_0\
    );
\sum_mantissa[899]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[898]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[900]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[899]_i_3_n_4\,
      O => \sum_mantissa[899]_i_2_n_0\
    );
\sum_mantissa[899]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[899]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[899]\,
      O => p_1_out(899)
    );
\sum_mantissa[899]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[898]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[898]\,
      O => p_1_out(898)
    );
\sum_mantissa[899]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[897]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[897]\,
      O => p_1_out(897)
    );
\sum_mantissa[899]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[896]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[896]\,
      O => p_1_out(896)
    );
\sum_mantissa[899]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[899]\,
      I3 => \mantissa_a_aux_reg_n_0_[899]\,
      O => \sum_mantissa[899]_i_8_n_0\
    );
\sum_mantissa[899]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[898]\,
      I3 => \mantissa_a_aux_reg_n_0_[898]\,
      O => \sum_mantissa[899]_i_9_n_0\
    );
\sum_mantissa[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[90]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[89]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[89]_i_2_n_0\,
      O => sum_mantissa(89)
    );
\sum_mantissa[89]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[88]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[90]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[91]_i_3_n_6\,
      O => \sum_mantissa[89]_i_2_n_0\
    );
\sum_mantissa[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[9]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[8]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[8]_i_2_n_0\,
      O => sum_mantissa(8)
    );
\sum_mantissa[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[7]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[11]_i_3_n_7\,
      O => \sum_mantissa[8]_i_2_n_0\
    );
\sum_mantissa[900]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[901]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[900]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[900]_i_2_n_0\,
      O => sum_mantissa(900)
    );
\sum_mantissa[900]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[899]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[901]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[903]_i_3_n_7\,
      O => \sum_mantissa[900]_i_2_n_0\
    );
\sum_mantissa[901]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[902]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[901]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[901]_i_2_n_0\,
      O => sum_mantissa(901)
    );
\sum_mantissa[901]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[900]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[902]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[903]_i_3_n_6\,
      O => \sum_mantissa[901]_i_2_n_0\
    );
\sum_mantissa[902]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[903]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[902]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[902]_i_2_n_0\,
      O => sum_mantissa(902)
    );
\sum_mantissa[902]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[901]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[903]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[903]_i_3_n_5\,
      O => \sum_mantissa[902]_i_2_n_0\
    );
\sum_mantissa[903]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[904]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[903]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[903]_i_2_n_0\,
      O => sum_mantissa(903)
    );
\sum_mantissa[903]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[901]\,
      I3 => \mantissa_a_aux_reg_n_0_[901]\,
      O => \sum_mantissa[903]_i_10_n_0\
    );
\sum_mantissa[903]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[900]\,
      I3 => \mantissa_a_aux_reg_n_0_[900]\,
      O => \sum_mantissa[903]_i_11_n_0\
    );
\sum_mantissa[903]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[902]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[904]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[903]_i_3_n_4\,
      O => \sum_mantissa[903]_i_2_n_0\
    );
\sum_mantissa[903]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[903]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[903]\,
      O => p_1_out(903)
    );
\sum_mantissa[903]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[902]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[902]\,
      O => p_1_out(902)
    );
\sum_mantissa[903]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[901]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[901]\,
      O => p_1_out(901)
    );
\sum_mantissa[903]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[900]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[900]\,
      O => p_1_out(900)
    );
\sum_mantissa[903]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[903]\,
      I3 => \mantissa_a_aux_reg_n_0_[903]\,
      O => \sum_mantissa[903]_i_8_n_0\
    );
\sum_mantissa[903]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[902]\,
      I3 => \mantissa_a_aux_reg_n_0_[902]\,
      O => \sum_mantissa[903]_i_9_n_0\
    );
\sum_mantissa[904]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[905]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[904]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[904]_i_2_n_0\,
      O => sum_mantissa(904)
    );
\sum_mantissa[904]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[903]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[905]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[907]_i_3_n_7\,
      O => \sum_mantissa[904]_i_2_n_0\
    );
\sum_mantissa[905]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[906]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[905]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[905]_i_2_n_0\,
      O => sum_mantissa(905)
    );
\sum_mantissa[905]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[904]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[906]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[907]_i_3_n_6\,
      O => \sum_mantissa[905]_i_2_n_0\
    );
\sum_mantissa[906]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[907]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[906]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[906]_i_2_n_0\,
      O => sum_mantissa(906)
    );
\sum_mantissa[906]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[905]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[907]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[907]_i_3_n_5\,
      O => \sum_mantissa[906]_i_2_n_0\
    );
\sum_mantissa[907]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[908]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[907]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[907]_i_2_n_0\,
      O => sum_mantissa(907)
    );
\sum_mantissa[907]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[905]\,
      I3 => \mantissa_a_aux_reg_n_0_[905]\,
      O => \sum_mantissa[907]_i_10_n_0\
    );
\sum_mantissa[907]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[904]\,
      I3 => \mantissa_a_aux_reg_n_0_[904]\,
      O => \sum_mantissa[907]_i_11_n_0\
    );
\sum_mantissa[907]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[906]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[908]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[907]_i_3_n_4\,
      O => \sum_mantissa[907]_i_2_n_0\
    );
\sum_mantissa[907]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[907]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[907]\,
      O => p_1_out(907)
    );
\sum_mantissa[907]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[906]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[906]\,
      O => p_1_out(906)
    );
\sum_mantissa[907]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[905]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[905]\,
      O => p_1_out(905)
    );
\sum_mantissa[907]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[904]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[904]\,
      O => p_1_out(904)
    );
\sum_mantissa[907]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[907]\,
      I3 => \mantissa_a_aux_reg_n_0_[907]\,
      O => \sum_mantissa[907]_i_8_n_0\
    );
\sum_mantissa[907]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[906]\,
      I3 => \mantissa_a_aux_reg_n_0_[906]\,
      O => \sum_mantissa[907]_i_9_n_0\
    );
\sum_mantissa[908]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[909]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[908]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[908]_i_2_n_0\,
      O => sum_mantissa(908)
    );
\sum_mantissa[908]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[907]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[909]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[911]_i_3_n_7\,
      O => \sum_mantissa[908]_i_2_n_0\
    );
\sum_mantissa[909]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[910]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[909]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[909]_i_2_n_0\,
      O => sum_mantissa(909)
    );
\sum_mantissa[909]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[908]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[910]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[911]_i_3_n_6\,
      O => \sum_mantissa[909]_i_2_n_0\
    );
\sum_mantissa[90]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[91]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[90]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[90]_i_2_n_0\,
      O => sum_mantissa(90)
    );
\sum_mantissa[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[89]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[91]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[91]_i_3_n_5\,
      O => \sum_mantissa[90]_i_2_n_0\
    );
\sum_mantissa[910]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[911]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[910]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[910]_i_2_n_0\,
      O => sum_mantissa(910)
    );
\sum_mantissa[910]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[909]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[911]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[911]_i_3_n_5\,
      O => \sum_mantissa[910]_i_2_n_0\
    );
\sum_mantissa[911]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[912]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[911]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[911]_i_2_n_0\,
      O => sum_mantissa(911)
    );
\sum_mantissa[911]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[909]\,
      I3 => \mantissa_a_aux_reg_n_0_[909]\,
      O => \sum_mantissa[911]_i_10_n_0\
    );
\sum_mantissa[911]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[908]\,
      I3 => \mantissa_a_aux_reg_n_0_[908]\,
      O => \sum_mantissa[911]_i_11_n_0\
    );
\sum_mantissa[911]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[910]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[912]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[911]_i_3_n_4\,
      O => \sum_mantissa[911]_i_2_n_0\
    );
\sum_mantissa[911]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[911]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[911]\,
      O => p_1_out(911)
    );
\sum_mantissa[911]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[910]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[910]\,
      O => p_1_out(910)
    );
\sum_mantissa[911]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[909]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[909]\,
      O => p_1_out(909)
    );
\sum_mantissa[911]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[908]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[908]\,
      O => p_1_out(908)
    );
\sum_mantissa[911]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[911]\,
      I3 => \mantissa_a_aux_reg_n_0_[911]\,
      O => \sum_mantissa[911]_i_8_n_0\
    );
\sum_mantissa[911]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[910]\,
      I3 => \mantissa_a_aux_reg_n_0_[910]\,
      O => \sum_mantissa[911]_i_9_n_0\
    );
\sum_mantissa[912]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[913]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[912]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[912]_i_2_n_0\,
      O => sum_mantissa(912)
    );
\sum_mantissa[912]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[911]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[913]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[915]_i_3_n_7\,
      O => \sum_mantissa[912]_i_2_n_0\
    );
\sum_mantissa[913]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[914]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[913]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[913]_i_2_n_0\,
      O => sum_mantissa(913)
    );
\sum_mantissa[913]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[912]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[914]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[915]_i_3_n_6\,
      O => \sum_mantissa[913]_i_2_n_0\
    );
\sum_mantissa[914]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[915]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[914]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[914]_i_2_n_0\,
      O => sum_mantissa(914)
    );
\sum_mantissa[914]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[913]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[915]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[915]_i_3_n_5\,
      O => \sum_mantissa[914]_i_2_n_0\
    );
\sum_mantissa[915]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[916]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[915]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[915]_i_2_n_0\,
      O => sum_mantissa(915)
    );
\sum_mantissa[915]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[913]\,
      I3 => \mantissa_a_aux_reg_n_0_[913]\,
      O => \sum_mantissa[915]_i_10_n_0\
    );
\sum_mantissa[915]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[912]\,
      I3 => \mantissa_a_aux_reg_n_0_[912]\,
      O => \sum_mantissa[915]_i_11_n_0\
    );
\sum_mantissa[915]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[914]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[916]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[915]_i_3_n_4\,
      O => \sum_mantissa[915]_i_2_n_0\
    );
\sum_mantissa[915]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[915]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[915]\,
      O => p_1_out(915)
    );
\sum_mantissa[915]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[914]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[914]\,
      O => p_1_out(914)
    );
\sum_mantissa[915]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[913]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[913]\,
      O => p_1_out(913)
    );
\sum_mantissa[915]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[912]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[912]\,
      O => p_1_out(912)
    );
\sum_mantissa[915]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[915]\,
      I3 => \mantissa_a_aux_reg_n_0_[915]\,
      O => \sum_mantissa[915]_i_8_n_0\
    );
\sum_mantissa[915]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[914]\,
      I3 => \mantissa_a_aux_reg_n_0_[914]\,
      O => \sum_mantissa[915]_i_9_n_0\
    );
\sum_mantissa[916]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[917]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[916]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[916]_i_2_n_0\,
      O => sum_mantissa(916)
    );
\sum_mantissa[916]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[915]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[917]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[919]_i_3_n_7\,
      O => \sum_mantissa[916]_i_2_n_0\
    );
\sum_mantissa[917]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[918]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[917]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[917]_i_2_n_0\,
      O => sum_mantissa(917)
    );
\sum_mantissa[917]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[916]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[918]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[919]_i_3_n_6\,
      O => \sum_mantissa[917]_i_2_n_0\
    );
\sum_mantissa[918]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[919]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[918]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[918]_i_2_n_0\,
      O => sum_mantissa(918)
    );
\sum_mantissa[918]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[917]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[919]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[919]_i_3_n_5\,
      O => \sum_mantissa[918]_i_2_n_0\
    );
\sum_mantissa[919]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[920]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[919]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[919]_i_2_n_0\,
      O => sum_mantissa(919)
    );
\sum_mantissa[919]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[917]\,
      I3 => \mantissa_a_aux_reg_n_0_[917]\,
      O => \sum_mantissa[919]_i_10_n_0\
    );
\sum_mantissa[919]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[916]\,
      I3 => \mantissa_a_aux_reg_n_0_[916]\,
      O => \sum_mantissa[919]_i_11_n_0\
    );
\sum_mantissa[919]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[918]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[920]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[919]_i_3_n_4\,
      O => \sum_mantissa[919]_i_2_n_0\
    );
\sum_mantissa[919]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[919]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[919]\,
      O => p_1_out(919)
    );
\sum_mantissa[919]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[918]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[918]\,
      O => p_1_out(918)
    );
\sum_mantissa[919]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[917]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[917]\,
      O => p_1_out(917)
    );
\sum_mantissa[919]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[916]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[916]\,
      O => p_1_out(916)
    );
\sum_mantissa[919]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[919]\,
      I3 => \mantissa_a_aux_reg_n_0_[919]\,
      O => \sum_mantissa[919]_i_8_n_0\
    );
\sum_mantissa[919]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[918]\,
      I3 => \mantissa_a_aux_reg_n_0_[918]\,
      O => \sum_mantissa[919]_i_9_n_0\
    );
\sum_mantissa[91]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[92]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[91]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[91]_i_2_n_0\,
      O => sum_mantissa(91)
    );
\sum_mantissa[91]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[90]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[92]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[91]_i_3_n_4\,
      O => \sum_mantissa[91]_i_2_n_0\
    );
\sum_mantissa[91]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[91]_i_4_n_0\
    );
\sum_mantissa[91]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[91]_i_5_n_0\
    );
\sum_mantissa[91]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[91]_i_6_n_0\
    );
\sum_mantissa[91]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[91]_i_7_n_0\
    );
\sum_mantissa[920]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[921]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[920]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[920]_i_2_n_0\,
      O => sum_mantissa(920)
    );
\sum_mantissa[920]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[919]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[921]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[923]_i_3_n_7\,
      O => \sum_mantissa[920]_i_2_n_0\
    );
\sum_mantissa[921]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[922]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[921]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[921]_i_2_n_0\,
      O => sum_mantissa(921)
    );
\sum_mantissa[921]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[920]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[922]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[923]_i_3_n_6\,
      O => \sum_mantissa[921]_i_2_n_0\
    );
\sum_mantissa[922]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[923]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[922]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[922]_i_2_n_0\,
      O => sum_mantissa(922)
    );
\sum_mantissa[922]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[921]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[923]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[923]_i_3_n_5\,
      O => \sum_mantissa[922]_i_2_n_0\
    );
\sum_mantissa[923]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[924]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[923]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[923]_i_2_n_0\,
      O => sum_mantissa(923)
    );
\sum_mantissa[923]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[921]\,
      I3 => \mantissa_a_aux_reg_n_0_[921]\,
      O => \sum_mantissa[923]_i_10_n_0\
    );
\sum_mantissa[923]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[920]\,
      I3 => \mantissa_a_aux_reg_n_0_[920]\,
      O => \sum_mantissa[923]_i_11_n_0\
    );
\sum_mantissa[923]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[922]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[924]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[923]_i_3_n_4\,
      O => \sum_mantissa[923]_i_2_n_0\
    );
\sum_mantissa[923]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[923]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[923]\,
      O => p_1_out(923)
    );
\sum_mantissa[923]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[922]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[922]\,
      O => p_1_out(922)
    );
\sum_mantissa[923]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[921]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[921]\,
      O => p_1_out(921)
    );
\sum_mantissa[923]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[920]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[920]\,
      O => p_1_out(920)
    );
\sum_mantissa[923]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__8_n_0\,
      I1 => \sign_a_reg_rep__8_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[923]\,
      I3 => \mantissa_a_aux_reg_n_0_[923]\,
      O => \sum_mantissa[923]_i_8_n_0\
    );
\sum_mantissa[923]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[922]\,
      I3 => \mantissa_a_aux_reg_n_0_[922]\,
      O => \sum_mantissa[923]_i_9_n_0\
    );
\sum_mantissa[924]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[925]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[924]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[924]_i_2_n_0\,
      O => sum_mantissa(924)
    );
\sum_mantissa[924]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[923]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[925]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[927]_i_3_n_7\,
      O => \sum_mantissa[924]_i_2_n_0\
    );
\sum_mantissa[925]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[926]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[925]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[925]_i_2_n_0\,
      O => sum_mantissa(925)
    );
\sum_mantissa[925]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[924]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[926]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[927]_i_3_n_6\,
      O => \sum_mantissa[925]_i_2_n_0\
    );
\sum_mantissa[926]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[927]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[926]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[926]_i_2_n_0\,
      O => sum_mantissa(926)
    );
\sum_mantissa[926]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[925]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[927]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[927]_i_3_n_5\,
      O => \sum_mantissa[926]_i_2_n_0\
    );
\sum_mantissa[927]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[928]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[927]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[927]_i_2_n_0\,
      O => sum_mantissa(927)
    );
\sum_mantissa[927]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[925]\,
      I3 => \mantissa_a_aux_reg_n_0_[925]\,
      O => \sum_mantissa[927]_i_10_n_0\
    );
\sum_mantissa[927]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[924]\,
      I3 => \mantissa_a_aux_reg_n_0_[924]\,
      O => \sum_mantissa[927]_i_11_n_0\
    );
\sum_mantissa[927]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[926]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[928]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[927]_i_3_n_4\,
      O => \sum_mantissa[927]_i_2_n_0\
    );
\sum_mantissa[927]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[927]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[927]\,
      O => p_1_out(927)
    );
\sum_mantissa[927]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[926]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[926]\,
      O => p_1_out(926)
    );
\sum_mantissa[927]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[925]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[925]\,
      O => p_1_out(925)
    );
\sum_mantissa[927]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[924]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[924]\,
      O => p_1_out(924)
    );
\sum_mantissa[927]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[927]\,
      I3 => \mantissa_a_aux_reg_n_0_[927]\,
      O => \sum_mantissa[927]_i_8_n_0\
    );
\sum_mantissa[927]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[926]\,
      I3 => \mantissa_a_aux_reg_n_0_[926]\,
      O => \sum_mantissa[927]_i_9_n_0\
    );
\sum_mantissa[928]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[929]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[928]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[928]_i_2_n_0\,
      O => sum_mantissa(928)
    );
\sum_mantissa[928]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[927]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[929]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[931]_i_3_n_7\,
      O => \sum_mantissa[928]_i_2_n_0\
    );
\sum_mantissa[929]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[930]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[929]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[929]_i_2_n_0\,
      O => sum_mantissa(929)
    );
\sum_mantissa[929]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[928]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[930]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[931]_i_3_n_6\,
      O => \sum_mantissa[929]_i_2_n_0\
    );
\sum_mantissa[92]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[93]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[92]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[92]_i_2_n_0\,
      O => sum_mantissa(92)
    );
\sum_mantissa[92]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[91]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[93]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[95]_i_3_n_7\,
      O => \sum_mantissa[92]_i_2_n_0\
    );
\sum_mantissa[930]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[931]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[930]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[930]_i_2_n_0\,
      O => sum_mantissa(930)
    );
\sum_mantissa[930]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[929]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[931]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[931]_i_3_n_5\,
      O => \sum_mantissa[930]_i_2_n_0\
    );
\sum_mantissa[931]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[932]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[931]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[931]_i_2_n_0\,
      O => sum_mantissa(931)
    );
\sum_mantissa[931]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[929]\,
      I3 => \mantissa_a_aux_reg_n_0_[929]\,
      O => \sum_mantissa[931]_i_10_n_0\
    );
\sum_mantissa[931]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[928]\,
      I3 => \mantissa_a_aux_reg_n_0_[928]\,
      O => \sum_mantissa[931]_i_11_n_0\
    );
\sum_mantissa[931]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[930]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[932]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[931]_i_3_n_4\,
      O => \sum_mantissa[931]_i_2_n_0\
    );
\sum_mantissa[931]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[931]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[931]\,
      O => p_1_out(931)
    );
\sum_mantissa[931]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[930]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[930]\,
      O => p_1_out(930)
    );
\sum_mantissa[931]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[929]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[929]\,
      O => p_1_out(929)
    );
\sum_mantissa[931]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[928]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[928]\,
      O => p_1_out(928)
    );
\sum_mantissa[931]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[931]\,
      I3 => \mantissa_a_aux_reg_n_0_[931]\,
      O => \sum_mantissa[931]_i_8_n_0\
    );
\sum_mantissa[931]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[930]\,
      I3 => \mantissa_a_aux_reg_n_0_[930]\,
      O => \sum_mantissa[931]_i_9_n_0\
    );
\sum_mantissa[932]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[933]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[932]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[932]_i_2_n_0\,
      O => sum_mantissa(932)
    );
\sum_mantissa[932]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[931]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[933]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[935]_i_3_n_7\,
      O => \sum_mantissa[932]_i_2_n_0\
    );
\sum_mantissa[933]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[934]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[933]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[933]_i_2_n_0\,
      O => sum_mantissa(933)
    );
\sum_mantissa[933]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[932]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[934]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[935]_i_3_n_6\,
      O => \sum_mantissa[933]_i_2_n_0\
    );
\sum_mantissa[934]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[935]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[934]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[934]_i_2_n_0\,
      O => sum_mantissa(934)
    );
\sum_mantissa[934]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[933]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[935]\,
      I3 => \sum_mantissa[934]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[935]_i_3_n_5\,
      O => \sum_mantissa[934]_i_2_n_0\
    );
\sum_mantissa[934]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[934]_i_3_n_0\
    );
\sum_mantissa[935]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[936]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[935]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[935]_i_2_n_0\,
      O => sum_mantissa(935)
    );
\sum_mantissa[935]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[933]\,
      I3 => \mantissa_a_aux_reg_n_0_[933]\,
      O => \sum_mantissa[935]_i_10_n_0\
    );
\sum_mantissa[935]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[932]\,
      I3 => \mantissa_a_aux_reg_n_0_[932]\,
      O => \sum_mantissa[935]_i_11_n_0\
    );
\sum_mantissa[935]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[934]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[936]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[935]_i_3_n_4\,
      O => \sum_mantissa[935]_i_2_n_0\
    );
\sum_mantissa[935]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[935]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[935]\,
      O => p_1_out(935)
    );
\sum_mantissa[935]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[934]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[934]\,
      O => p_1_out(934)
    );
\sum_mantissa[935]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[933]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[933]\,
      O => p_1_out(933)
    );
\sum_mantissa[935]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[932]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[932]\,
      O => p_1_out(932)
    );
\sum_mantissa[935]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[935]\,
      I3 => \mantissa_a_aux_reg_n_0_[935]\,
      O => \sum_mantissa[935]_i_8_n_0\
    );
\sum_mantissa[935]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[934]\,
      I3 => \mantissa_a_aux_reg_n_0_[934]\,
      O => \sum_mantissa[935]_i_9_n_0\
    );
\sum_mantissa[936]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[937]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[936]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[936]_i_2_n_0\,
      O => sum_mantissa(936)
    );
\sum_mantissa[936]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[935]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[937]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[939]_i_3_n_7\,
      O => \sum_mantissa[936]_i_2_n_0\
    );
\sum_mantissa[937]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[938]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[937]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[937]_i_2_n_0\,
      O => sum_mantissa(937)
    );
\sum_mantissa[937]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[936]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[938]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[939]_i_3_n_6\,
      O => \sum_mantissa[937]_i_2_n_0\
    );
\sum_mantissa[938]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[939]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[938]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[938]_i_2_n_0\,
      O => sum_mantissa(938)
    );
\sum_mantissa[938]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[937]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[939]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[939]_i_3_n_5\,
      O => \sum_mantissa[938]_i_2_n_0\
    );
\sum_mantissa[939]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[940]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[939]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[939]_i_2_n_0\,
      O => sum_mantissa(939)
    );
\sum_mantissa[939]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[937]\,
      I3 => \mantissa_a_aux_reg_n_0_[937]\,
      O => \sum_mantissa[939]_i_10_n_0\
    );
\sum_mantissa[939]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[936]\,
      I3 => \mantissa_a_aux_reg_n_0_[936]\,
      O => \sum_mantissa[939]_i_11_n_0\
    );
\sum_mantissa[939]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[938]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[940]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[939]_i_3_n_4\,
      O => \sum_mantissa[939]_i_2_n_0\
    );
\sum_mantissa[939]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[939]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[939]\,
      O => p_1_out(939)
    );
\sum_mantissa[939]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[938]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[938]\,
      O => p_1_out(938)
    );
\sum_mantissa[939]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[937]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[937]\,
      O => p_1_out(937)
    );
\sum_mantissa[939]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[936]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[936]\,
      O => p_1_out(936)
    );
\sum_mantissa[939]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[939]\,
      I3 => \mantissa_a_aux_reg_n_0_[939]\,
      O => \sum_mantissa[939]_i_8_n_0\
    );
\sum_mantissa[939]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[938]\,
      I3 => \mantissa_a_aux_reg_n_0_[938]\,
      O => \sum_mantissa[939]_i_9_n_0\
    );
\sum_mantissa[93]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[94]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[93]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[93]_i_2_n_0\,
      O => sum_mantissa(93)
    );
\sum_mantissa[93]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[92]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[94]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[95]_i_3_n_6\,
      O => \sum_mantissa[93]_i_2_n_0\
    );
\sum_mantissa[940]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[941]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[940]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[940]_i_2_n_0\,
      O => sum_mantissa(940)
    );
\sum_mantissa[940]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[939]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[941]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[943]_i_3_n_7\,
      O => \sum_mantissa[940]_i_2_n_0\
    );
\sum_mantissa[941]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[942]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[941]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[941]_i_2_n_0\,
      O => sum_mantissa(941)
    );
\sum_mantissa[941]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[940]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[942]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[943]_i_3_n_6\,
      O => \sum_mantissa[941]_i_2_n_0\
    );
\sum_mantissa[942]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[943]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[942]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[942]_i_2_n_0\,
      O => sum_mantissa(942)
    );
\sum_mantissa[942]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[941]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[943]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[943]_i_3_n_5\,
      O => \sum_mantissa[942]_i_2_n_0\
    );
\sum_mantissa[943]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[944]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[943]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[943]_i_2_n_0\,
      O => sum_mantissa(943)
    );
\sum_mantissa[943]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[941]\,
      I3 => \mantissa_a_aux_reg_n_0_[941]\,
      O => \sum_mantissa[943]_i_10_n_0\
    );
\sum_mantissa[943]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[940]\,
      I3 => \mantissa_a_aux_reg_n_0_[940]\,
      O => \sum_mantissa[943]_i_11_n_0\
    );
\sum_mantissa[943]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[942]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[944]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[943]_i_3_n_4\,
      O => \sum_mantissa[943]_i_2_n_0\
    );
\sum_mantissa[943]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[943]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[943]\,
      O => p_1_out(943)
    );
\sum_mantissa[943]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[942]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[942]\,
      O => p_1_out(942)
    );
\sum_mantissa[943]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[941]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[941]\,
      O => p_1_out(941)
    );
\sum_mantissa[943]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[940]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[940]\,
      O => p_1_out(940)
    );
\sum_mantissa[943]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[943]\,
      I3 => \mantissa_a_aux_reg_n_0_[943]\,
      O => \sum_mantissa[943]_i_8_n_0\
    );
\sum_mantissa[943]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[942]\,
      I3 => \mantissa_a_aux_reg_n_0_[942]\,
      O => \sum_mantissa[943]_i_9_n_0\
    );
\sum_mantissa[944]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[945]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[944]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[944]_i_2_n_0\,
      O => sum_mantissa(944)
    );
\sum_mantissa[944]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[943]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[945]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[947]_i_4_n_7\,
      O => \sum_mantissa[944]_i_2_n_0\
    );
\sum_mantissa[945]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[946]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[945]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[945]_i_2_n_0\,
      O => sum_mantissa(945)
    );
\sum_mantissa[945]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[944]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[946]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[947]_i_4_n_6\,
      O => \sum_mantissa[945]_i_2_n_0\
    );
\sum_mantissa[946]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[947]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[946]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[946]_i_2_n_0\,
      O => sum_mantissa(946)
    );
\sum_mantissa[946]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[945]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[947]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[947]_i_4_n_5\,
      O => \sum_mantissa[946]_i_2_n_0\
    );
\sum_mantissa[947]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[948]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[947]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[947]_i_2_n_0\,
      O => sum_mantissa(947)
    );
\sum_mantissa[947]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[946]\,
      I3 => \mantissa_a_aux_reg_n_0_[946]\,
      O => \sum_mantissa[947]_i_10_n_0\
    );
\sum_mantissa[947]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[945]\,
      I3 => \mantissa_a_aux_reg_n_0_[945]\,
      O => \sum_mantissa[947]_i_11_n_0\
    );
\sum_mantissa[947]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[944]\,
      I3 => \mantissa_a_aux_reg_n_0_[944]\,
      O => \sum_mantissa[947]_i_12_n_0\
    );
\sum_mantissa[947]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[946]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[948]\,
      I3 => \sum_mantissa[947]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[947]_i_4_n_4\,
      O => \sum_mantissa[947]_i_2_n_0\
    );
\sum_mantissa[947]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \sum_mantissa_reg[1047]_i_10_n_0\,
      I1 => \sum_mantissa_reg[1047]_i_11_n_0\,
      I2 => \sum_mantissa_reg[1047]_i_12_n_0\,
      I3 => \sum_mantissa_reg[1047]_i_13_n_0\,
      I4 => \sum_mantissa[1047]_i_14_n_0\,
      O => \sum_mantissa[947]_i_3_n_0\
    );
\sum_mantissa[947]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[947]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[947]\,
      O => p_1_out(947)
    );
\sum_mantissa[947]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[946]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[946]\,
      O => p_1_out(946)
    );
\sum_mantissa[947]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[945]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[945]\,
      O => p_1_out(945)
    );
\sum_mantissa[947]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[944]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[944]\,
      O => p_1_out(944)
    );
\sum_mantissa[947]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[947]\,
      I3 => \mantissa_a_aux_reg_n_0_[947]\,
      O => \sum_mantissa[947]_i_9_n_0\
    );
\sum_mantissa[948]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[949]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[948]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[948]_i_2_n_0\,
      O => sum_mantissa(948)
    );
\sum_mantissa[948]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[947]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[949]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[951]_i_3_n_7\,
      O => \sum_mantissa[948]_i_2_n_0\
    );
\sum_mantissa[949]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[950]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[949]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[949]_i_2_n_0\,
      O => sum_mantissa(949)
    );
\sum_mantissa[949]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[948]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[950]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[951]_i_3_n_6\,
      O => \sum_mantissa[949]_i_2_n_0\
    );
\sum_mantissa[94]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[95]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[94]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[94]_i_2_n_0\,
      O => sum_mantissa(94)
    );
\sum_mantissa[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[93]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[95]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[95]_i_3_n_5\,
      O => \sum_mantissa[94]_i_2_n_0\
    );
\sum_mantissa[950]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[951]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[950]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[950]_i_2_n_0\,
      O => sum_mantissa(950)
    );
\sum_mantissa[950]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[949]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[951]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[951]_i_3_n_5\,
      O => \sum_mantissa[950]_i_2_n_0\
    );
\sum_mantissa[951]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[952]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[951]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[951]_i_2_n_0\,
      O => sum_mantissa(951)
    );
\sum_mantissa[951]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[949]\,
      I3 => \mantissa_a_aux_reg_n_0_[949]\,
      O => \sum_mantissa[951]_i_10_n_0\
    );
\sum_mantissa[951]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[948]\,
      I3 => \mantissa_a_aux_reg_n_0_[948]\,
      O => \sum_mantissa[951]_i_11_n_0\
    );
\sum_mantissa[951]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[950]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[952]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[951]_i_3_n_4\,
      O => \sum_mantissa[951]_i_2_n_0\
    );
\sum_mantissa[951]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[951]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[951]\,
      O => p_1_out(951)
    );
\sum_mantissa[951]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[950]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[950]\,
      O => p_1_out(950)
    );
\sum_mantissa[951]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[949]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[949]\,
      O => p_1_out(949)
    );
\sum_mantissa[951]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[948]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[948]\,
      O => p_1_out(948)
    );
\sum_mantissa[951]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[951]\,
      I3 => \mantissa_a_aux_reg_n_0_[951]\,
      O => \sum_mantissa[951]_i_8_n_0\
    );
\sum_mantissa[951]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[950]\,
      I3 => \mantissa_a_aux_reg_n_0_[950]\,
      O => \sum_mantissa[951]_i_9_n_0\
    );
\sum_mantissa[952]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[953]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[952]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[952]_i_2_n_0\,
      O => sum_mantissa(952)
    );
\sum_mantissa[952]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[951]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[953]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[955]_i_3_n_7\,
      O => \sum_mantissa[952]_i_2_n_0\
    );
\sum_mantissa[953]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[954]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[953]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[953]_i_2_n_0\,
      O => sum_mantissa(953)
    );
\sum_mantissa[953]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[952]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[954]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[955]_i_3_n_6\,
      O => \sum_mantissa[953]_i_2_n_0\
    );
\sum_mantissa[954]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[955]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[954]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[954]_i_2_n_0\,
      O => sum_mantissa(954)
    );
\sum_mantissa[954]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[953]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[955]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[955]_i_3_n_5\,
      O => \sum_mantissa[954]_i_2_n_0\
    );
\sum_mantissa[955]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[956]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[955]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[955]_i_2_n_0\,
      O => sum_mantissa(955)
    );
\sum_mantissa[955]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[953]\,
      I3 => \mantissa_a_aux_reg_n_0_[953]\,
      O => \sum_mantissa[955]_i_10_n_0\
    );
\sum_mantissa[955]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[952]\,
      I3 => \mantissa_a_aux_reg_n_0_[952]\,
      O => \sum_mantissa[955]_i_11_n_0\
    );
\sum_mantissa[955]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[954]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[956]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[955]_i_3_n_4\,
      O => \sum_mantissa[955]_i_2_n_0\
    );
\sum_mantissa[955]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[955]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[955]\,
      O => p_1_out(955)
    );
\sum_mantissa[955]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[954]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[954]\,
      O => p_1_out(954)
    );
\sum_mantissa[955]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[953]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[953]\,
      O => p_1_out(953)
    );
\sum_mantissa[955]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[952]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[952]\,
      O => p_1_out(952)
    );
\sum_mantissa[955]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[955]\,
      I3 => \mantissa_a_aux_reg_n_0_[955]\,
      O => \sum_mantissa[955]_i_8_n_0\
    );
\sum_mantissa[955]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[954]\,
      I3 => \mantissa_a_aux_reg_n_0_[954]\,
      O => \sum_mantissa[955]_i_9_n_0\
    );
\sum_mantissa[956]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[957]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[956]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[956]_i_2_n_0\,
      O => sum_mantissa(956)
    );
\sum_mantissa[956]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[955]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[957]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[959]_i_3_n_7\,
      O => \sum_mantissa[956]_i_2_n_0\
    );
\sum_mantissa[957]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[958]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[957]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[957]_i_2_n_0\,
      O => sum_mantissa(957)
    );
\sum_mantissa[957]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[956]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[958]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[959]_i_3_n_6\,
      O => \sum_mantissa[957]_i_2_n_0\
    );
\sum_mantissa[958]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[959]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[958]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[958]_i_2_n_0\,
      O => sum_mantissa(958)
    );
\sum_mantissa[958]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[957]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[959]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[959]_i_3_n_5\,
      O => \sum_mantissa[958]_i_2_n_0\
    );
\sum_mantissa[959]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[960]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[959]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[959]_i_2_n_0\,
      O => sum_mantissa(959)
    );
\sum_mantissa[959]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[957]\,
      I3 => \mantissa_a_aux_reg_n_0_[957]\,
      O => \sum_mantissa[959]_i_10_n_0\
    );
\sum_mantissa[959]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[956]\,
      I3 => \mantissa_a_aux_reg_n_0_[956]\,
      O => \sum_mantissa[959]_i_11_n_0\
    );
\sum_mantissa[959]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[958]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[960]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[959]_i_3_n_4\,
      O => \sum_mantissa[959]_i_2_n_0\
    );
\sum_mantissa[959]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[959]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[959]\,
      O => p_1_out(959)
    );
\sum_mantissa[959]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[958]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[958]\,
      O => p_1_out(958)
    );
\sum_mantissa[959]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[957]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[957]\,
      O => p_1_out(957)
    );
\sum_mantissa[959]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[956]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[956]\,
      O => p_1_out(956)
    );
\sum_mantissa[959]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[959]\,
      I3 => \mantissa_a_aux_reg_n_0_[959]\,
      O => \sum_mantissa[959]_i_8_n_0\
    );
\sum_mantissa[959]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[958]\,
      I3 => \mantissa_a_aux_reg_n_0_[958]\,
      O => \sum_mantissa[959]_i_9_n_0\
    );
\sum_mantissa[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[96]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[95]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[95]_i_2_n_0\,
      O => sum_mantissa(95)
    );
\sum_mantissa[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[94]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[96]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[95]_i_3_n_4\,
      O => \sum_mantissa[95]_i_2_n_0\
    );
\sum_mantissa[95]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[95]_i_4_n_0\
    );
\sum_mantissa[95]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[95]_i_5_n_0\
    );
\sum_mantissa[95]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[95]_i_6_n_0\
    );
\sum_mantissa[95]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[95]_i_7_n_0\
    );
\sum_mantissa[960]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[961]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[960]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[960]_i_2_n_0\,
      O => sum_mantissa(960)
    );
\sum_mantissa[960]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[959]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[961]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[963]_i_3_n_7\,
      O => \sum_mantissa[960]_i_2_n_0\
    );
\sum_mantissa[961]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[962]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[961]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[961]_i_2_n_0\,
      O => sum_mantissa(961)
    );
\sum_mantissa[961]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[960]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[962]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[963]_i_3_n_6\,
      O => \sum_mantissa[961]_i_2_n_0\
    );
\sum_mantissa[962]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[963]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[962]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[962]_i_2_n_0\,
      O => sum_mantissa(962)
    );
\sum_mantissa[962]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[961]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[963]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[963]_i_3_n_5\,
      O => \sum_mantissa[962]_i_2_n_0\
    );
\sum_mantissa[963]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[964]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[963]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[963]_i_2_n_0\,
      O => sum_mantissa(963)
    );
\sum_mantissa[963]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[961]\,
      I3 => \mantissa_a_aux_reg_n_0_[961]\,
      O => \sum_mantissa[963]_i_10_n_0\
    );
\sum_mantissa[963]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[960]\,
      I3 => \mantissa_a_aux_reg_n_0_[960]\,
      O => \sum_mantissa[963]_i_11_n_0\
    );
\sum_mantissa[963]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[962]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[964]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[963]_i_3_n_4\,
      O => \sum_mantissa[963]_i_2_n_0\
    );
\sum_mantissa[963]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[963]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[963]\,
      O => p_1_out(963)
    );
\sum_mantissa[963]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[962]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[962]\,
      O => p_1_out(962)
    );
\sum_mantissa[963]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[961]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[961]\,
      O => p_1_out(961)
    );
\sum_mantissa[963]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[960]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[960]\,
      O => p_1_out(960)
    );
\sum_mantissa[963]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[963]\,
      I3 => \mantissa_a_aux_reg_n_0_[963]\,
      O => \sum_mantissa[963]_i_8_n_0\
    );
\sum_mantissa[963]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[962]\,
      I3 => \mantissa_a_aux_reg_n_0_[962]\,
      O => \sum_mantissa[963]_i_9_n_0\
    );
\sum_mantissa[964]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[965]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[964]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[964]_i_2_n_0\,
      O => sum_mantissa(964)
    );
\sum_mantissa[964]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[963]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[965]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[967]_i_3_n_7\,
      O => \sum_mantissa[964]_i_2_n_0\
    );
\sum_mantissa[965]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[966]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[965]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[965]_i_2_n_0\,
      O => sum_mantissa(965)
    );
\sum_mantissa[965]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[964]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[966]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[967]_i_3_n_6\,
      O => \sum_mantissa[965]_i_2_n_0\
    );
\sum_mantissa[966]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[967]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[966]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[966]_i_2_n_0\,
      O => sum_mantissa(966)
    );
\sum_mantissa[966]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[965]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[967]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[967]_i_3_n_5\,
      O => \sum_mantissa[966]_i_2_n_0\
    );
\sum_mantissa[967]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[968]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[967]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[967]_i_2_n_0\,
      O => sum_mantissa(967)
    );
\sum_mantissa[967]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[965]\,
      I3 => \mantissa_a_aux_reg_n_0_[965]\,
      O => \sum_mantissa[967]_i_10_n_0\
    );
\sum_mantissa[967]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[964]\,
      I3 => \mantissa_a_aux_reg_n_0_[964]\,
      O => \sum_mantissa[967]_i_11_n_0\
    );
\sum_mantissa[967]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[966]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[968]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[967]_i_3_n_4\,
      O => \sum_mantissa[967]_i_2_n_0\
    );
\sum_mantissa[967]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[967]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[967]\,
      O => p_1_out(967)
    );
\sum_mantissa[967]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[966]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[966]\,
      O => p_1_out(966)
    );
\sum_mantissa[967]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[965]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[965]\,
      O => p_1_out(965)
    );
\sum_mantissa[967]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[964]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[964]\,
      O => p_1_out(964)
    );
\sum_mantissa[967]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[967]\,
      I3 => \mantissa_a_aux_reg_n_0_[967]\,
      O => \sum_mantissa[967]_i_8_n_0\
    );
\sum_mantissa[967]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[966]\,
      I3 => \mantissa_a_aux_reg_n_0_[966]\,
      O => \sum_mantissa[967]_i_9_n_0\
    );
\sum_mantissa[968]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[969]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[968]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[968]_i_2_n_0\,
      O => sum_mantissa(968)
    );
\sum_mantissa[968]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[967]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[969]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[971]_i_3_n_7\,
      O => \sum_mantissa[968]_i_2_n_0\
    );
\sum_mantissa[969]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[970]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[969]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[969]_i_2_n_0\,
      O => sum_mantissa(969)
    );
\sum_mantissa[969]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[968]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[970]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[971]_i_3_n_6\,
      O => \sum_mantissa[969]_i_2_n_0\
    );
\sum_mantissa[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[97]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[96]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[96]_i_2_n_0\,
      O => sum_mantissa(96)
    );
\sum_mantissa[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[95]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[97]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[99]_i_3_n_7\,
      O => \sum_mantissa[96]_i_2_n_0\
    );
\sum_mantissa[970]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[971]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[970]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[970]_i_2_n_0\,
      O => sum_mantissa(970)
    );
\sum_mantissa[970]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[969]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[971]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[971]_i_3_n_5\,
      O => \sum_mantissa[970]_i_2_n_0\
    );
\sum_mantissa[971]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[972]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[971]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[971]_i_2_n_0\,
      O => sum_mantissa(971)
    );
\sum_mantissa[971]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[969]\,
      I3 => \mantissa_a_aux_reg_n_0_[969]\,
      O => \sum_mantissa[971]_i_10_n_0\
    );
\sum_mantissa[971]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[968]\,
      I3 => \mantissa_a_aux_reg_n_0_[968]\,
      O => \sum_mantissa[971]_i_11_n_0\
    );
\sum_mantissa[971]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[970]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[972]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[971]_i_3_n_4\,
      O => \sum_mantissa[971]_i_2_n_0\
    );
\sum_mantissa[971]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[971]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[971]\,
      O => p_1_out(971)
    );
\sum_mantissa[971]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[970]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[970]\,
      O => p_1_out(970)
    );
\sum_mantissa[971]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[969]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[969]\,
      O => p_1_out(969)
    );
\sum_mantissa[971]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[968]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[968]\,
      O => p_1_out(968)
    );
\sum_mantissa[971]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[971]\,
      I3 => \mantissa_a_aux_reg_n_0_[971]\,
      O => \sum_mantissa[971]_i_8_n_0\
    );
\sum_mantissa[971]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[970]\,
      I3 => \mantissa_a_aux_reg_n_0_[970]\,
      O => \sum_mantissa[971]_i_9_n_0\
    );
\sum_mantissa[972]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[973]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[972]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[972]_i_2_n_0\,
      O => sum_mantissa(972)
    );
\sum_mantissa[972]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[971]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[973]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[975]_i_3_n_7\,
      O => \sum_mantissa[972]_i_2_n_0\
    );
\sum_mantissa[973]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[974]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[973]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[973]_i_2_n_0\,
      O => sum_mantissa(973)
    );
\sum_mantissa[973]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[972]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[974]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[975]_i_3_n_6\,
      O => \sum_mantissa[973]_i_2_n_0\
    );
\sum_mantissa[974]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[975]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[974]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[974]_i_2_n_0\,
      O => sum_mantissa(974)
    );
\sum_mantissa[974]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[973]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[975]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[975]_i_3_n_5\,
      O => \sum_mantissa[974]_i_2_n_0\
    );
\sum_mantissa[975]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[976]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[975]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[975]_i_2_n_0\,
      O => sum_mantissa(975)
    );
\sum_mantissa[975]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[973]\,
      I3 => \mantissa_a_aux_reg_n_0_[973]\,
      O => \sum_mantissa[975]_i_10_n_0\
    );
\sum_mantissa[975]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[972]\,
      I3 => \mantissa_a_aux_reg_n_0_[972]\,
      O => \sum_mantissa[975]_i_11_n_0\
    );
\sum_mantissa[975]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[974]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[976]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[975]_i_3_n_4\,
      O => \sum_mantissa[975]_i_2_n_0\
    );
\sum_mantissa[975]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[975]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[975]\,
      O => p_1_out(975)
    );
\sum_mantissa[975]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[974]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[974]\,
      O => p_1_out(974)
    );
\sum_mantissa[975]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[973]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[973]\,
      O => p_1_out(973)
    );
\sum_mantissa[975]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[972]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[972]\,
      O => p_1_out(972)
    );
\sum_mantissa[975]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[975]\,
      I3 => \mantissa_a_aux_reg_n_0_[975]\,
      O => \sum_mantissa[975]_i_8_n_0\
    );
\sum_mantissa[975]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[974]\,
      I3 => \mantissa_a_aux_reg_n_0_[974]\,
      O => \sum_mantissa[975]_i_9_n_0\
    );
\sum_mantissa[976]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[977]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[976]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[976]_i_2_n_0\,
      O => sum_mantissa(976)
    );
\sum_mantissa[976]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[975]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[977]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[979]_i_3_n_7\,
      O => \sum_mantissa[976]_i_2_n_0\
    );
\sum_mantissa[977]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[978]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[977]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[977]_i_2_n_0\,
      O => sum_mantissa(977)
    );
\sum_mantissa[977]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[976]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[978]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[979]_i_3_n_6\,
      O => \sum_mantissa[977]_i_2_n_0\
    );
\sum_mantissa[978]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[979]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[978]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[978]_i_2_n_0\,
      O => sum_mantissa(978)
    );
\sum_mantissa[978]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[977]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[979]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[979]_i_3_n_5\,
      O => \sum_mantissa[978]_i_2_n_0\
    );
\sum_mantissa[979]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[980]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[979]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[979]_i_2_n_0\,
      O => sum_mantissa(979)
    );
\sum_mantissa[979]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[977]\,
      I3 => \mantissa_a_aux_reg_n_0_[977]\,
      O => \sum_mantissa[979]_i_10_n_0\
    );
\sum_mantissa[979]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[976]\,
      I3 => \mantissa_a_aux_reg_n_0_[976]\,
      O => \sum_mantissa[979]_i_11_n_0\
    );
\sum_mantissa[979]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[978]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[980]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[979]_i_3_n_4\,
      O => \sum_mantissa[979]_i_2_n_0\
    );
\sum_mantissa[979]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[979]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[979]\,
      O => p_1_out(979)
    );
\sum_mantissa[979]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[978]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[978]\,
      O => p_1_out(978)
    );
\sum_mantissa[979]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[977]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[977]\,
      O => p_1_out(977)
    );
\sum_mantissa[979]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[976]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[976]\,
      O => p_1_out(976)
    );
\sum_mantissa[979]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[979]\,
      I3 => \mantissa_a_aux_reg_n_0_[979]\,
      O => \sum_mantissa[979]_i_8_n_0\
    );
\sum_mantissa[979]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[978]\,
      I3 => \mantissa_a_aux_reg_n_0_[978]\,
      O => \sum_mantissa[979]_i_9_n_0\
    );
\sum_mantissa[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[98]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[97]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[97]_i_2_n_0\,
      O => sum_mantissa(97)
    );
\sum_mantissa[97]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[96]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[98]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[99]_i_3_n_6\,
      O => \sum_mantissa[97]_i_2_n_0\
    );
\sum_mantissa[980]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[981]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[980]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[980]_i_2_n_0\,
      O => sum_mantissa(980)
    );
\sum_mantissa[980]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[979]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[981]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[983]_i_3_n_7\,
      O => \sum_mantissa[980]_i_2_n_0\
    );
\sum_mantissa[981]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[982]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[981]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[981]_i_2_n_0\,
      O => sum_mantissa(981)
    );
\sum_mantissa[981]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[980]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[982]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[983]_i_3_n_6\,
      O => \sum_mantissa[981]_i_2_n_0\
    );
\sum_mantissa[982]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[983]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[982]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[982]_i_2_n_0\,
      O => sum_mantissa(982)
    );
\sum_mantissa[982]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[981]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[983]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[983]_i_3_n_5\,
      O => \sum_mantissa[982]_i_2_n_0\
    );
\sum_mantissa[983]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[984]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[983]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[983]_i_2_n_0\,
      O => sum_mantissa(983)
    );
\sum_mantissa[983]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[981]\,
      I3 => \mantissa_a_aux_reg_n_0_[981]\,
      O => \sum_mantissa[983]_i_10_n_0\
    );
\sum_mantissa[983]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[980]\,
      I3 => \mantissa_a_aux_reg_n_0_[980]\,
      O => \sum_mantissa[983]_i_11_n_0\
    );
\sum_mantissa[983]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[982]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[984]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[983]_i_3_n_4\,
      O => \sum_mantissa[983]_i_2_n_0\
    );
\sum_mantissa[983]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[983]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[983]\,
      O => p_1_out(983)
    );
\sum_mantissa[983]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[982]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[982]\,
      O => p_1_out(982)
    );
\sum_mantissa[983]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[981]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[981]\,
      O => p_1_out(981)
    );
\sum_mantissa[983]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[980]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[980]\,
      O => p_1_out(980)
    );
\sum_mantissa[983]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[983]\,
      I3 => \mantissa_a_aux_reg_n_0_[983]\,
      O => \sum_mantissa[983]_i_8_n_0\
    );
\sum_mantissa[983]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__9_n_0\,
      I1 => \sign_a_reg_rep__9_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[982]\,
      I3 => \mantissa_a_aux_reg_n_0_[982]\,
      O => \sum_mantissa[983]_i_9_n_0\
    );
\sum_mantissa[984]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[985]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[984]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[984]_i_2_n_0\,
      O => sum_mantissa(984)
    );
\sum_mantissa[984]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[983]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[985]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[987]_i_3_n_7\,
      O => \sum_mantissa[984]_i_2_n_0\
    );
\sum_mantissa[985]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[986]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[985]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[985]_i_2_n_0\,
      O => sum_mantissa(985)
    );
\sum_mantissa[985]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[984]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[986]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[987]_i_3_n_6\,
      O => \sum_mantissa[985]_i_2_n_0\
    );
\sum_mantissa[986]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[987]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[986]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[986]_i_2_n_0\,
      O => sum_mantissa(986)
    );
\sum_mantissa[986]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[985]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[987]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[987]_i_3_n_5\,
      O => \sum_mantissa[986]_i_2_n_0\
    );
\sum_mantissa[987]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[988]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[987]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[987]_i_2_n_0\,
      O => sum_mantissa(987)
    );
\sum_mantissa[987]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[985]\,
      I3 => \mantissa_a_aux_reg_n_0_[985]\,
      O => \sum_mantissa[987]_i_10_n_0\
    );
\sum_mantissa[987]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[984]\,
      I3 => \mantissa_a_aux_reg_n_0_[984]\,
      O => \sum_mantissa[987]_i_11_n_0\
    );
\sum_mantissa[987]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[986]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[988]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[987]_i_3_n_4\,
      O => \sum_mantissa[987]_i_2_n_0\
    );
\sum_mantissa[987]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[987]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[987]\,
      O => p_1_out(987)
    );
\sum_mantissa[987]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[986]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[986]\,
      O => p_1_out(986)
    );
\sum_mantissa[987]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[985]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[985]\,
      O => p_1_out(985)
    );
\sum_mantissa[987]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[984]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[984]\,
      O => p_1_out(984)
    );
\sum_mantissa[987]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[987]\,
      I3 => \mantissa_a_aux_reg_n_0_[987]\,
      O => \sum_mantissa[987]_i_8_n_0\
    );
\sum_mantissa[987]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[986]\,
      I3 => \mantissa_a_aux_reg_n_0_[986]\,
      O => \sum_mantissa[987]_i_9_n_0\
    );
\sum_mantissa[988]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[989]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[988]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[988]_i_2_n_0\,
      O => sum_mantissa(988)
    );
\sum_mantissa[988]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[987]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[989]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[991]_i_3_n_7\,
      O => \sum_mantissa[988]_i_2_n_0\
    );
\sum_mantissa[989]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[990]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[989]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[989]_i_2_n_0\,
      O => sum_mantissa(989)
    );
\sum_mantissa[989]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[988]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[990]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[991]_i_3_n_6\,
      O => \sum_mantissa[989]_i_2_n_0\
    );
\sum_mantissa[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[99]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[98]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[98]_i_2_n_0\,
      O => sum_mantissa(98)
    );
\sum_mantissa[98]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[97]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[99]\,
      I3 => \sum_mantissa[232]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[99]_i_3_n_5\,
      O => \sum_mantissa[98]_i_2_n_0\
    );
\sum_mantissa[990]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[991]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[990]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[990]_i_2_n_0\,
      O => sum_mantissa(990)
    );
\sum_mantissa[990]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[989]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[991]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[991]_i_3_n_5\,
      O => \sum_mantissa[990]_i_2_n_0\
    );
\sum_mantissa[991]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[992]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[991]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[991]_i_2_n_0\,
      O => sum_mantissa(991)
    );
\sum_mantissa[991]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[989]\,
      I3 => \mantissa_a_aux_reg_n_0_[989]\,
      O => \sum_mantissa[991]_i_10_n_0\
    );
\sum_mantissa[991]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[988]\,
      I3 => \mantissa_a_aux_reg_n_0_[988]\,
      O => \sum_mantissa[991]_i_11_n_0\
    );
\sum_mantissa[991]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[990]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[992]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[991]_i_3_n_4\,
      O => \sum_mantissa[991]_i_2_n_0\
    );
\sum_mantissa[991]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[991]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[991]\,
      O => p_1_out(991)
    );
\sum_mantissa[991]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[990]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[990]\,
      O => p_1_out(990)
    );
\sum_mantissa[991]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[989]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[989]\,
      O => p_1_out(989)
    );
\sum_mantissa[991]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[988]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[988]\,
      O => p_1_out(988)
    );
\sum_mantissa[991]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[991]\,
      I3 => \mantissa_a_aux_reg_n_0_[991]\,
      O => \sum_mantissa[991]_i_8_n_0\
    );
\sum_mantissa[991]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[990]\,
      I3 => \mantissa_a_aux_reg_n_0_[990]\,
      O => \sum_mantissa[991]_i_9_n_0\
    );
\sum_mantissa[992]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[993]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[992]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[992]_i_2_n_0\,
      O => sum_mantissa(992)
    );
\sum_mantissa[992]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[991]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[993]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[995]_i_3_n_7\,
      O => \sum_mantissa[992]_i_2_n_0\
    );
\sum_mantissa[993]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[994]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[993]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[993]_i_2_n_0\,
      O => sum_mantissa(993)
    );
\sum_mantissa[993]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[992]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[994]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[995]_i_3_n_6\,
      O => \sum_mantissa[993]_i_2_n_0\
    );
\sum_mantissa[994]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[995]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[994]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[994]_i_2_n_0\,
      O => sum_mantissa(994)
    );
\sum_mantissa[994]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[993]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[995]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[995]_i_3_n_5\,
      O => \sum_mantissa[994]_i_2_n_0\
    );
\sum_mantissa[995]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[996]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[995]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[995]_i_2_n_0\,
      O => sum_mantissa(995)
    );
\sum_mantissa[995]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[993]\,
      I3 => \mantissa_a_aux_reg_n_0_[993]\,
      O => \sum_mantissa[995]_i_10_n_0\
    );
\sum_mantissa[995]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[992]\,
      I3 => \mantissa_a_aux_reg_n_0_[992]\,
      O => \sum_mantissa[995]_i_11_n_0\
    );
\sum_mantissa[995]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[994]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[996]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[995]_i_3_n_4\,
      O => \sum_mantissa[995]_i_2_n_0\
    );
\sum_mantissa[995]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[995]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[995]\,
      O => p_1_out(995)
    );
\sum_mantissa[995]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[994]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[994]\,
      O => p_1_out(994)
    );
\sum_mantissa[995]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[993]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[993]\,
      O => p_1_out(993)
    );
\sum_mantissa[995]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[992]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[992]\,
      O => p_1_out(992)
    );
\sum_mantissa[995]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[995]\,
      I3 => \mantissa_a_aux_reg_n_0_[995]\,
      O => \sum_mantissa[995]_i_8_n_0\
    );
\sum_mantissa[995]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[994]\,
      I3 => \mantissa_a_aux_reg_n_0_[994]\,
      O => \sum_mantissa[995]_i_9_n_0\
    );
\sum_mantissa[996]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[997]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[996]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[996]_i_2_n_0\,
      O => sum_mantissa(996)
    );
\sum_mantissa[996]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[995]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[997]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[999]_i_3_n_7\,
      O => \sum_mantissa[996]_i_2_n_0\
    );
\sum_mantissa[997]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[998]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[997]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[997]_i_2_n_0\,
      O => sum_mantissa(997)
    );
\sum_mantissa[997]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[996]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[998]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[999]_i_3_n_6\,
      O => \sum_mantissa[997]_i_2_n_0\
    );
\sum_mantissa[998]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[999]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[998]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[998]_i_2_n_0\,
      O => sum_mantissa(998)
    );
\sum_mantissa[998]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[997]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[999]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[999]_i_3_n_5\,
      O => \sum_mantissa[998]_i_2_n_0\
    );
\sum_mantissa[999]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[1000]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[999]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[999]_i_2_n_0\,
      O => sum_mantissa(999)
    );
\sum_mantissa[999]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[997]\,
      I3 => \mantissa_a_aux_reg_n_0_[997]\,
      O => \sum_mantissa[999]_i_10_n_0\
    );
\sum_mantissa[999]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[996]\,
      I3 => \mantissa_a_aux_reg_n_0_[996]\,
      O => \sum_mantissa[999]_i_11_n_0\
    );
\sum_mantissa[999]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[998]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[1000]\,
      I3 => \sum_exponent[7]_i_6_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[999]_i_3_n_4\,
      O => \sum_mantissa[999]_i_2_n_0\
    );
\sum_mantissa[999]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[999]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[999]\,
      O => p_1_out(999)
    );
\sum_mantissa[999]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[998]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[998]\,
      O => p_1_out(998)
    );
\sum_mantissa[999]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[997]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[997]\,
      O => p_1_out(997)
    );
\sum_mantissa[999]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F6F090"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[996]\,
      I3 => sum_sign_reg_i_4_n_0,
      I4 => \mantissa_a_aux_reg_n_0_[996]\,
      O => p_1_out(996)
    );
\sum_mantissa[999]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[999]\,
      I3 => \mantissa_a_aux_reg_n_0_[999]\,
      O => \sum_mantissa[999]_i_8_n_0\
    );
\sum_mantissa[999]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sign_b_reg_rep__10_n_0\,
      I1 => \sign_a_reg_rep__10_n_0\,
      I2 => \mantissa_b_aux_reg_n_0_[998]\,
      I3 => \mantissa_a_aux_reg_n_0_[998]\,
      O => \sum_mantissa[999]_i_9_n_0\
    );
\sum_mantissa[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[100]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[99]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[99]_i_2_n_0\,
      O => sum_mantissa(99)
    );
\sum_mantissa[99]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[98]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[100]\,
      I3 => \sum_mantissa[245]_i_3_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[99]_i_3_n_4\,
      O => \sum_mantissa[99]_i_2_n_0\
    );
\sum_mantissa[99]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[99]_i_4_n_0\
    );
\sum_mantissa[99]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[99]_i_5_n_0\
    );
\sum_mantissa[99]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[99]_i_6_n_0\
    );
\sum_mantissa[99]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign_a_reg_n_0,
      I1 => sign_b,
      O => \sum_mantissa[99]_i_7_n_0\
    );
\sum_mantissa[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[10]\,
      I1 => current_state(0),
      I2 => \sum_mantissa_reg_n_0_[9]\,
      I3 => current_state(2),
      I4 => \sum_mantissa[9]_i_2_n_0\,
      O => sum_mantissa(9)
    );
\sum_mantissa[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \sum_mantissa_reg_n_0_[8]\,
      I1 => \sum_mantissa_reg_n_0_[1047]\,
      I2 => \sum_mantissa_reg_n_0_[10]\,
      I3 => \sum_mantissa[1047]_i_7_n_0\,
      I4 => current_state(0),
      I5 => \sum_mantissa_reg[11]_i_3_n_6\,
      O => \sum_mantissa[9]_i_2_n_0\
    );
\sum_mantissa_aux[1023]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(1),
      I2 => \sum_mantissa_aux[1023]_i_2_n_0\,
      I3 => current_state(2),
      I4 => s_axi_aresetn,
      I5 => sum_mantissa_aux(1023),
      O => \sum_mantissa_aux[1023]_i_1_n_0\
    );
\sum_mantissa_aux[1023]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1022]\,
      I1 => \sum_mantissa_reg_n_0_[1023]\,
      I2 => L,
      O => \sum_mantissa_aux[1023]_i_2_n_0\
    );
\sum_mantissa_aux_reg[1023]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sum_mantissa_aux[1023]_i_1_n_0\,
      Q => sum_mantissa_aux(1023),
      R => '0'
    );
\sum_mantissa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(0),
      Q => \sum_mantissa_reg_n_0_[0]\,
      R => '0'
    );
\sum_mantissa_reg[1000]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1000),
      Q => \sum_mantissa_reg_n_0_[1000]\,
      R => '0'
    );
\sum_mantissa_reg[1001]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1001),
      Q => \sum_mantissa_reg_n_0_[1001]\,
      R => '0'
    );
\sum_mantissa_reg[1002]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1002),
      Q => \sum_mantissa_reg_n_0_[1002]\,
      R => '0'
    );
\sum_mantissa_reg[1003]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1003),
      Q => \sum_mantissa_reg_n_0_[1003]\,
      R => '0'
    );
\sum_mantissa_reg[1003]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[999]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1003]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1003]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1003]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1003]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1003 downto 1000),
      O(3) => \sum_mantissa_reg[1003]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1003]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1003]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1003]_i_3_n_7\,
      S(3) => \sum_mantissa[1003]_i_8_n_0\,
      S(2) => \sum_mantissa[1003]_i_9_n_0\,
      S(1) => \sum_mantissa[1003]_i_10_n_0\,
      S(0) => \sum_mantissa[1003]_i_11_n_0\
    );
\sum_mantissa_reg[1004]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1004),
      Q => \sum_mantissa_reg_n_0_[1004]\,
      R => '0'
    );
\sum_mantissa_reg[1005]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1005),
      Q => \sum_mantissa_reg_n_0_[1005]\,
      R => '0'
    );
\sum_mantissa_reg[1006]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1006),
      Q => \sum_mantissa_reg_n_0_[1006]\,
      R => '0'
    );
\sum_mantissa_reg[1007]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1007),
      Q => \sum_mantissa_reg_n_0_[1007]\,
      R => '0'
    );
\sum_mantissa_reg[1007]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1003]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1007]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1007]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1007]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1007]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1007 downto 1004),
      O(3) => \sum_mantissa_reg[1007]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1007]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1007]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1007]_i_3_n_7\,
      S(3) => \sum_mantissa[1007]_i_8_n_0\,
      S(2) => \sum_mantissa[1007]_i_9_n_0\,
      S(1) => \sum_mantissa[1007]_i_10_n_0\,
      S(0) => \sum_mantissa[1007]_i_11_n_0\
    );
\sum_mantissa_reg[1008]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1008),
      Q => \sum_mantissa_reg_n_0_[1008]\,
      R => '0'
    );
\sum_mantissa_reg[1009]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1009),
      Q => \sum_mantissa_reg_n_0_[1009]\,
      R => '0'
    );
\sum_mantissa_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(100),
      Q => \sum_mantissa_reg_n_0_[100]\,
      R => '0'
    );
\sum_mantissa_reg[1010]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1010),
      Q => \sum_mantissa_reg_n_0_[1010]\,
      R => '0'
    );
\sum_mantissa_reg[1011]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1011),
      Q => \sum_mantissa_reg_n_0_[1011]\,
      R => '0'
    );
\sum_mantissa_reg[1011]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1007]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1011]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1011]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1011]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1011]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1011 downto 1008),
      O(3) => \sum_mantissa_reg[1011]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1011]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1011]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1011]_i_3_n_7\,
      S(3) => \sum_mantissa[1011]_i_8_n_0\,
      S(2) => \sum_mantissa[1011]_i_9_n_0\,
      S(1) => \sum_mantissa[1011]_i_10_n_0\,
      S(0) => \sum_mantissa[1011]_i_11_n_0\
    );
\sum_mantissa_reg[1012]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1012),
      Q => \sum_mantissa_reg_n_0_[1012]\,
      R => '0'
    );
\sum_mantissa_reg[1013]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1013),
      Q => \sum_mantissa_reg_n_0_[1013]\,
      R => '0'
    );
\sum_mantissa_reg[1014]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1014),
      Q => \sum_mantissa_reg_n_0_[1014]\,
      R => '0'
    );
\sum_mantissa_reg[1015]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1015),
      Q => \sum_mantissa_reg_n_0_[1015]\,
      R => '0'
    );
\sum_mantissa_reg[1015]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1011]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1015]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1015]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1015]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1015]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1015 downto 1012),
      O(3) => \sum_mantissa_reg[1015]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1015]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1015]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1015]_i_3_n_7\,
      S(3) => \sum_mantissa[1015]_i_8_n_0\,
      S(2) => \sum_mantissa[1015]_i_9_n_0\,
      S(1) => \sum_mantissa[1015]_i_10_n_0\,
      S(0) => \sum_mantissa[1015]_i_11_n_0\
    );
\sum_mantissa_reg[1016]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1016),
      Q => \sum_mantissa_reg_n_0_[1016]\,
      R => '0'
    );
\sum_mantissa_reg[1017]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1017),
      Q => \sum_mantissa_reg_n_0_[1017]\,
      R => '0'
    );
\sum_mantissa_reg[1018]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1018),
      Q => \sum_mantissa_reg_n_0_[1018]\,
      R => '0'
    );
\sum_mantissa_reg[1019]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1019),
      Q => \sum_mantissa_reg_n_0_[1019]\,
      R => '0'
    );
\sum_mantissa_reg[1019]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1015]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1019]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1019]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1019]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1019]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1019 downto 1016),
      O(3) => \sum_mantissa_reg[1019]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1019]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1019]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1019]_i_3_n_7\,
      S(3) => \sum_mantissa[1019]_i_8_n_0\,
      S(2) => \sum_mantissa[1019]_i_9_n_0\,
      S(1) => \sum_mantissa[1019]_i_10_n_0\,
      S(0) => \sum_mantissa[1019]_i_11_n_0\
    );
\sum_mantissa_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(101),
      Q => \sum_mantissa_reg_n_0_[101]\,
      R => '0'
    );
\sum_mantissa_reg[1020]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1020),
      Q => \sum_mantissa_reg_n_0_[1020]\,
      R => '0'
    );
\sum_mantissa_reg[1021]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1021),
      Q => \sum_mantissa_reg_n_0_[1021]\,
      R => '0'
    );
\sum_mantissa_reg[1022]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1022),
      Q => \sum_mantissa_reg_n_0_[1022]\,
      R => '0'
    );
\sum_mantissa_reg[1023]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1023),
      Q => \sum_mantissa_reg_n_0_[1023]\,
      R => '0'
    );
\sum_mantissa_reg[1023]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1019]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1023]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1023]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1023]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1023]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1023 downto 1020),
      O(3) => \sum_mantissa_reg[1023]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1023]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1023]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1023]_i_3_n_7\,
      S(3) => \sum_mantissa[1023]_i_8_n_0\,
      S(2) => \sum_mantissa[1023]_i_9_n_0\,
      S(1) => \sum_mantissa[1023]_i_10_n_0\,
      S(0) => \sum_mantissa[1023]_i_11_n_0\
    );
\sum_mantissa_reg[1024]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1024),
      Q => \sum_mantissa_reg_n_0_[1024]\,
      R => '0'
    );
\sum_mantissa_reg[1025]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1025),
      Q => \sum_mantissa_reg_n_0_[1025]\,
      R => '0'
    );
\sum_mantissa_reg[1026]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1026),
      Q => \sum_mantissa_reg_n_0_[1026]\,
      R => '0'
    );
\sum_mantissa_reg[1026]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1026]_i_2_n_0\,
      CO(2) => \sum_mantissa_reg[1026]_i_2_n_1\,
      CO(1) => \sum_mantissa_reg[1026]_i_2_n_2\,
      CO(0) => \sum_mantissa_reg[1026]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sum_mantissa_reg_n_0_[1026]\,
      DI(2) => \sum_mantissa_reg_n_0_[1025]\,
      DI(1) => \sum_mantissa_reg_n_0_[1024]\,
      DI(0) => \sum_mantissa_reg_n_0_[1023]\,
      O(3 downto 1) => in23(1026 downto 1024),
      O(0) => \NLW_sum_mantissa_reg[1026]_i_2_O_UNCONNECTED\(0),
      S(3) => \sum_mantissa_reg_n_0_[1026]\,
      S(2) => \sum_mantissa_reg_n_0_[1025]\,
      S(1) => \sum_mantissa_reg_n_0_[1024]\,
      S(0) => in23(1023)
    );
\sum_mantissa_reg[1027]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1027),
      Q => \sum_mantissa_reg_n_0_[1027]\,
      R => '0'
    );
\sum_mantissa_reg[1027]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1023]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1027]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1027]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1027]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1027]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1027 downto 1024),
      O(3) => \sum_mantissa_reg[1027]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1027]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1027]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1027]_i_3_n_7\,
      S(3) => \sum_mantissa[1027]_i_8_n_0\,
      S(2) => \sum_mantissa[1027]_i_9_n_0\,
      S(1) => \sum_mantissa[1027]_i_10_n_0\,
      S(0) => \sum_mantissa[1027]_i_11_n_0\
    );
\sum_mantissa_reg[1028]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1028),
      Q => \sum_mantissa_reg_n_0_[1028]\,
      R => '0'
    );
\sum_mantissa_reg[1029]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1029),
      Q => \sum_mantissa_reg_n_0_[1029]\,
      R => '0'
    );
\sum_mantissa_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(102),
      Q => \sum_mantissa_reg_n_0_[102]\,
      R => '0'
    );
\sum_mantissa_reg[1030]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1030),
      Q => \sum_mantissa_reg_n_0_[1030]\,
      R => '0'
    );
\sum_mantissa_reg[1030]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1026]_i_2_n_0\,
      CO(3) => \sum_mantissa_reg[1030]_i_2_n_0\,
      CO(2) => \sum_mantissa_reg[1030]_i_2_n_1\,
      CO(1) => \sum_mantissa_reg[1030]_i_2_n_2\,
      CO(0) => \sum_mantissa_reg[1030]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sum_mantissa_reg_n_0_[1030]\,
      DI(2) => \sum_mantissa_reg_n_0_[1029]\,
      DI(1) => \sum_mantissa_reg_n_0_[1028]\,
      DI(0) => \sum_mantissa_reg_n_0_[1027]\,
      O(3 downto 0) => in23(1030 downto 1027),
      S(3) => \sum_mantissa_reg_n_0_[1030]\,
      S(2) => \sum_mantissa_reg_n_0_[1029]\,
      S(1) => \sum_mantissa_reg_n_0_[1028]\,
      S(0) => \sum_mantissa_reg_n_0_[1027]\
    );
\sum_mantissa_reg[1031]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1031),
      Q => \sum_mantissa_reg_n_0_[1031]\,
      R => '0'
    );
\sum_mantissa_reg[1031]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1027]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1031]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1031]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1031]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1031]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1031 downto 1028),
      O(3) => \sum_mantissa_reg[1031]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1031]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1031]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1031]_i_3_n_7\,
      S(3) => \sum_mantissa[1031]_i_8_n_0\,
      S(2) => \sum_mantissa[1031]_i_9_n_0\,
      S(1) => \sum_mantissa[1031]_i_10_n_0\,
      S(0) => \sum_mantissa[1031]_i_11_n_0\
    );
\sum_mantissa_reg[1032]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1032),
      Q => \sum_mantissa_reg_n_0_[1032]\,
      R => '0'
    );
\sum_mantissa_reg[1033]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1033),
      Q => \sum_mantissa_reg_n_0_[1033]\,
      R => '0'
    );
\sum_mantissa_reg[1034]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1034),
      Q => \sum_mantissa_reg_n_0_[1034]\,
      R => '0'
    );
\sum_mantissa_reg[1034]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1030]_i_2_n_0\,
      CO(3) => \sum_mantissa_reg[1034]_i_2_n_0\,
      CO(2) => \sum_mantissa_reg[1034]_i_2_n_1\,
      CO(1) => \sum_mantissa_reg[1034]_i_2_n_2\,
      CO(0) => \sum_mantissa_reg[1034]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sum_mantissa_reg_n_0_[1034]\,
      DI(2) => \sum_mantissa_reg_n_0_[1033]\,
      DI(1) => \sum_mantissa_reg_n_0_[1032]\,
      DI(0) => \sum_mantissa_reg_n_0_[1031]\,
      O(3 downto 0) => in23(1034 downto 1031),
      S(3) => \sum_mantissa_reg_n_0_[1034]\,
      S(2) => \sum_mantissa_reg_n_0_[1033]\,
      S(1) => \sum_mantissa_reg_n_0_[1032]\,
      S(0) => \sum_mantissa_reg_n_0_[1031]\
    );
\sum_mantissa_reg[1035]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1035),
      Q => \sum_mantissa_reg_n_0_[1035]\,
      R => '0'
    );
\sum_mantissa_reg[1035]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1031]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1035]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1035]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1035]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1035]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1035 downto 1032),
      O(3) => \sum_mantissa_reg[1035]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1035]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1035]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1035]_i_3_n_7\,
      S(3) => \sum_mantissa[1035]_i_8_n_0\,
      S(2) => \sum_mantissa[1035]_i_9_n_0\,
      S(1) => \sum_mantissa[1035]_i_10_n_0\,
      S(0) => \sum_mantissa[1035]_i_11_n_0\
    );
\sum_mantissa_reg[1036]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1036),
      Q => \sum_mantissa_reg_n_0_[1036]\,
      R => '0'
    );
\sum_mantissa_reg[1037]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1037),
      Q => \sum_mantissa_reg_n_0_[1037]\,
      R => '0'
    );
\sum_mantissa_reg[1038]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1038),
      Q => \sum_mantissa_reg_n_0_[1038]\,
      R => '0'
    );
\sum_mantissa_reg[1038]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1034]_i_2_n_0\,
      CO(3) => \sum_mantissa_reg[1038]_i_2_n_0\,
      CO(2) => \sum_mantissa_reg[1038]_i_2_n_1\,
      CO(1) => \sum_mantissa_reg[1038]_i_2_n_2\,
      CO(0) => \sum_mantissa_reg[1038]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sum_mantissa_reg_n_0_[1038]\,
      DI(2) => \sum_mantissa_reg_n_0_[1037]\,
      DI(1) => \sum_mantissa_reg_n_0_[1036]\,
      DI(0) => \sum_mantissa_reg_n_0_[1035]\,
      O(3 downto 0) => in23(1038 downto 1035),
      S(3) => \sum_mantissa_reg_n_0_[1038]\,
      S(2) => \sum_mantissa_reg_n_0_[1037]\,
      S(1) => \sum_mantissa_reg_n_0_[1036]\,
      S(0) => \sum_mantissa_reg_n_0_[1035]\
    );
\sum_mantissa_reg[1039]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1039),
      Q => \sum_mantissa_reg_n_0_[1039]\,
      R => '0'
    );
\sum_mantissa_reg[1039]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1035]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1039]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[1039]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[1039]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[1039]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1039 downto 1036),
      O(3) => \sum_mantissa_reg[1039]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[1039]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[1039]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[1039]_i_3_n_7\,
      S(3) => \sum_mantissa[1039]_i_8_n_0\,
      S(2) => \sum_mantissa[1039]_i_9_n_0\,
      S(1) => \sum_mantissa[1039]_i_10_n_0\,
      S(0) => \sum_mantissa[1039]_i_11_n_0\
    );
\sum_mantissa_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(103),
      Q => \sum_mantissa_reg_n_0_[103]\,
      R => '0'
    );
\sum_mantissa_reg[103]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[99]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[103]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[103]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[103]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[103]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[103]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[103]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[103]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[103]_i_3_n_7\,
      S(3) => \sum_mantissa[103]_i_4_n_0\,
      S(2) => \sum_mantissa[103]_i_5_n_0\,
      S(1) => \sum_mantissa[103]_i_6_n_0\,
      S(0) => \sum_mantissa[103]_i_7_n_0\
    );
\sum_mantissa_reg[1040]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1040),
      Q => \sum_mantissa_reg_n_0_[1040]\,
      R => '0'
    );
\sum_mantissa_reg[1041]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1041),
      Q => \sum_mantissa_reg_n_0_[1041]\,
      R => '0'
    );
\sum_mantissa_reg[1042]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1042),
      Q => \sum_mantissa_reg_n_0_[1042]\,
      R => '0'
    );
\sum_mantissa_reg[1042]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1038]_i_2_n_0\,
      CO(3) => \sum_mantissa_reg[1042]_i_2_n_0\,
      CO(2) => \sum_mantissa_reg[1042]_i_2_n_1\,
      CO(1) => \sum_mantissa_reg[1042]_i_2_n_2\,
      CO(0) => \sum_mantissa_reg[1042]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sum_mantissa_reg_n_0_[1042]\,
      DI(2) => \sum_mantissa_reg_n_0_[1041]\,
      DI(1) => \sum_mantissa_reg_n_0_[1040]\,
      DI(0) => \sum_mantissa_reg_n_0_[1039]\,
      O(3 downto 0) => in23(1042 downto 1039),
      S(3) => \sum_mantissa_reg_n_0_[1042]\,
      S(2) => \sum_mantissa_reg_n_0_[1041]\,
      S(1) => \sum_mantissa_reg_n_0_[1040]\,
      S(0) => \sum_mantissa_reg_n_0_[1039]\
    );
\sum_mantissa_reg[1043]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1043),
      Q => \sum_mantissa_reg_n_0_[1043]\,
      R => '0'
    );
\sum_mantissa_reg[1044]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1044),
      Q => \sum_mantissa_reg_n_0_[1044]\,
      R => '0'
    );
\sum_mantissa_reg[1045]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1045),
      Q => \sum_mantissa_reg_n_0_[1045]\,
      R => '0'
    );
\sum_mantissa_reg[1046]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1046),
      Q => p_0_in,
      R => '0'
    );
\sum_mantissa_reg[1046]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1042]_i_2_n_0\,
      CO(3) => \sum_mantissa_reg[1046]_i_2_n_0\,
      CO(2) => \sum_mantissa_reg[1046]_i_2_n_1\,
      CO(1) => \sum_mantissa_reg[1046]_i_2_n_2\,
      CO(0) => \sum_mantissa_reg[1046]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in,
      DI(2) => \sum_mantissa_reg_n_0_[1045]\,
      DI(1) => \sum_mantissa_reg_n_0_[1044]\,
      DI(0) => \sum_mantissa_reg_n_0_[1043]\,
      O(3 downto 0) => in23(1046 downto 1043),
      S(3) => p_0_in,
      S(2) => \sum_mantissa_reg_n_0_[1045]\,
      S(1) => \sum_mantissa_reg_n_0_[1044]\,
      S(0) => \sum_mantissa_reg_n_0_[1043]\
    );
\sum_mantissa_reg[1047]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1047),
      Q => \sum_mantissa_reg_n_0_[1047]\,
      R => '0'
    );
\sum_mantissa_reg[1047]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_23_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_10_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_10_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_10_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_24_n_0\,
      S(2) => \sum_mantissa[1047]_i_25_n_0\,
      S(1) => \sum_mantissa[1047]_i_26_n_0\,
      S(0) => \sum_mantissa[1047]_i_27_n_0\
    );
\sum_mantissa_reg[1047]_i_103\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_143_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_103_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_103_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_103_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_103_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_103_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_144_n_0\,
      S(2) => \sum_mantissa[1047]_i_145_n_0\,
      S(1) => \sum_mantissa[1047]_i_146_n_0\,
      S(0) => \sum_mantissa[1047]_i_147_n_0\
    );
\sum_mantissa_reg[1047]_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_148_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_108_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_108_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_108_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_108_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_108_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_149_n_0\,
      S(2) => \sum_mantissa[1047]_i_150_n_0\,
      S(1) => \sum_mantissa[1047]_i_151_n_0\,
      S(0) => \sum_mantissa[1047]_i_152_n_0\
    );
\sum_mantissa_reg[1047]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_28_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_11_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_11_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_11_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_29_n_0\,
      S(2) => \sum_mantissa[1047]_i_30_n_0\,
      S(1) => \sum_mantissa[1047]_i_31_n_0\,
      S(0) => \sum_mantissa[1047]_i_32_n_0\
    );
\sum_mantissa_reg[1047]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_153_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_113_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_113_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_113_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_113_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_154_n_0\,
      S(2) => \sum_mantissa[1047]_i_155_n_0\,
      S(1) => \sum_mantissa[1047]_i_156_n_0\,
      S(0) => \sum_mantissa[1047]_i_157_n_0\
    );
\sum_mantissa_reg[1047]_i_118\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_158_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_118_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_118_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_118_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_118_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_118_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_159_n_0\,
      S(2) => \sum_mantissa[1047]_i_160_n_0\,
      S(1) => \sum_mantissa[1047]_i_161_n_0\,
      S(0) => \sum_mantissa[1047]_i_162_n_0\
    );
\sum_mantissa_reg[1047]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_33_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_12_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_12_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_12_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_34_n_0\,
      S(2) => \sum_mantissa[1047]_i_35_n_0\,
      S(1) => \sum_mantissa[1047]_i_36_n_0\,
      S(0) => \sum_mantissa[1047]_i_37_n_0\
    );
\sum_mantissa_reg[1047]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_163_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_123_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_123_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_123_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_123_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_123_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_164_n_0\,
      S(2) => \sum_mantissa[1047]_i_165_n_0\,
      S(1) => \sum_mantissa[1047]_i_166_n_0\,
      S(0) => \sum_mantissa[1047]_i_167_n_0\
    );
\sum_mantissa_reg[1047]_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_168_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_128_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_128_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_128_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_128_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_128_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_169_n_0\,
      S(2) => \sum_mantissa[1047]_i_170_n_0\,
      S(1) => \sum_mantissa[1047]_i_171_n_0\,
      S(0) => \sum_mantissa[1047]_i_172_n_0\
    );
\sum_mantissa_reg[1047]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_38_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_13_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_13_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_13_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_39_n_0\,
      S(2) => \sum_mantissa[1047]_i_40_n_0\,
      S(1) => \sum_mantissa[1047]_i_41_n_0\,
      S(0) => \sum_mantissa[1047]_i_42_n_0\
    );
\sum_mantissa_reg[1047]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_173_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_133_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_133_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_133_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_133_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_133_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_174_n_0\,
      S(2) => \sum_mantissa[1047]_i_175_n_0\,
      S(1) => \sum_mantissa[1047]_i_176_n_0\,
      S(0) => \sum_mantissa[1047]_i_177_n_0\
    );
\sum_mantissa_reg[1047]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_178_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_138_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_138_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_138_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_138_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_138_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_179_n_0\,
      S(2) => \sum_mantissa[1047]_i_180_n_0\,
      S(1) => \sum_mantissa[1047]_i_181_n_0\,
      S(0) => \sum_mantissa[1047]_i_182_n_0\
    );
\sum_mantissa_reg[1047]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_183_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_143_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_143_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_143_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_143_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_184_n_0\,
      S(2) => \sum_mantissa[1047]_i_185_n_0\,
      S(1) => \sum_mantissa[1047]_i_186_n_0\,
      S(0) => \sum_mantissa[1047]_i_187_n_0\
    );
\sum_mantissa_reg[1047]_i_148\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_188_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_148_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_148_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_148_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_148_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_148_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_189_n_0\,
      S(2) => \sum_mantissa[1047]_i_190_n_0\,
      S(1) => \sum_mantissa[1047]_i_191_n_0\,
      S(0) => \sum_mantissa[1047]_i_192_n_0\
    );
\sum_mantissa_reg[1047]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1039]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_15_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_15_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_15_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(1043 downto 1040),
      O(3) => \sum_mantissa_reg[1047]_i_15_n_4\,
      O(2) => \sum_mantissa_reg[1047]_i_15_n_5\,
      O(1) => \sum_mantissa_reg[1047]_i_15_n_6\,
      O(0) => \sum_mantissa_reg[1047]_i_15_n_7\,
      S(3) => \sum_mantissa[1047]_i_51_n_0\,
      S(2) => \sum_mantissa[1047]_i_52_n_0\,
      S(1) => \sum_mantissa[1047]_i_53_n_0\,
      S(0) => \sum_mantissa[1047]_i_54_n_0\
    );
\sum_mantissa_reg[1047]_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_193_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_153_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_153_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_153_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_153_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_153_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_194_n_0\,
      S(2) => \sum_mantissa[1047]_i_195_n_0\,
      S(1) => \sum_mantissa[1047]_i_196_n_0\,
      S(0) => \sum_mantissa[1047]_i_197_n_0\
    );
\sum_mantissa_reg[1047]_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_198_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_158_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_158_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_158_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_158_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_158_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_199_n_0\,
      S(2) => \sum_mantissa[1047]_i_200_n_0\,
      S(1) => \sum_mantissa[1047]_i_201_n_0\,
      S(0) => \sum_mantissa[1047]_i_202_n_0\
    );
\sum_mantissa_reg[1047]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_163_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_163_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_163_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_163_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_163_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_203_n_0\,
      S(2) => \sum_mantissa[1047]_i_204_n_0\,
      S(1) => \sum_mantissa[1047]_i_205_n_0\,
      S(0) => \sum_mantissa[1047]_i_206_n_0\
    );
\sum_mantissa_reg[1047]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_207_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_168_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_168_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_168_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_168_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_168_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_208_n_0\,
      S(2) => \sum_mantissa[1047]_i_209_n_0\,
      S(1) => \sum_mantissa[1047]_i_210_n_0\,
      S(0) => \sum_mantissa[1047]_i_211_n_0\
    );
\sum_mantissa_reg[1047]_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_212_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_173_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_173_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_173_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_173_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_213_n_0\,
      S(2) => \sum_mantissa[1047]_i_214_n_0\,
      S(1) => \sum_mantissa[1047]_i_215_n_0\,
      S(0) => \sum_mantissa[1047]_i_216_n_0\
    );
\sum_mantissa_reg[1047]_i_178\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_217_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_178_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_178_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_178_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_178_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_178_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_218_n_0\,
      S(2) => \sum_mantissa[1047]_i_219_n_0\,
      S(1) => \sum_mantissa[1047]_i_220_n_0\,
      S(0) => \sum_mantissa[1047]_i_221_n_0\
    );
\sum_mantissa_reg[1047]_i_183\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_222_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_183_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_183_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_183_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_183_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_183_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_223_n_0\,
      S(2) => \sum_mantissa[1047]_i_224_n_0\,
      S(1) => \sum_mantissa[1047]_i_225_n_0\,
      S(0) => \sum_mantissa[1047]_i_226_n_0\
    );
\sum_mantissa_reg[1047]_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_227_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_188_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_188_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_188_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_188_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_228_n_0\,
      S(2) => \sum_mantissa[1047]_i_229_n_0\,
      S(1) => \sum_mantissa[1047]_i_230_n_0\,
      S(0) => \sum_mantissa[1047]_i_231_n_0\
    );
\sum_mantissa_reg[1047]_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_232_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_193_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_193_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_193_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_193_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_193_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_233_n_0\,
      S(2) => \sum_mantissa[1047]_i_234_n_0\,
      S(1) => \sum_mantissa[1047]_i_235_n_0\,
      S(0) => \sum_mantissa[1047]_i_236_n_0\
    );
\sum_mantissa_reg[1047]_i_198\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_237_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_198_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_198_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_198_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_198_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_198_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_238_n_0\,
      S(2) => \sum_mantissa[1047]_i_239_n_0\,
      S(1) => \sum_mantissa[1047]_i_240_n_0\,
      S(0) => \sum_mantissa[1047]_i_241_n_0\
    );
\sum_mantissa_reg[1047]_i_207\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_242_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_207_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_207_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_207_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_207_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_207_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_243_n_0\,
      S(2) => \sum_mantissa[1047]_i_244_n_0\,
      S(1) => \sum_mantissa[1047]_i_245_n_0\,
      S(0) => \sum_mantissa[1047]_i_246_n_0\
    );
\sum_mantissa_reg[1047]_i_212\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_247_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_212_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_212_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_212_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_212_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_212_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_248_n_0\,
      S(2) => \sum_mantissa[1047]_i_249_n_0\,
      S(1) => \sum_mantissa[1047]_i_250_n_0\,
      S(0) => \sum_mantissa[1047]_i_251_n_0\
    );
\sum_mantissa_reg[1047]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_252_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_217_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_217_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_217_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_217_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_253_n_0\,
      S(2) => \sum_mantissa[1047]_i_254_n_0\,
      S(1) => \sum_mantissa[1047]_i_255_n_0\,
      S(0) => \sum_mantissa[1047]_i_256_n_0\
    );
\sum_mantissa_reg[1047]_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_257_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_222_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_222_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_222_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_222_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_222_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_258_n_0\,
      S(2) => \sum_mantissa[1047]_i_259_n_0\,
      S(1) => \sum_mantissa[1047]_i_260_n_0\,
      S(0) => \sum_mantissa[1047]_i_261_n_0\
    );
\sum_mantissa_reg[1047]_i_227\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_262_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_227_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_227_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_227_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_227_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_227_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_263_n_0\,
      S(2) => \sum_mantissa[1047]_i_264_n_0\,
      S(1) => \sum_mantissa[1047]_i_265_n_0\,
      S(0) => \sum_mantissa[1047]_i_266_n_0\
    );
\sum_mantissa_reg[1047]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_55_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_23_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_23_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_23_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_56_n_0\,
      S(2) => \sum_mantissa[1047]_i_57_n_0\,
      S(1) => \sum_mantissa[1047]_i_58_n_0\,
      S(0) => \sum_mantissa[1047]_i_59_n_0\
    );
\sum_mantissa_reg[1047]_i_232\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_267_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_232_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_232_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_232_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_232_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_232_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_268_n_0\,
      S(2) => \sum_mantissa[1047]_i_269_n_0\,
      S(1) => \sum_mantissa[1047]_i_270_n_0\,
      S(0) => \sum_mantissa[1047]_i_271_n_0\
    );
\sum_mantissa_reg[1047]_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_272_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_237_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_237_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_237_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_237_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_237_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_273_n_0\,
      S(2) => \sum_mantissa[1047]_i_274_n_0\,
      S(1) => \sum_mantissa[1047]_i_275_n_0\,
      S(0) => \sum_mantissa[1047]_i_276_n_0\
    );
\sum_mantissa_reg[1047]_i_242\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_277_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_242_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_242_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_242_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_242_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_242_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_278_n_0\,
      S(2) => \sum_mantissa[1047]_i_279_n_0\,
      S(1) => \sum_mantissa[1047]_i_280_n_0\,
      S(0) => \sum_mantissa[1047]_i_281_n_0\
    );
\sum_mantissa_reg[1047]_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_282_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_247_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_247_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_247_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_247_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_247_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_283_n_0\,
      S(2) => \sum_mantissa[1047]_i_284_n_0\,
      S(1) => \sum_mantissa[1047]_i_285_n_0\,
      S(0) => \sum_mantissa[1047]_i_286_n_0\
    );
\sum_mantissa_reg[1047]_i_252\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_287_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_252_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_252_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_252_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_252_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_252_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_288_n_0\,
      S(2) => \sum_mantissa[1047]_i_289_n_0\,
      S(1) => \sum_mantissa[1047]_i_290_n_0\,
      S(0) => \sum_mantissa[1047]_i_291_n_0\
    );
\sum_mantissa_reg[1047]_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_292_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_257_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_257_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_257_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_257_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_257_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_293_n_0\,
      S(2) => \sum_mantissa[1047]_i_294_n_0\,
      S(1) => \sum_mantissa[1047]_i_295_n_0\,
      S(0) => \sum_mantissa[1047]_i_296_n_0\
    );
\sum_mantissa_reg[1047]_i_262\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_297_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_262_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_262_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_262_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_262_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_262_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_298_n_0\,
      S(2) => \sum_mantissa[1047]_i_299_n_0\,
      S(1) => \sum_mantissa[1047]_i_300_n_0\,
      S(0) => \sum_mantissa[1047]_i_301_n_0\
    );
\sum_mantissa_reg[1047]_i_267\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_302_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_267_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_267_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_267_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_267_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_267_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_303_n_0\,
      S(2) => \sum_mantissa[1047]_i_304_n_0\,
      S(1) => \sum_mantissa[1047]_i_305_n_0\,
      S(0) => \sum_mantissa[1047]_i_306_n_0\
    );
\sum_mantissa_reg[1047]_i_272\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_307_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_272_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_272_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_272_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_272_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_272_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_308_n_0\,
      S(2) => \sum_mantissa[1047]_i_309_n_0\,
      S(1) => \sum_mantissa[1047]_i_310_n_0\,
      S(0) => \sum_mantissa[1047]_i_311_n_0\
    );
\sum_mantissa_reg[1047]_i_277\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_312_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_277_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_277_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_277_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_277_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_277_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_313_n_0\,
      S(2) => \sum_mantissa[1047]_i_314_n_0\,
      S(1) => \sum_mantissa[1047]_i_315_n_0\,
      S(0) => \sum_mantissa[1047]_i_316_n_0\
    );
\sum_mantissa_reg[1047]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_60_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_28_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_28_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_28_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_61_n_0\,
      S(2) => \sum_mantissa[1047]_i_62_n_0\,
      S(1) => \sum_mantissa[1047]_i_63_n_0\,
      S(0) => \sum_mantissa[1047]_i_64_n_0\
    );
\sum_mantissa_reg[1047]_i_282\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_317_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_282_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_282_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_282_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_282_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_282_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_318_n_0\,
      S(2) => \sum_mantissa[1047]_i_319_n_0\,
      S(1) => \sum_mantissa[1047]_i_320_n_0\,
      S(0) => \sum_mantissa[1047]_i_321_n_0\
    );
\sum_mantissa_reg[1047]_i_287\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_322_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_287_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_287_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_287_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_287_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_287_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_323_n_0\,
      S(2) => \sum_mantissa[1047]_i_324_n_0\,
      S(1) => \sum_mantissa[1047]_i_325_n_0\,
      S(0) => \sum_mantissa[1047]_i_326_n_0\
    );
\sum_mantissa_reg[1047]_i_292\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_327_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_292_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_292_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_292_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_292_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_292_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_328_n_0\,
      S(2) => \sum_mantissa[1047]_i_329_n_0\,
      S(1) => \sum_mantissa[1047]_i_330_n_0\,
      S(0) => \sum_mantissa[1047]_i_331_n_0\
    );
\sum_mantissa_reg[1047]_i_297\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_332_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_297_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_297_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_297_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_297_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_297_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_333_n_0\,
      S(2) => \sum_mantissa[1047]_i_334_n_0\,
      S(1) => \sum_mantissa[1047]_i_335_n_0\,
      S(0) => \sum_mantissa[1047]_i_336_n_0\
    );
\sum_mantissa_reg[1047]_i_302\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_337_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_302_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_302_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_302_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_302_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_302_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_338_n_0\,
      S(2) => \sum_mantissa[1047]_i_339_n_0\,
      S(1) => \sum_mantissa[1047]_i_340_n_0\,
      S(0) => \sum_mantissa[1047]_i_341_n_0\
    );
\sum_mantissa_reg[1047]_i_307\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_342_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_307_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_307_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_307_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_307_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_307_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_343_n_0\,
      S(2) => \sum_mantissa[1047]_i_344_n_0\,
      S(1) => \sum_mantissa[1047]_i_345_n_0\,
      S(0) => \sum_mantissa[1047]_i_346_n_0\
    );
\sum_mantissa_reg[1047]_i_312\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_347_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_312_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_312_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_312_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_312_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_312_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_348_n_0\,
      S(2) => \sum_mantissa[1047]_i_349_n_0\,
      S(1) => \sum_mantissa[1047]_i_350_n_0\,
      S(0) => \sum_mantissa[1047]_i_351_n_0\
    );
\sum_mantissa_reg[1047]_i_317\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_352_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_317_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_317_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_317_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_317_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_317_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_353_n_0\,
      S(2) => \sum_mantissa[1047]_i_354_n_0\,
      S(1) => \sum_mantissa[1047]_i_355_n_0\,
      S(0) => \sum_mantissa[1047]_i_356_n_0\
    );
\sum_mantissa_reg[1047]_i_322\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_357_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_322_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_322_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_322_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_322_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_322_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_358_n_0\,
      S(2) => \sum_mantissa[1047]_i_359_n_0\,
      S(1) => \sum_mantissa[1047]_i_360_n_0\,
      S(0) => \sum_mantissa[1047]_i_361_n_0\
    );
\sum_mantissa_reg[1047]_i_327\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_362_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_327_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_327_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_327_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_327_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_327_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_363_n_0\,
      S(2) => \sum_mantissa[1047]_i_364_n_0\,
      S(1) => \sum_mantissa[1047]_i_365_n_0\,
      S(0) => \sum_mantissa[1047]_i_366_n_0\
    );
\sum_mantissa_reg[1047]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_65_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_33_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_33_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_33_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_66_n_0\,
      S(2) => \sum_mantissa[1047]_i_67_n_0\,
      S(1) => \sum_mantissa[1047]_i_68_n_0\,
      S(0) => \sum_mantissa[1047]_i_69_n_0\
    );
\sum_mantissa_reg[1047]_i_332\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_367_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_332_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_332_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_332_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_332_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_332_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_368_n_0\,
      S(2) => \sum_mantissa[1047]_i_369_n_0\,
      S(1) => \sum_mantissa[1047]_i_370_n_0\,
      S(0) => \sum_mantissa[1047]_i_371_n_0\
    );
\sum_mantissa_reg[1047]_i_337\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_372_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_337_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_337_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_337_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_337_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_337_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_373_n_0\,
      S(2) => \sum_mantissa[1047]_i_374_n_0\,
      S(1) => \sum_mantissa[1047]_i_375_n_0\,
      S(0) => \sum_mantissa[1047]_i_376_n_0\
    );
\sum_mantissa_reg[1047]_i_342\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_377_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_342_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_342_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_342_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_342_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_342_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_378_n_0\,
      S(2) => \sum_mantissa[1047]_i_379_n_0\,
      S(1) => \sum_mantissa[1047]_i_380_n_0\,
      S(0) => \sum_mantissa[1047]_i_381_n_0\
    );
\sum_mantissa_reg[1047]_i_347\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_382_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_347_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_347_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_347_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_347_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_347_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_383_n_0\,
      S(2) => \sum_mantissa[1047]_i_384_n_0\,
      S(1) => \sum_mantissa[1047]_i_385_n_0\,
      S(0) => \sum_mantissa[1047]_i_386_n_0\
    );
\sum_mantissa_reg[1047]_i_352\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_387_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_352_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_352_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_352_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_352_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_352_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_388_n_0\,
      S(2) => \sum_mantissa[1047]_i_389_n_0\,
      S(1) => \sum_mantissa[1047]_i_390_n_0\,
      S(0) => \sum_mantissa[1047]_i_391_n_0\
    );
\sum_mantissa_reg[1047]_i_357\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_392_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_357_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_357_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_357_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_357_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_357_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_393_n_0\,
      S(2) => \sum_mantissa[1047]_i_394_n_0\,
      S(1) => \sum_mantissa[1047]_i_395_n_0\,
      S(0) => \sum_mantissa[1047]_i_396_n_0\
    );
\sum_mantissa_reg[1047]_i_362\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_397_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_362_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_362_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_362_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_362_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_362_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_398_n_0\,
      S(2) => \sum_mantissa[1047]_i_399_n_0\,
      S(1) => \sum_mantissa[1047]_i_400_n_0\,
      S(0) => \sum_mantissa[1047]_i_401_n_0\
    );
\sum_mantissa_reg[1047]_i_367\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_402_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_367_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_367_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_367_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_367_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_367_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_403_n_0\,
      S(2) => \sum_mantissa[1047]_i_404_n_0\,
      S(1) => \sum_mantissa[1047]_i_405_n_0\,
      S(0) => \sum_mantissa[1047]_i_406_n_0\
    );
\sum_mantissa_reg[1047]_i_372\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_407_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_372_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_372_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_372_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_372_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_372_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_408_n_0\,
      S(2) => \sum_mantissa[1047]_i_409_n_0\,
      S(1) => \sum_mantissa[1047]_i_410_n_0\,
      S(0) => \sum_mantissa[1047]_i_411_n_0\
    );
\sum_mantissa_reg[1047]_i_377\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_412_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_377_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_377_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_377_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_377_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_377_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_413_n_0\,
      S(2) => \sum_mantissa[1047]_i_414_n_0\,
      S(1) => \sum_mantissa[1047]_i_415_n_0\,
      S(0) => \sum_mantissa[1047]_i_416_n_0\
    );
\sum_mantissa_reg[1047]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_70_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_38_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_38_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_38_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_71_n_0\,
      S(2) => \sum_mantissa[1047]_i_72_n_0\,
      S(1) => \sum_mantissa[1047]_i_73_n_0\,
      S(0) => \sum_mantissa[1047]_i_74_n_0\
    );
\sum_mantissa_reg[1047]_i_382\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_417_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_382_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_382_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_382_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_382_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_382_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_418_n_0\,
      S(2) => \sum_mantissa[1047]_i_419_n_0\,
      S(1) => \sum_mantissa[1047]_i_420_n_0\,
      S(0) => \sum_mantissa[1047]_i_421_n_0\
    );
\sum_mantissa_reg[1047]_i_387\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_387_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_387_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_387_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_387_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_387_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_422_n_0\,
      S(2) => \sum_mantissa[1047]_i_423_n_0\,
      S(1) => \sum_mantissa[1047]_i_424_n_0\,
      S(0) => \sum_mantissa[1047]_i_425_n_0\
    );
\sum_mantissa_reg[1047]_i_392\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_392_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_392_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_392_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_392_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_392_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_426_n_0\,
      S(2) => \sum_mantissa[1047]_i_427_n_0\,
      S(1) => \sum_mantissa[1047]_i_428_n_0\,
      S(0) => \sum_mantissa[1047]_i_429_n_0\
    );
\sum_mantissa_reg[1047]_i_397\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_397_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_397_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_397_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_397_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_397_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_430_n_0\,
      S(2) => \sum_mantissa[1047]_i_431_n_0\,
      S(1) => \sum_mantissa[1047]_i_432_n_0\,
      S(0) => \sum_mantissa[1047]_i_433_n_0\
    );
\sum_mantissa_reg[1047]_i_402\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_402_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_402_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_402_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_402_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_402_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_434_n_0\,
      S(2) => \sum_mantissa[1047]_i_435_n_0\,
      S(1) => \sum_mantissa[1047]_i_436_n_0\,
      S(0) => \sum_mantissa[1047]_i_437_n_0\
    );
\sum_mantissa_reg[1047]_i_407\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_438_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_407_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_407_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_407_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_407_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_407_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_439_n_0\,
      S(2) => \sum_mantissa[1047]_i_440_n_0\,
      S(1) => \sum_mantissa[1047]_i_441_n_0\,
      S(0) => \sum_mantissa[1047]_i_442_n_0\
    );
\sum_mantissa_reg[1047]_i_412\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_443_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_412_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_412_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_412_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_412_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_412_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_444_n_0\,
      S(2) => \sum_mantissa[1047]_i_445_n_0\,
      S(1) => \sum_mantissa[1047]_i_446_n_0\,
      S(0) => \sum_mantissa[1047]_i_447_n_0\
    );
\sum_mantissa_reg[1047]_i_417\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_448_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_417_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_417_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_417_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_417_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_417_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_449_n_0\,
      S(2) => \sum_mantissa[1047]_i_450_n_0\,
      S(1) => \sum_mantissa[1047]_i_451_n_0\,
      S(0) => \sum_mantissa[1047]_i_452_n_0\
    );
\sum_mantissa_reg[1047]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_75_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_43_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_43_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_43_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_76_n_0\,
      S(2) => \sum_mantissa[1047]_i_77_n_0\,
      S(1) => \sum_mantissa[1047]_i_78_n_0\,
      S(0) => \sum_mantissa[1047]_i_79_n_0\
    );
\sum_mantissa_reg[1047]_i_438\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_438_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_438_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_438_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_438_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_438_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_453_n_0\,
      S(2) => \sum_mantissa[1047]_i_454_n_0\,
      S(1) => \sum_mantissa[1047]_i_455_n_0\,
      S(0) => \sum_mantissa[1047]_i_456_n_0\
    );
\sum_mantissa_reg[1047]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_80_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_44_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_44_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_44_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_81_n_0\,
      S(2) => \sum_mantissa[1047]_i_82_n_0\,
      S(1) => \sum_mantissa[1047]_i_83_n_0\,
      S(0) => \sum_mantissa[1047]_i_84_n_0\
    );
\sum_mantissa_reg[1047]_i_443\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_443_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_443_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_443_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_443_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_443_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_457_n_0\,
      S(2) => \sum_mantissa[1047]_i_458_n_0\,
      S(1) => \sum_mantissa[1047]_i_459_n_0\,
      S(0) => \sum_mantissa[1047]_i_460_n_0\
    );
\sum_mantissa_reg[1047]_i_448\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[1047]_i_448_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_448_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_448_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_448_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_448_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_461_n_0\,
      S(2) => \sum_mantissa[1047]_i_462_n_0\,
      S(1) => \sum_mantissa[1047]_i_463_n_0\,
      S(0) => \sum_mantissa[1047]_i_464_n_0\
    );
\sum_mantissa_reg[1047]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_85_n_0\,
      CO(3 downto 2) => \NLW_sum_mantissa_reg[1047]_i_45_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sum_mantissa_reg[1047]_i_45_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sum_mantissa[1047]_i_86_n_0\,
      S(0) => \sum_mantissa[1047]_i_87_n_0\
    );
\sum_mantissa_reg[1047]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_88_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_46_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_46_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_46_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_89_n_0\,
      S(2) => \sum_mantissa[1047]_i_90_n_0\,
      S(1) => \sum_mantissa[1047]_i_91_n_0\,
      S(0) => \sum_mantissa[1047]_i_92_n_0\
    );
\sum_mantissa_reg[1047]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1046]_i_2_n_0\,
      CO(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sum_mantissa_reg[1047]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => in23(1047),
      S(3 downto 1) => B"000",
      S(0) => \sum_mantissa_reg_n_0_[1047]\
    );
\sum_mantissa_reg[1047]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_93_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_55_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_55_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_55_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_55_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_94_n_0\,
      S(2) => \sum_mantissa[1047]_i_95_n_0\,
      S(1) => \sum_mantissa[1047]_i_96_n_0\,
      S(0) => \sum_mantissa[1047]_i_97_n_0\
    );
\sum_mantissa_reg[1047]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_98_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_60_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_60_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_60_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_60_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_99_n_0\,
      S(2) => \sum_mantissa[1047]_i_100_n_0\,
      S(1) => \sum_mantissa[1047]_i_101_n_0\,
      S(0) => \sum_mantissa[1047]_i_102_n_0\
    );
\sum_mantissa_reg[1047]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_103_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_65_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_65_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_65_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_65_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_65_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_104_n_0\,
      S(2) => \sum_mantissa[1047]_i_105_n_0\,
      S(1) => \sum_mantissa[1047]_i_106_n_0\,
      S(0) => \sum_mantissa[1047]_i_107_n_0\
    );
\sum_mantissa_reg[1047]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_108_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_70_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_70_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_70_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_70_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_70_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_109_n_0\,
      S(2) => \sum_mantissa[1047]_i_110_n_0\,
      S(1) => \sum_mantissa[1047]_i_111_n_0\,
      S(0) => \sum_mantissa[1047]_i_112_n_0\
    );
\sum_mantissa_reg[1047]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_113_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_75_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_75_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_75_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_75_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_75_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_114_n_0\,
      S(2) => \sum_mantissa[1047]_i_115_n_0\,
      S(1) => \sum_mantissa[1047]_i_116_n_0\,
      S(0) => \sum_mantissa[1047]_i_117_n_0\
    );
\sum_mantissa_reg[1047]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_15_n_0\,
      CO(3) => \NLW_sum_mantissa_reg[1047]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \sum_mantissa_reg[1047]_i_8_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_8_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_1_out(1046 downto 1044),
      O(3) => \sum_mantissa_reg[1047]_i_8_n_4\,
      O(2) => \sum_mantissa_reg[1047]_i_8_n_5\,
      O(1) => \sum_mantissa_reg[1047]_i_8_n_6\,
      O(0) => \sum_mantissa_reg[1047]_i_8_n_7\,
      S(3) => \sum_mantissa[1047]_i_19_n_0\,
      S(2) => \sum_mantissa[1047]_i_20_n_0\,
      S(1) => \sum_mantissa[1047]_i_21_n_0\,
      S(0) => \sum_mantissa[1047]_i_22_n_0\
    );
\sum_mantissa_reg[1047]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_118_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_80_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_80_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_80_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_80_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_119_n_0\,
      S(2) => \sum_mantissa[1047]_i_120_n_0\,
      S(1) => \sum_mantissa[1047]_i_121_n_0\,
      S(0) => \sum_mantissa[1047]_i_122_n_0\
    );
\sum_mantissa_reg[1047]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_123_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_85_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_85_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_85_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_85_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_124_n_0\,
      S(2) => \sum_mantissa[1047]_i_125_n_0\,
      S(1) => \sum_mantissa[1047]_i_126_n_0\,
      S(0) => \sum_mantissa[1047]_i_127_n_0\
    );
\sum_mantissa_reg[1047]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_128_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_88_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_88_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_88_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_88_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_129_n_0\,
      S(2) => \sum_mantissa[1047]_i_130_n_0\,
      S(1) => \sum_mantissa[1047]_i_131_n_0\,
      S(0) => \sum_mantissa[1047]_i_132_n_0\
    );
\sum_mantissa_reg[1047]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_133_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_93_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_93_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_93_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_93_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_93_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_134_n_0\,
      S(2) => \sum_mantissa[1047]_i_135_n_0\,
      S(1) => \sum_mantissa[1047]_i_136_n_0\,
      S(0) => \sum_mantissa[1047]_i_137_n_0\
    );
\sum_mantissa_reg[1047]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[1047]_i_138_n_0\,
      CO(3) => \sum_mantissa_reg[1047]_i_98_n_0\,
      CO(2) => \sum_mantissa_reg[1047]_i_98_n_1\,
      CO(1) => \sum_mantissa_reg[1047]_i_98_n_2\,
      CO(0) => \sum_mantissa_reg[1047]_i_98_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_mantissa_reg[1047]_i_98_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_mantissa[1047]_i_139_n_0\,
      S(2) => \sum_mantissa[1047]_i_140_n_0\,
      S(1) => \sum_mantissa[1047]_i_141_n_0\,
      S(0) => \sum_mantissa[1047]_i_142_n_0\
    );
\sum_mantissa_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(104),
      Q => \sum_mantissa_reg_n_0_[104]\,
      R => '0'
    );
\sum_mantissa_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(105),
      Q => \sum_mantissa_reg_n_0_[105]\,
      R => '0'
    );
\sum_mantissa_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(106),
      Q => \sum_mantissa_reg_n_0_[106]\,
      R => '0'
    );
\sum_mantissa_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(107),
      Q => \sum_mantissa_reg_n_0_[107]\,
      R => '0'
    );
\sum_mantissa_reg[107]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[103]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[107]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[107]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[107]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[107]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[107]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[107]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[107]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[107]_i_3_n_7\,
      S(3) => \sum_mantissa[107]_i_4_n_0\,
      S(2) => \sum_mantissa[107]_i_5_n_0\,
      S(1) => \sum_mantissa[107]_i_6_n_0\,
      S(0) => \sum_mantissa[107]_i_7_n_0\
    );
\sum_mantissa_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(108),
      Q => \sum_mantissa_reg_n_0_[108]\,
      R => '0'
    );
\sum_mantissa_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(109),
      Q => \sum_mantissa_reg_n_0_[109]\,
      R => '0'
    );
\sum_mantissa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(10),
      Q => \sum_mantissa_reg_n_0_[10]\,
      R => '0'
    );
\sum_mantissa_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(110),
      Q => \sum_mantissa_reg_n_0_[110]\,
      R => '0'
    );
\sum_mantissa_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(111),
      Q => \sum_mantissa_reg_n_0_[111]\,
      R => '0'
    );
\sum_mantissa_reg[111]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[107]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[111]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[111]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[111]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[111]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[111]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[111]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[111]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[111]_i_3_n_7\,
      S(3) => \sum_mantissa[111]_i_4_n_0\,
      S(2) => \sum_mantissa[111]_i_5_n_0\,
      S(1) => \sum_mantissa[111]_i_6_n_0\,
      S(0) => \sum_mantissa[111]_i_7_n_0\
    );
\sum_mantissa_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(112),
      Q => \sum_mantissa_reg_n_0_[112]\,
      R => '0'
    );
\sum_mantissa_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(113),
      Q => \sum_mantissa_reg_n_0_[113]\,
      R => '0'
    );
\sum_mantissa_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(114),
      Q => \sum_mantissa_reg_n_0_[114]\,
      R => '0'
    );
\sum_mantissa_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(115),
      Q => \sum_mantissa_reg_n_0_[115]\,
      R => '0'
    );
\sum_mantissa_reg[115]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[111]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[115]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[115]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[115]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[115]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[115]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[115]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[115]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[115]_i_3_n_7\,
      S(3) => \sum_mantissa[115]_i_4_n_0\,
      S(2) => \sum_mantissa[115]_i_5_n_0\,
      S(1) => \sum_mantissa[115]_i_6_n_0\,
      S(0) => \sum_mantissa[115]_i_7_n_0\
    );
\sum_mantissa_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(116),
      Q => \sum_mantissa_reg_n_0_[116]\,
      R => '0'
    );
\sum_mantissa_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(117),
      Q => \sum_mantissa_reg_n_0_[117]\,
      R => '0'
    );
\sum_mantissa_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(118),
      Q => \sum_mantissa_reg_n_0_[118]\,
      R => '0'
    );
\sum_mantissa_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(119),
      Q => \sum_mantissa_reg_n_0_[119]\,
      R => '0'
    );
\sum_mantissa_reg[119]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[115]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[119]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[119]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[119]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[119]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[119]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[119]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[119]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[119]_i_3_n_7\,
      S(3) => \sum_mantissa[119]_i_4_n_0\,
      S(2) => \sum_mantissa[119]_i_5_n_0\,
      S(1) => \sum_mantissa[119]_i_6_n_0\,
      S(0) => \sum_mantissa[119]_i_7_n_0\
    );
\sum_mantissa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(11),
      Q => \sum_mantissa_reg_n_0_[11]\,
      R => '0'
    );
\sum_mantissa_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[7]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[11]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[11]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[11]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[11]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[11]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[11]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[11]_i_3_n_7\,
      S(3) => \sum_mantissa[11]_i_4_n_0\,
      S(2) => \sum_mantissa[11]_i_5_n_0\,
      S(1) => \sum_mantissa[11]_i_6_n_0\,
      S(0) => \sum_mantissa[11]_i_7_n_0\
    );
\sum_mantissa_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(120),
      Q => \sum_mantissa_reg_n_0_[120]\,
      R => '0'
    );
\sum_mantissa_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(121),
      Q => \sum_mantissa_reg_n_0_[121]\,
      R => '0'
    );
\sum_mantissa_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(122),
      Q => \sum_mantissa_reg_n_0_[122]\,
      R => '0'
    );
\sum_mantissa_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(123),
      Q => \sum_mantissa_reg_n_0_[123]\,
      R => '0'
    );
\sum_mantissa_reg[123]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[119]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[123]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[123]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[123]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[123]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[123]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[123]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[123]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[123]_i_3_n_7\,
      S(3) => \sum_mantissa[123]_i_4_n_0\,
      S(2) => \sum_mantissa[123]_i_5_n_0\,
      S(1) => \sum_mantissa[123]_i_6_n_0\,
      S(0) => \sum_mantissa[123]_i_7_n_0\
    );
\sum_mantissa_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(124),
      Q => \sum_mantissa_reg_n_0_[124]\,
      R => '0'
    );
\sum_mantissa_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(125),
      Q => \sum_mantissa_reg_n_0_[125]\,
      R => '0'
    );
\sum_mantissa_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(126),
      Q => \sum_mantissa_reg_n_0_[126]\,
      R => '0'
    );
\sum_mantissa_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(127),
      Q => \sum_mantissa_reg_n_0_[127]\,
      R => '0'
    );
\sum_mantissa_reg[127]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[123]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[127]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[127]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[127]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[127]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[127]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[127]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[127]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[127]_i_3_n_7\,
      S(3) => \sum_mantissa[127]_i_4_n_0\,
      S(2) => \sum_mantissa[127]_i_5_n_0\,
      S(1) => \sum_mantissa[127]_i_6_n_0\,
      S(0) => \sum_mantissa[127]_i_7_n_0\
    );
\sum_mantissa_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(128),
      Q => \sum_mantissa_reg_n_0_[128]\,
      R => '0'
    );
\sum_mantissa_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(129),
      Q => \sum_mantissa_reg_n_0_[129]\,
      R => '0'
    );
\sum_mantissa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(12),
      Q => \sum_mantissa_reg_n_0_[12]\,
      R => '0'
    );
\sum_mantissa_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(130),
      Q => \sum_mantissa_reg_n_0_[130]\,
      R => '0'
    );
\sum_mantissa_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(131),
      Q => \sum_mantissa_reg_n_0_[131]\,
      R => '0'
    );
\sum_mantissa_reg[131]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[127]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[131]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[131]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[131]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[131]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[131]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[131]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[131]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[131]_i_3_n_7\,
      S(3) => \sum_mantissa[131]_i_4_n_0\,
      S(2) => \sum_mantissa[131]_i_5_n_0\,
      S(1) => \sum_mantissa[131]_i_6_n_0\,
      S(0) => \sum_mantissa[131]_i_7_n_0\
    );
\sum_mantissa_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(132),
      Q => \sum_mantissa_reg_n_0_[132]\,
      R => '0'
    );
\sum_mantissa_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(133),
      Q => \sum_mantissa_reg_n_0_[133]\,
      R => '0'
    );
\sum_mantissa_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(134),
      Q => \sum_mantissa_reg_n_0_[134]\,
      R => '0'
    );
\sum_mantissa_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(135),
      Q => \sum_mantissa_reg_n_0_[135]\,
      R => '0'
    );
\sum_mantissa_reg[135]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[131]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[135]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[135]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[135]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[135]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[135]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[135]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[135]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[135]_i_3_n_7\,
      S(3) => \sum_mantissa[135]_i_4_n_0\,
      S(2) => \sum_mantissa[135]_i_5_n_0\,
      S(1) => \sum_mantissa[135]_i_6_n_0\,
      S(0) => \sum_mantissa[135]_i_7_n_0\
    );
\sum_mantissa_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(136),
      Q => \sum_mantissa_reg_n_0_[136]\,
      R => '0'
    );
\sum_mantissa_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(137),
      Q => \sum_mantissa_reg_n_0_[137]\,
      R => '0'
    );
\sum_mantissa_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(138),
      Q => \sum_mantissa_reg_n_0_[138]\,
      R => '0'
    );
\sum_mantissa_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(139),
      Q => \sum_mantissa_reg_n_0_[139]\,
      R => '0'
    );
\sum_mantissa_reg[139]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[135]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[139]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[139]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[139]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[139]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[139]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[139]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[139]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[139]_i_3_n_7\,
      S(3) => \sum_mantissa[139]_i_4_n_0\,
      S(2) => \sum_mantissa[139]_i_5_n_0\,
      S(1) => \sum_mantissa[139]_i_6_n_0\,
      S(0) => \sum_mantissa[139]_i_7_n_0\
    );
\sum_mantissa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(13),
      Q => \sum_mantissa_reg_n_0_[13]\,
      R => '0'
    );
\sum_mantissa_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(140),
      Q => \sum_mantissa_reg_n_0_[140]\,
      R => '0'
    );
\sum_mantissa_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(141),
      Q => \sum_mantissa_reg_n_0_[141]\,
      R => '0'
    );
\sum_mantissa_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(142),
      Q => \sum_mantissa_reg_n_0_[142]\,
      R => '0'
    );
\sum_mantissa_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(143),
      Q => \sum_mantissa_reg_n_0_[143]\,
      R => '0'
    );
\sum_mantissa_reg[143]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[139]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[143]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[143]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[143]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[143]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[143]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[143]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[143]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[143]_i_3_n_7\,
      S(3) => \sum_mantissa[143]_i_4_n_0\,
      S(2) => \sum_mantissa[143]_i_5_n_0\,
      S(1) => \sum_mantissa[143]_i_6_n_0\,
      S(0) => \sum_mantissa[143]_i_7_n_0\
    );
\sum_mantissa_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(144),
      Q => \sum_mantissa_reg_n_0_[144]\,
      R => '0'
    );
\sum_mantissa_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(145),
      Q => \sum_mantissa_reg_n_0_[145]\,
      R => '0'
    );
\sum_mantissa_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(146),
      Q => \sum_mantissa_reg_n_0_[146]\,
      R => '0'
    );
\sum_mantissa_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(147),
      Q => \sum_mantissa_reg_n_0_[147]\,
      R => '0'
    );
\sum_mantissa_reg[147]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[143]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[147]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[147]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[147]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[147]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[147]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[147]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[147]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[147]_i_3_n_7\,
      S(3) => \sum_mantissa[147]_i_4_n_0\,
      S(2) => \sum_mantissa[147]_i_5_n_0\,
      S(1) => \sum_mantissa[147]_i_6_n_0\,
      S(0) => \sum_mantissa[147]_i_7_n_0\
    );
\sum_mantissa_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(148),
      Q => \sum_mantissa_reg_n_0_[148]\,
      R => '0'
    );
\sum_mantissa_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(149),
      Q => \sum_mantissa_reg_n_0_[149]\,
      R => '0'
    );
\sum_mantissa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(14),
      Q => \sum_mantissa_reg_n_0_[14]\,
      R => '0'
    );
\sum_mantissa_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(150),
      Q => \sum_mantissa_reg_n_0_[150]\,
      R => '0'
    );
\sum_mantissa_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(151),
      Q => \sum_mantissa_reg_n_0_[151]\,
      R => '0'
    );
\sum_mantissa_reg[151]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[147]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[151]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[151]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[151]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[151]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[151]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[151]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[151]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[151]_i_3_n_7\,
      S(3) => \sum_mantissa[151]_i_4_n_0\,
      S(2) => \sum_mantissa[151]_i_5_n_0\,
      S(1) => \sum_mantissa[151]_i_6_n_0\,
      S(0) => \sum_mantissa[151]_i_7_n_0\
    );
\sum_mantissa_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(152),
      Q => \sum_mantissa_reg_n_0_[152]\,
      R => '0'
    );
\sum_mantissa_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(153),
      Q => \sum_mantissa_reg_n_0_[153]\,
      R => '0'
    );
\sum_mantissa_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(154),
      Q => \sum_mantissa_reg_n_0_[154]\,
      R => '0'
    );
\sum_mantissa_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(155),
      Q => \sum_mantissa_reg_n_0_[155]\,
      R => '0'
    );
\sum_mantissa_reg[155]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[151]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[155]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[155]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[155]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[155]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[155]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[155]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[155]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[155]_i_3_n_7\,
      S(3) => \sum_mantissa[155]_i_4_n_0\,
      S(2) => \sum_mantissa[155]_i_5_n_0\,
      S(1) => \sum_mantissa[155]_i_6_n_0\,
      S(0) => \sum_mantissa[155]_i_7_n_0\
    );
\sum_mantissa_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(156),
      Q => \sum_mantissa_reg_n_0_[156]\,
      R => '0'
    );
\sum_mantissa_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(157),
      Q => \sum_mantissa_reg_n_0_[157]\,
      R => '0'
    );
\sum_mantissa_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(158),
      Q => \sum_mantissa_reg_n_0_[158]\,
      R => '0'
    );
\sum_mantissa_reg[159]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(159),
      Q => \sum_mantissa_reg_n_0_[159]\,
      R => '0'
    );
\sum_mantissa_reg[159]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[155]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[159]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[159]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[159]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[159]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[159]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[159]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[159]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[159]_i_3_n_7\,
      S(3) => \sum_mantissa[159]_i_4_n_0\,
      S(2) => \sum_mantissa[159]_i_5_n_0\,
      S(1) => \sum_mantissa[159]_i_6_n_0\,
      S(0) => \sum_mantissa[159]_i_7_n_0\
    );
\sum_mantissa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(15),
      Q => \sum_mantissa_reg_n_0_[15]\,
      R => '0'
    );
\sum_mantissa_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[11]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[15]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[15]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[15]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[15]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[15]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[15]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[15]_i_3_n_7\,
      S(3) => \sum_mantissa[15]_i_4_n_0\,
      S(2) => \sum_mantissa[15]_i_5_n_0\,
      S(1) => \sum_mantissa[15]_i_6_n_0\,
      S(0) => \sum_mantissa[15]_i_7_n_0\
    );
\sum_mantissa_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(160),
      Q => \sum_mantissa_reg_n_0_[160]\,
      R => '0'
    );
\sum_mantissa_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(161),
      Q => \sum_mantissa_reg_n_0_[161]\,
      R => '0'
    );
\sum_mantissa_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(162),
      Q => \sum_mantissa_reg_n_0_[162]\,
      R => '0'
    );
\sum_mantissa_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(163),
      Q => \sum_mantissa_reg_n_0_[163]\,
      R => '0'
    );
\sum_mantissa_reg[163]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[159]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[163]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[163]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[163]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[163]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[163]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[163]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[163]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[163]_i_3_n_7\,
      S(3) => \sum_mantissa[163]_i_4_n_0\,
      S(2) => \sum_mantissa[163]_i_5_n_0\,
      S(1) => \sum_mantissa[163]_i_6_n_0\,
      S(0) => \sum_mantissa[163]_i_7_n_0\
    );
\sum_mantissa_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(164),
      Q => \sum_mantissa_reg_n_0_[164]\,
      R => '0'
    );
\sum_mantissa_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(165),
      Q => \sum_mantissa_reg_n_0_[165]\,
      R => '0'
    );
\sum_mantissa_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(166),
      Q => \sum_mantissa_reg_n_0_[166]\,
      R => '0'
    );
\sum_mantissa_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(167),
      Q => \sum_mantissa_reg_n_0_[167]\,
      R => '0'
    );
\sum_mantissa_reg[167]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[163]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[167]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[167]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[167]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[167]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[167]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[167]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[167]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[167]_i_3_n_7\,
      S(3) => \sum_mantissa[167]_i_4_n_0\,
      S(2) => \sum_mantissa[167]_i_5_n_0\,
      S(1) => \sum_mantissa[167]_i_6_n_0\,
      S(0) => \sum_mantissa[167]_i_7_n_0\
    );
\sum_mantissa_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(168),
      Q => \sum_mantissa_reg_n_0_[168]\,
      R => '0'
    );
\sum_mantissa_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(169),
      Q => \sum_mantissa_reg_n_0_[169]\,
      R => '0'
    );
\sum_mantissa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(16),
      Q => \sum_mantissa_reg_n_0_[16]\,
      R => '0'
    );
\sum_mantissa_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(170),
      Q => \sum_mantissa_reg_n_0_[170]\,
      R => '0'
    );
\sum_mantissa_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(171),
      Q => \sum_mantissa_reg_n_0_[171]\,
      R => '0'
    );
\sum_mantissa_reg[171]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[167]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[171]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[171]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[171]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[171]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[171]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[171]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[171]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[171]_i_3_n_7\,
      S(3) => \sum_mantissa[171]_i_4_n_0\,
      S(2) => \sum_mantissa[171]_i_5_n_0\,
      S(1) => \sum_mantissa[171]_i_6_n_0\,
      S(0) => \sum_mantissa[171]_i_7_n_0\
    );
\sum_mantissa_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(172),
      Q => \sum_mantissa_reg_n_0_[172]\,
      R => '0'
    );
\sum_mantissa_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(173),
      Q => \sum_mantissa_reg_n_0_[173]\,
      R => '0'
    );
\sum_mantissa_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(174),
      Q => \sum_mantissa_reg_n_0_[174]\,
      R => '0'
    );
\sum_mantissa_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(175),
      Q => \sum_mantissa_reg_n_0_[175]\,
      R => '0'
    );
\sum_mantissa_reg[175]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[171]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[175]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[175]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[175]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[175]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[175]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[175]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[175]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[175]_i_3_n_7\,
      S(3) => \sum_mantissa[175]_i_4_n_0\,
      S(2) => \sum_mantissa[175]_i_5_n_0\,
      S(1) => \sum_mantissa[175]_i_6_n_0\,
      S(0) => \sum_mantissa[175]_i_7_n_0\
    );
\sum_mantissa_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(176),
      Q => \sum_mantissa_reg_n_0_[176]\,
      R => '0'
    );
\sum_mantissa_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(177),
      Q => \sum_mantissa_reg_n_0_[177]\,
      R => '0'
    );
\sum_mantissa_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(178),
      Q => \sum_mantissa_reg_n_0_[178]\,
      R => '0'
    );
\sum_mantissa_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(179),
      Q => \sum_mantissa_reg_n_0_[179]\,
      R => '0'
    );
\sum_mantissa_reg[179]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[175]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[179]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[179]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[179]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[179]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[179]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[179]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[179]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[179]_i_3_n_7\,
      S(3) => \sum_mantissa[179]_i_4_n_0\,
      S(2) => \sum_mantissa[179]_i_5_n_0\,
      S(1) => \sum_mantissa[179]_i_6_n_0\,
      S(0) => \sum_mantissa[179]_i_7_n_0\
    );
\sum_mantissa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(17),
      Q => \sum_mantissa_reg_n_0_[17]\,
      R => '0'
    );
\sum_mantissa_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(180),
      Q => \sum_mantissa_reg_n_0_[180]\,
      R => '0'
    );
\sum_mantissa_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(181),
      Q => \sum_mantissa_reg_n_0_[181]\,
      R => '0'
    );
\sum_mantissa_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(182),
      Q => \sum_mantissa_reg_n_0_[182]\,
      R => '0'
    );
\sum_mantissa_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(183),
      Q => \sum_mantissa_reg_n_0_[183]\,
      R => '0'
    );
\sum_mantissa_reg[183]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[179]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[183]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[183]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[183]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[183]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[183]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[183]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[183]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[183]_i_3_n_7\,
      S(3) => \sum_mantissa[183]_i_4_n_0\,
      S(2) => \sum_mantissa[183]_i_5_n_0\,
      S(1) => \sum_mantissa[183]_i_6_n_0\,
      S(0) => \sum_mantissa[183]_i_7_n_0\
    );
\sum_mantissa_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(184),
      Q => \sum_mantissa_reg_n_0_[184]\,
      R => '0'
    );
\sum_mantissa_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(185),
      Q => \sum_mantissa_reg_n_0_[185]\,
      R => '0'
    );
\sum_mantissa_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(186),
      Q => \sum_mantissa_reg_n_0_[186]\,
      R => '0'
    );
\sum_mantissa_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(187),
      Q => \sum_mantissa_reg_n_0_[187]\,
      R => '0'
    );
\sum_mantissa_reg[187]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[183]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[187]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[187]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[187]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[187]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[187]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[187]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[187]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[187]_i_3_n_7\,
      S(3) => \sum_mantissa[187]_i_4_n_0\,
      S(2) => \sum_mantissa[187]_i_5_n_0\,
      S(1) => \sum_mantissa[187]_i_6_n_0\,
      S(0) => \sum_mantissa[187]_i_7_n_0\
    );
\sum_mantissa_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(188),
      Q => \sum_mantissa_reg_n_0_[188]\,
      R => '0'
    );
\sum_mantissa_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(189),
      Q => \sum_mantissa_reg_n_0_[189]\,
      R => '0'
    );
\sum_mantissa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(18),
      Q => \sum_mantissa_reg_n_0_[18]\,
      R => '0'
    );
\sum_mantissa_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(190),
      Q => \sum_mantissa_reg_n_0_[190]\,
      R => '0'
    );
\sum_mantissa_reg[191]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(191),
      Q => \sum_mantissa_reg_n_0_[191]\,
      R => '0'
    );
\sum_mantissa_reg[191]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[187]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[191]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[191]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[191]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[191]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[191]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[191]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[191]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[191]_i_3_n_7\,
      S(3) => \sum_mantissa[191]_i_4_n_0\,
      S(2) => \sum_mantissa[191]_i_5_n_0\,
      S(1) => \sum_mantissa[191]_i_6_n_0\,
      S(0) => \sum_mantissa[191]_i_7_n_0\
    );
\sum_mantissa_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(192),
      Q => \sum_mantissa_reg_n_0_[192]\,
      R => '0'
    );
\sum_mantissa_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(193),
      Q => \sum_mantissa_reg_n_0_[193]\,
      R => '0'
    );
\sum_mantissa_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(194),
      Q => \sum_mantissa_reg_n_0_[194]\,
      R => '0'
    );
\sum_mantissa_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(195),
      Q => \sum_mantissa_reg_n_0_[195]\,
      R => '0'
    );
\sum_mantissa_reg[195]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[191]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[195]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[195]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[195]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[195]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[195]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[195]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[195]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[195]_i_3_n_7\,
      S(3) => \sum_mantissa[195]_i_4_n_0\,
      S(2) => \sum_mantissa[195]_i_5_n_0\,
      S(1) => \sum_mantissa[195]_i_6_n_0\,
      S(0) => \sum_mantissa[195]_i_7_n_0\
    );
\sum_mantissa_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(196),
      Q => \sum_mantissa_reg_n_0_[196]\,
      R => '0'
    );
\sum_mantissa_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(197),
      Q => \sum_mantissa_reg_n_0_[197]\,
      R => '0'
    );
\sum_mantissa_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(198),
      Q => \sum_mantissa_reg_n_0_[198]\,
      R => '0'
    );
\sum_mantissa_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(199),
      Q => \sum_mantissa_reg_n_0_[199]\,
      R => '0'
    );
\sum_mantissa_reg[199]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[195]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[199]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[199]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[199]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[199]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[199]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[199]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[199]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[199]_i_3_n_7\,
      S(3) => \sum_mantissa[199]_i_4_n_0\,
      S(2) => \sum_mantissa[199]_i_5_n_0\,
      S(1) => \sum_mantissa[199]_i_6_n_0\,
      S(0) => \sum_mantissa[199]_i_7_n_0\
    );
\sum_mantissa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(19),
      Q => \sum_mantissa_reg_n_0_[19]\,
      R => '0'
    );
\sum_mantissa_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[15]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[19]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[19]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[19]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[19]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[19]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[19]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[19]_i_3_n_7\,
      S(3) => \sum_mantissa[19]_i_4_n_0\,
      S(2) => \sum_mantissa[19]_i_5_n_0\,
      S(1) => \sum_mantissa[19]_i_6_n_0\,
      S(0) => \sum_mantissa[19]_i_7_n_0\
    );
\sum_mantissa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(1),
      Q => \sum_mantissa_reg_n_0_[1]\,
      R => '0'
    );
\sum_mantissa_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(200),
      Q => \sum_mantissa_reg_n_0_[200]\,
      R => '0'
    );
\sum_mantissa_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(201),
      Q => \sum_mantissa_reg_n_0_[201]\,
      R => '0'
    );
\sum_mantissa_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(202),
      Q => \sum_mantissa_reg_n_0_[202]\,
      R => '0'
    );
\sum_mantissa_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(203),
      Q => \sum_mantissa_reg_n_0_[203]\,
      R => '0'
    );
\sum_mantissa_reg[203]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[199]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[203]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[203]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[203]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[203]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[203]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[203]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[203]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[203]_i_3_n_7\,
      S(3) => \sum_mantissa[203]_i_4_n_0\,
      S(2) => \sum_mantissa[203]_i_5_n_0\,
      S(1) => \sum_mantissa[203]_i_6_n_0\,
      S(0) => \sum_mantissa[203]_i_7_n_0\
    );
\sum_mantissa_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(204),
      Q => \sum_mantissa_reg_n_0_[204]\,
      R => '0'
    );
\sum_mantissa_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(205),
      Q => \sum_mantissa_reg_n_0_[205]\,
      R => '0'
    );
\sum_mantissa_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(206),
      Q => \sum_mantissa_reg_n_0_[206]\,
      R => '0'
    );
\sum_mantissa_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(207),
      Q => \sum_mantissa_reg_n_0_[207]\,
      R => '0'
    );
\sum_mantissa_reg[207]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[203]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[207]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[207]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[207]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[207]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[207]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[207]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[207]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[207]_i_3_n_7\,
      S(3) => \sum_mantissa[207]_i_4_n_0\,
      S(2) => \sum_mantissa[207]_i_5_n_0\,
      S(1) => \sum_mantissa[207]_i_6_n_0\,
      S(0) => \sum_mantissa[207]_i_7_n_0\
    );
\sum_mantissa_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(208),
      Q => \sum_mantissa_reg_n_0_[208]\,
      R => '0'
    );
\sum_mantissa_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(209),
      Q => \sum_mantissa_reg_n_0_[209]\,
      R => '0'
    );
\sum_mantissa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(20),
      Q => \sum_mantissa_reg_n_0_[20]\,
      R => '0'
    );
\sum_mantissa_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(210),
      Q => \sum_mantissa_reg_n_0_[210]\,
      R => '0'
    );
\sum_mantissa_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(211),
      Q => \sum_mantissa_reg_n_0_[211]\,
      R => '0'
    );
\sum_mantissa_reg[211]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[207]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[211]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[211]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[211]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[211]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[211]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[211]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[211]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[211]_i_3_n_7\,
      S(3) => \sum_mantissa[211]_i_4_n_0\,
      S(2) => \sum_mantissa[211]_i_5_n_0\,
      S(1) => \sum_mantissa[211]_i_6_n_0\,
      S(0) => \sum_mantissa[211]_i_7_n_0\
    );
\sum_mantissa_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(212),
      Q => \sum_mantissa_reg_n_0_[212]\,
      R => '0'
    );
\sum_mantissa_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(213),
      Q => \sum_mantissa_reg_n_0_[213]\,
      R => '0'
    );
\sum_mantissa_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(214),
      Q => \sum_mantissa_reg_n_0_[214]\,
      R => '0'
    );
\sum_mantissa_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(215),
      Q => \sum_mantissa_reg_n_0_[215]\,
      R => '0'
    );
\sum_mantissa_reg[215]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[211]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[215]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[215]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[215]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[215]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[215]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[215]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[215]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[215]_i_3_n_7\,
      S(3) => \sum_mantissa[215]_i_4_n_0\,
      S(2) => \sum_mantissa[215]_i_5_n_0\,
      S(1) => \sum_mantissa[215]_i_6_n_0\,
      S(0) => \sum_mantissa[215]_i_7_n_0\
    );
\sum_mantissa_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(216),
      Q => \sum_mantissa_reg_n_0_[216]\,
      R => '0'
    );
\sum_mantissa_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(217),
      Q => \sum_mantissa_reg_n_0_[217]\,
      R => '0'
    );
\sum_mantissa_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(218),
      Q => \sum_mantissa_reg_n_0_[218]\,
      R => '0'
    );
\sum_mantissa_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(219),
      Q => \sum_mantissa_reg_n_0_[219]\,
      R => '0'
    );
\sum_mantissa_reg[219]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[215]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[219]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[219]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[219]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[219]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[219]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[219]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[219]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[219]_i_3_n_7\,
      S(3) => \sum_mantissa[219]_i_4_n_0\,
      S(2) => \sum_mantissa[219]_i_5_n_0\,
      S(1) => \sum_mantissa[219]_i_6_n_0\,
      S(0) => \sum_mantissa[219]_i_7_n_0\
    );
\sum_mantissa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(21),
      Q => \sum_mantissa_reg_n_0_[21]\,
      R => '0'
    );
\sum_mantissa_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(220),
      Q => \sum_mantissa_reg_n_0_[220]\,
      R => '0'
    );
\sum_mantissa_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(221),
      Q => \sum_mantissa_reg_n_0_[221]\,
      R => '0'
    );
\sum_mantissa_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(222),
      Q => \sum_mantissa_reg_n_0_[222]\,
      R => '0'
    );
\sum_mantissa_reg[223]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(223),
      Q => \sum_mantissa_reg_n_0_[223]\,
      R => '0'
    );
\sum_mantissa_reg[223]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[219]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[223]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[223]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[223]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[223]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[223]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[223]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[223]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[223]_i_3_n_7\,
      S(3) => \sum_mantissa[223]_i_4_n_0\,
      S(2) => \sum_mantissa[223]_i_5_n_0\,
      S(1) => \sum_mantissa[223]_i_6_n_0\,
      S(0) => \sum_mantissa[223]_i_7_n_0\
    );
\sum_mantissa_reg[224]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(224),
      Q => \sum_mantissa_reg_n_0_[224]\,
      R => '0'
    );
\sum_mantissa_reg[225]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(225),
      Q => \sum_mantissa_reg_n_0_[225]\,
      R => '0'
    );
\sum_mantissa_reg[226]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(226),
      Q => \sum_mantissa_reg_n_0_[226]\,
      R => '0'
    );
\sum_mantissa_reg[227]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(227),
      Q => \sum_mantissa_reg_n_0_[227]\,
      R => '0'
    );
\sum_mantissa_reg[227]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[223]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[227]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[227]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[227]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[227]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[227]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[227]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[227]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[227]_i_3_n_7\,
      S(3) => \sum_mantissa[227]_i_4_n_0\,
      S(2) => \sum_mantissa[227]_i_5_n_0\,
      S(1) => \sum_mantissa[227]_i_6_n_0\,
      S(0) => \sum_mantissa[227]_i_7_n_0\
    );
\sum_mantissa_reg[228]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(228),
      Q => \sum_mantissa_reg_n_0_[228]\,
      R => '0'
    );
\sum_mantissa_reg[229]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(229),
      Q => \sum_mantissa_reg_n_0_[229]\,
      R => '0'
    );
\sum_mantissa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(22),
      Q => \sum_mantissa_reg_n_0_[22]\,
      R => '0'
    );
\sum_mantissa_reg[230]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(230),
      Q => \sum_mantissa_reg_n_0_[230]\,
      R => '0'
    );
\sum_mantissa_reg[231]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(231),
      Q => \sum_mantissa_reg_n_0_[231]\,
      R => '0'
    );
\sum_mantissa_reg[231]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[227]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[231]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[231]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[231]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[231]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[231]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[231]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[231]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[231]_i_3_n_7\,
      S(3) => \sum_mantissa[231]_i_4_n_0\,
      S(2) => \sum_mantissa[231]_i_5_n_0\,
      S(1) => \sum_mantissa[231]_i_6_n_0\,
      S(0) => \sum_mantissa[231]_i_7_n_0\
    );
\sum_mantissa_reg[232]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(232),
      Q => \sum_mantissa_reg_n_0_[232]\,
      R => '0'
    );
\sum_mantissa_reg[233]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(233),
      Q => \sum_mantissa_reg_n_0_[233]\,
      R => '0'
    );
\sum_mantissa_reg[234]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(234),
      Q => \sum_mantissa_reg_n_0_[234]\,
      R => '0'
    );
\sum_mantissa_reg[235]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(235),
      Q => \sum_mantissa_reg_n_0_[235]\,
      R => '0'
    );
\sum_mantissa_reg[235]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[231]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[235]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[235]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[235]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[235]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[235]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[235]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[235]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[235]_i_3_n_7\,
      S(3) => \sum_mantissa[235]_i_4_n_0\,
      S(2) => \sum_mantissa[235]_i_5_n_0\,
      S(1) => \sum_mantissa[235]_i_6_n_0\,
      S(0) => \sum_mantissa[235]_i_7_n_0\
    );
\sum_mantissa_reg[236]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(236),
      Q => \sum_mantissa_reg_n_0_[236]\,
      R => '0'
    );
\sum_mantissa_reg[237]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(237),
      Q => \sum_mantissa_reg_n_0_[237]\,
      R => '0'
    );
\sum_mantissa_reg[238]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(238),
      Q => \sum_mantissa_reg_n_0_[238]\,
      R => '0'
    );
\sum_mantissa_reg[239]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(239),
      Q => \sum_mantissa_reg_n_0_[239]\,
      R => '0'
    );
\sum_mantissa_reg[239]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[235]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[239]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[239]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[239]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[239]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[239]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[239]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[239]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[239]_i_3_n_7\,
      S(3) => \sum_mantissa[239]_i_4_n_0\,
      S(2) => \sum_mantissa[239]_i_5_n_0\,
      S(1) => \sum_mantissa[239]_i_6_n_0\,
      S(0) => \sum_mantissa[239]_i_7_n_0\
    );
\sum_mantissa_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(23),
      Q => \sum_mantissa_reg_n_0_[23]\,
      R => '0'
    );
\sum_mantissa_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[19]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[23]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[23]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[23]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[23]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[23]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[23]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[23]_i_3_n_7\,
      S(3) => \sum_mantissa[23]_i_4_n_0\,
      S(2) => \sum_mantissa[23]_i_5_n_0\,
      S(1) => \sum_mantissa[23]_i_6_n_0\,
      S(0) => \sum_mantissa[23]_i_7_n_0\
    );
\sum_mantissa_reg[240]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(240),
      Q => \sum_mantissa_reg_n_0_[240]\,
      R => '0'
    );
\sum_mantissa_reg[241]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(241),
      Q => \sum_mantissa_reg_n_0_[241]\,
      R => '0'
    );
\sum_mantissa_reg[242]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(242),
      Q => \sum_mantissa_reg_n_0_[242]\,
      R => '0'
    );
\sum_mantissa_reg[243]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(243),
      Q => \sum_mantissa_reg_n_0_[243]\,
      R => '0'
    );
\sum_mantissa_reg[243]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[239]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[243]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[243]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[243]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[243]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[243]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[243]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[243]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[243]_i_3_n_7\,
      S(3) => \sum_mantissa[243]_i_4_n_0\,
      S(2) => \sum_mantissa[243]_i_5_n_0\,
      S(1) => \sum_mantissa[243]_i_6_n_0\,
      S(0) => \sum_mantissa[243]_i_7_n_0\
    );
\sum_mantissa_reg[244]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(244),
      Q => \sum_mantissa_reg_n_0_[244]\,
      R => '0'
    );
\sum_mantissa_reg[245]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(245),
      Q => \sum_mantissa_reg_n_0_[245]\,
      R => '0'
    );
\sum_mantissa_reg[246]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(246),
      Q => \sum_mantissa_reg_n_0_[246]\,
      R => '0'
    );
\sum_mantissa_reg[247]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(247),
      Q => \sum_mantissa_reg_n_0_[247]\,
      R => '0'
    );
\sum_mantissa_reg[247]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[243]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[247]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[247]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[247]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[247]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[247]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[247]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[247]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[247]_i_3_n_7\,
      S(3) => \sum_mantissa[247]_i_4_n_0\,
      S(2) => \sum_mantissa[247]_i_5_n_0\,
      S(1) => \sum_mantissa[247]_i_6_n_0\,
      S(0) => \sum_mantissa[247]_i_7_n_0\
    );
\sum_mantissa_reg[248]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(248),
      Q => \sum_mantissa_reg_n_0_[248]\,
      R => '0'
    );
\sum_mantissa_reg[249]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(249),
      Q => \sum_mantissa_reg_n_0_[249]\,
      R => '0'
    );
\sum_mantissa_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(24),
      Q => \sum_mantissa_reg_n_0_[24]\,
      R => '0'
    );
\sum_mantissa_reg[250]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(250),
      Q => \sum_mantissa_reg_n_0_[250]\,
      R => '0'
    );
\sum_mantissa_reg[251]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(251),
      Q => \sum_mantissa_reg_n_0_[251]\,
      R => '0'
    );
\sum_mantissa_reg[251]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[247]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[251]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[251]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[251]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[251]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[251]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[251]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[251]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[251]_i_3_n_7\,
      S(3) => \sum_mantissa[251]_i_4_n_0\,
      S(2) => \sum_mantissa[251]_i_5_n_0\,
      S(1) => \sum_mantissa[251]_i_6_n_0\,
      S(0) => \sum_mantissa[251]_i_7_n_0\
    );
\sum_mantissa_reg[252]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(252),
      Q => \sum_mantissa_reg_n_0_[252]\,
      R => '0'
    );
\sum_mantissa_reg[253]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(253),
      Q => \sum_mantissa_reg_n_0_[253]\,
      R => '0'
    );
\sum_mantissa_reg[254]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(254),
      Q => \sum_mantissa_reg_n_0_[254]\,
      R => '0'
    );
\sum_mantissa_reg[255]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(255),
      Q => \sum_mantissa_reg_n_0_[255]\,
      R => '0'
    );
\sum_mantissa_reg[255]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[251]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[255]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[255]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[255]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[255]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[255]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[255]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[255]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[255]_i_3_n_7\,
      S(3) => \sum_mantissa[255]_i_4_n_0\,
      S(2) => \sum_mantissa[255]_i_5_n_0\,
      S(1) => \sum_mantissa[255]_i_6_n_0\,
      S(0) => \sum_mantissa[255]_i_7_n_0\
    );
\sum_mantissa_reg[256]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(256),
      Q => \sum_mantissa_reg_n_0_[256]\,
      R => '0'
    );
\sum_mantissa_reg[257]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(257),
      Q => \sum_mantissa_reg_n_0_[257]\,
      R => '0'
    );
\sum_mantissa_reg[258]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(258),
      Q => \sum_mantissa_reg_n_0_[258]\,
      R => '0'
    );
\sum_mantissa_reg[259]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(259),
      Q => \sum_mantissa_reg_n_0_[259]\,
      R => '0'
    );
\sum_mantissa_reg[259]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[255]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[259]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[259]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[259]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[259]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[259]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[259]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[259]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[259]_i_3_n_7\,
      S(3) => \sum_mantissa[259]_i_4_n_0\,
      S(2) => \sum_mantissa[259]_i_5_n_0\,
      S(1) => \sum_mantissa[259]_i_6_n_0\,
      S(0) => \sum_mantissa[259]_i_7_n_0\
    );
\sum_mantissa_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(25),
      Q => \sum_mantissa_reg_n_0_[25]\,
      R => '0'
    );
\sum_mantissa_reg[260]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(260),
      Q => \sum_mantissa_reg_n_0_[260]\,
      R => '0'
    );
\sum_mantissa_reg[261]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(261),
      Q => \sum_mantissa_reg_n_0_[261]\,
      R => '0'
    );
\sum_mantissa_reg[262]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(262),
      Q => \sum_mantissa_reg_n_0_[262]\,
      R => '0'
    );
\sum_mantissa_reg[263]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(263),
      Q => \sum_mantissa_reg_n_0_[263]\,
      R => '0'
    );
\sum_mantissa_reg[263]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[259]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[263]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[263]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[263]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[263]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[263]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[263]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[263]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[263]_i_3_n_7\,
      S(3) => \sum_mantissa[263]_i_4_n_0\,
      S(2) => \sum_mantissa[263]_i_5_n_0\,
      S(1) => \sum_mantissa[263]_i_6_n_0\,
      S(0) => \sum_mantissa[263]_i_7_n_0\
    );
\sum_mantissa_reg[264]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(264),
      Q => \sum_mantissa_reg_n_0_[264]\,
      R => '0'
    );
\sum_mantissa_reg[265]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(265),
      Q => \sum_mantissa_reg_n_0_[265]\,
      R => '0'
    );
\sum_mantissa_reg[266]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(266),
      Q => \sum_mantissa_reg_n_0_[266]\,
      R => '0'
    );
\sum_mantissa_reg[267]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(267),
      Q => \sum_mantissa_reg_n_0_[267]\,
      R => '0'
    );
\sum_mantissa_reg[267]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[263]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[267]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[267]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[267]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[267]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[267]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[267]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[267]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[267]_i_3_n_7\,
      S(3) => \sum_mantissa[267]_i_4_n_0\,
      S(2) => \sum_mantissa[267]_i_5_n_0\,
      S(1) => \sum_mantissa[267]_i_6_n_0\,
      S(0) => \sum_mantissa[267]_i_7_n_0\
    );
\sum_mantissa_reg[268]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(268),
      Q => \sum_mantissa_reg_n_0_[268]\,
      R => '0'
    );
\sum_mantissa_reg[269]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(269),
      Q => \sum_mantissa_reg_n_0_[269]\,
      R => '0'
    );
\sum_mantissa_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(26),
      Q => \sum_mantissa_reg_n_0_[26]\,
      R => '0'
    );
\sum_mantissa_reg[270]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(270),
      Q => \sum_mantissa_reg_n_0_[270]\,
      R => '0'
    );
\sum_mantissa_reg[271]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(271),
      Q => \sum_mantissa_reg_n_0_[271]\,
      R => '0'
    );
\sum_mantissa_reg[271]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[267]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[271]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[271]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[271]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[271]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[271]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[271]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[271]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[271]_i_3_n_7\,
      S(3) => \sum_mantissa[271]_i_4_n_0\,
      S(2) => \sum_mantissa[271]_i_5_n_0\,
      S(1) => \sum_mantissa[271]_i_6_n_0\,
      S(0) => \sum_mantissa[271]_i_7_n_0\
    );
\sum_mantissa_reg[272]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(272),
      Q => \sum_mantissa_reg_n_0_[272]\,
      R => '0'
    );
\sum_mantissa_reg[273]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(273),
      Q => \sum_mantissa_reg_n_0_[273]\,
      R => '0'
    );
\sum_mantissa_reg[274]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(274),
      Q => \sum_mantissa_reg_n_0_[274]\,
      R => '0'
    );
\sum_mantissa_reg[275]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(275),
      Q => \sum_mantissa_reg_n_0_[275]\,
      R => '0'
    );
\sum_mantissa_reg[275]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[271]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[275]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[275]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[275]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[275]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[275]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[275]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[275]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[275]_i_3_n_7\,
      S(3) => \sum_mantissa[275]_i_4_n_0\,
      S(2) => \sum_mantissa[275]_i_5_n_0\,
      S(1) => \sum_mantissa[275]_i_6_n_0\,
      S(0) => \sum_mantissa[275]_i_7_n_0\
    );
\sum_mantissa_reg[276]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(276),
      Q => \sum_mantissa_reg_n_0_[276]\,
      R => '0'
    );
\sum_mantissa_reg[277]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(277),
      Q => \sum_mantissa_reg_n_0_[277]\,
      R => '0'
    );
\sum_mantissa_reg[278]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(278),
      Q => \sum_mantissa_reg_n_0_[278]\,
      R => '0'
    );
\sum_mantissa_reg[279]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(279),
      Q => \sum_mantissa_reg_n_0_[279]\,
      R => '0'
    );
\sum_mantissa_reg[279]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[275]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[279]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[279]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[279]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[279]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[279]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[279]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[279]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[279]_i_3_n_7\,
      S(3) => \sum_mantissa[279]_i_4_n_0\,
      S(2) => \sum_mantissa[279]_i_5_n_0\,
      S(1) => \sum_mantissa[279]_i_6_n_0\,
      S(0) => \sum_mantissa[279]_i_7_n_0\
    );
\sum_mantissa_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(27),
      Q => \sum_mantissa_reg_n_0_[27]\,
      R => '0'
    );
\sum_mantissa_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[23]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[27]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[27]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[27]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[27]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[27]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[27]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[27]_i_3_n_7\,
      S(3) => \sum_mantissa[27]_i_4_n_0\,
      S(2) => \sum_mantissa[27]_i_5_n_0\,
      S(1) => \sum_mantissa[27]_i_6_n_0\,
      S(0) => \sum_mantissa[27]_i_7_n_0\
    );
\sum_mantissa_reg[280]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(280),
      Q => \sum_mantissa_reg_n_0_[280]\,
      R => '0'
    );
\sum_mantissa_reg[281]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(281),
      Q => \sum_mantissa_reg_n_0_[281]\,
      R => '0'
    );
\sum_mantissa_reg[282]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(282),
      Q => \sum_mantissa_reg_n_0_[282]\,
      R => '0'
    );
\sum_mantissa_reg[283]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(283),
      Q => \sum_mantissa_reg_n_0_[283]\,
      R => '0'
    );
\sum_mantissa_reg[283]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[279]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[283]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[283]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[283]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[283]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[283]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[283]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[283]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[283]_i_3_n_7\,
      S(3) => \sum_mantissa[283]_i_4_n_0\,
      S(2) => \sum_mantissa[283]_i_5_n_0\,
      S(1) => \sum_mantissa[283]_i_6_n_0\,
      S(0) => \sum_mantissa[283]_i_7_n_0\
    );
\sum_mantissa_reg[284]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(284),
      Q => \sum_mantissa_reg_n_0_[284]\,
      R => '0'
    );
\sum_mantissa_reg[285]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(285),
      Q => \sum_mantissa_reg_n_0_[285]\,
      R => '0'
    );
\sum_mantissa_reg[286]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(286),
      Q => \sum_mantissa_reg_n_0_[286]\,
      R => '0'
    );
\sum_mantissa_reg[287]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(287),
      Q => \sum_mantissa_reg_n_0_[287]\,
      R => '0'
    );
\sum_mantissa_reg[287]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[283]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[287]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[287]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[287]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[287]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[287]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[287]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[287]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[287]_i_3_n_7\,
      S(3) => \sum_mantissa[287]_i_4_n_0\,
      S(2) => \sum_mantissa[287]_i_5_n_0\,
      S(1) => \sum_mantissa[287]_i_6_n_0\,
      S(0) => \sum_mantissa[287]_i_7_n_0\
    );
\sum_mantissa_reg[288]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(288),
      Q => \sum_mantissa_reg_n_0_[288]\,
      R => '0'
    );
\sum_mantissa_reg[289]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(289),
      Q => \sum_mantissa_reg_n_0_[289]\,
      R => '0'
    );
\sum_mantissa_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(28),
      Q => \sum_mantissa_reg_n_0_[28]\,
      R => '0'
    );
\sum_mantissa_reg[290]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(290),
      Q => \sum_mantissa_reg_n_0_[290]\,
      R => '0'
    );
\sum_mantissa_reg[291]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(291),
      Q => \sum_mantissa_reg_n_0_[291]\,
      R => '0'
    );
\sum_mantissa_reg[291]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[287]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[291]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[291]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[291]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[291]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[291]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[291]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[291]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[291]_i_3_n_7\,
      S(3) => \sum_mantissa[291]_i_4_n_0\,
      S(2) => \sum_mantissa[291]_i_5_n_0\,
      S(1) => \sum_mantissa[291]_i_6_n_0\,
      S(0) => \sum_mantissa[291]_i_7_n_0\
    );
\sum_mantissa_reg[292]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(292),
      Q => \sum_mantissa_reg_n_0_[292]\,
      R => '0'
    );
\sum_mantissa_reg[293]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(293),
      Q => \sum_mantissa_reg_n_0_[293]\,
      R => '0'
    );
\sum_mantissa_reg[294]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(294),
      Q => \sum_mantissa_reg_n_0_[294]\,
      R => '0'
    );
\sum_mantissa_reg[295]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(295),
      Q => \sum_mantissa_reg_n_0_[295]\,
      R => '0'
    );
\sum_mantissa_reg[295]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[291]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[295]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[295]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[295]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[295]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[295]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[295]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[295]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[295]_i_3_n_7\,
      S(3) => \sum_mantissa[295]_i_4_n_0\,
      S(2) => \sum_mantissa[295]_i_5_n_0\,
      S(1) => \sum_mantissa[295]_i_6_n_0\,
      S(0) => \sum_mantissa[295]_i_7_n_0\
    );
\sum_mantissa_reg[296]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(296),
      Q => \sum_mantissa_reg_n_0_[296]\,
      R => '0'
    );
\sum_mantissa_reg[297]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(297),
      Q => \sum_mantissa_reg_n_0_[297]\,
      R => '0'
    );
\sum_mantissa_reg[298]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(298),
      Q => \sum_mantissa_reg_n_0_[298]\,
      R => '0'
    );
\sum_mantissa_reg[299]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(299),
      Q => \sum_mantissa_reg_n_0_[299]\,
      R => '0'
    );
\sum_mantissa_reg[299]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[295]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[299]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[299]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[299]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[299]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[299]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[299]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[299]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[299]_i_3_n_7\,
      S(3) => \sum_mantissa[299]_i_4_n_0\,
      S(2) => \sum_mantissa[299]_i_5_n_0\,
      S(1) => \sum_mantissa[299]_i_6_n_0\,
      S(0) => \sum_mantissa[299]_i_7_n_0\
    );
\sum_mantissa_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(29),
      Q => \sum_mantissa_reg_n_0_[29]\,
      R => '0'
    );
\sum_mantissa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(2),
      Q => \sum_mantissa_reg_n_0_[2]\,
      R => '0'
    );
\sum_mantissa_reg[300]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(300),
      Q => \sum_mantissa_reg_n_0_[300]\,
      R => '0'
    );
\sum_mantissa_reg[301]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(301),
      Q => \sum_mantissa_reg_n_0_[301]\,
      R => '0'
    );
\sum_mantissa_reg[302]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(302),
      Q => \sum_mantissa_reg_n_0_[302]\,
      R => '0'
    );
\sum_mantissa_reg[303]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(303),
      Q => \sum_mantissa_reg_n_0_[303]\,
      R => '0'
    );
\sum_mantissa_reg[303]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[299]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[303]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[303]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[303]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[303]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[303]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[303]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[303]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[303]_i_3_n_7\,
      S(3) => \sum_mantissa[303]_i_4_n_0\,
      S(2) => \sum_mantissa[303]_i_5_n_0\,
      S(1) => \sum_mantissa[303]_i_6_n_0\,
      S(0) => \sum_mantissa[303]_i_7_n_0\
    );
\sum_mantissa_reg[304]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(304),
      Q => \sum_mantissa_reg_n_0_[304]\,
      R => '0'
    );
\sum_mantissa_reg[305]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(305),
      Q => \sum_mantissa_reg_n_0_[305]\,
      R => '0'
    );
\sum_mantissa_reg[306]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(306),
      Q => \sum_mantissa_reg_n_0_[306]\,
      R => '0'
    );
\sum_mantissa_reg[307]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(307),
      Q => \sum_mantissa_reg_n_0_[307]\,
      R => '0'
    );
\sum_mantissa_reg[307]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[303]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[307]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[307]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[307]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[307]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[307]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[307]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[307]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[307]_i_3_n_7\,
      S(3) => \sum_mantissa[307]_i_4_n_0\,
      S(2) => \sum_mantissa[307]_i_5_n_0\,
      S(1) => \sum_mantissa[307]_i_6_n_0\,
      S(0) => \sum_mantissa[307]_i_7_n_0\
    );
\sum_mantissa_reg[308]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(308),
      Q => \sum_mantissa_reg_n_0_[308]\,
      R => '0'
    );
\sum_mantissa_reg[309]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(309),
      Q => \sum_mantissa_reg_n_0_[309]\,
      R => '0'
    );
\sum_mantissa_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(30),
      Q => \sum_mantissa_reg_n_0_[30]\,
      R => '0'
    );
\sum_mantissa_reg[310]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(310),
      Q => \sum_mantissa_reg_n_0_[310]\,
      R => '0'
    );
\sum_mantissa_reg[311]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(311),
      Q => \sum_mantissa_reg_n_0_[311]\,
      R => '0'
    );
\sum_mantissa_reg[311]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[307]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[311]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[311]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[311]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[311]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[311]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[311]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[311]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[311]_i_3_n_7\,
      S(3) => \sum_mantissa[311]_i_4_n_0\,
      S(2) => \sum_mantissa[311]_i_5_n_0\,
      S(1) => \sum_mantissa[311]_i_6_n_0\,
      S(0) => \sum_mantissa[311]_i_7_n_0\
    );
\sum_mantissa_reg[312]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(312),
      Q => \sum_mantissa_reg_n_0_[312]\,
      R => '0'
    );
\sum_mantissa_reg[313]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(313),
      Q => \sum_mantissa_reg_n_0_[313]\,
      R => '0'
    );
\sum_mantissa_reg[314]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(314),
      Q => \sum_mantissa_reg_n_0_[314]\,
      R => '0'
    );
\sum_mantissa_reg[315]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(315),
      Q => \sum_mantissa_reg_n_0_[315]\,
      R => '0'
    );
\sum_mantissa_reg[315]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[311]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[315]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[315]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[315]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[315]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[315]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[315]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[315]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[315]_i_3_n_7\,
      S(3) => \sum_mantissa[315]_i_4_n_0\,
      S(2) => \sum_mantissa[315]_i_5_n_0\,
      S(1) => \sum_mantissa[315]_i_6_n_0\,
      S(0) => \sum_mantissa[315]_i_7_n_0\
    );
\sum_mantissa_reg[316]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(316),
      Q => \sum_mantissa_reg_n_0_[316]\,
      R => '0'
    );
\sum_mantissa_reg[317]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(317),
      Q => \sum_mantissa_reg_n_0_[317]\,
      R => '0'
    );
\sum_mantissa_reg[318]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(318),
      Q => \sum_mantissa_reg_n_0_[318]\,
      R => '0'
    );
\sum_mantissa_reg[319]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(319),
      Q => \sum_mantissa_reg_n_0_[319]\,
      R => '0'
    );
\sum_mantissa_reg[319]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[315]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[319]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[319]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[319]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[319]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[319]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[319]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[319]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[319]_i_3_n_7\,
      S(3) => \sum_mantissa[319]_i_4_n_0\,
      S(2) => \sum_mantissa[319]_i_5_n_0\,
      S(1) => \sum_mantissa[319]_i_6_n_0\,
      S(0) => \sum_mantissa[319]_i_7_n_0\
    );
\sum_mantissa_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(31),
      Q => \sum_mantissa_reg_n_0_[31]\,
      R => '0'
    );
\sum_mantissa_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[27]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[31]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[31]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[31]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[31]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[31]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[31]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[31]_i_3_n_7\,
      S(3) => \sum_mantissa[31]_i_4_n_0\,
      S(2) => \sum_mantissa[31]_i_5_n_0\,
      S(1) => \sum_mantissa[31]_i_6_n_0\,
      S(0) => \sum_mantissa[31]_i_7_n_0\
    );
\sum_mantissa_reg[320]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(320),
      Q => \sum_mantissa_reg_n_0_[320]\,
      R => '0'
    );
\sum_mantissa_reg[321]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(321),
      Q => \sum_mantissa_reg_n_0_[321]\,
      R => '0'
    );
\sum_mantissa_reg[322]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(322),
      Q => \sum_mantissa_reg_n_0_[322]\,
      R => '0'
    );
\sum_mantissa_reg[323]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(323),
      Q => \sum_mantissa_reg_n_0_[323]\,
      R => '0'
    );
\sum_mantissa_reg[323]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[319]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[323]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[323]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[323]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[323]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[323]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[323]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[323]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[323]_i_3_n_7\,
      S(3) => \sum_mantissa[323]_i_4_n_0\,
      S(2) => \sum_mantissa[323]_i_5_n_0\,
      S(1) => \sum_mantissa[323]_i_6_n_0\,
      S(0) => \sum_mantissa[323]_i_7_n_0\
    );
\sum_mantissa_reg[324]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(324),
      Q => \sum_mantissa_reg_n_0_[324]\,
      R => '0'
    );
\sum_mantissa_reg[325]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(325),
      Q => \sum_mantissa_reg_n_0_[325]\,
      R => '0'
    );
\sum_mantissa_reg[326]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(326),
      Q => \sum_mantissa_reg_n_0_[326]\,
      R => '0'
    );
\sum_mantissa_reg[327]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(327),
      Q => \sum_mantissa_reg_n_0_[327]\,
      R => '0'
    );
\sum_mantissa_reg[327]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[323]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[327]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[327]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[327]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[327]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[327]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[327]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[327]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[327]_i_3_n_7\,
      S(3) => \sum_mantissa[327]_i_4_n_0\,
      S(2) => \sum_mantissa[327]_i_5_n_0\,
      S(1) => \sum_mantissa[327]_i_6_n_0\,
      S(0) => \sum_mantissa[327]_i_7_n_0\
    );
\sum_mantissa_reg[328]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(328),
      Q => \sum_mantissa_reg_n_0_[328]\,
      R => '0'
    );
\sum_mantissa_reg[329]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(329),
      Q => \sum_mantissa_reg_n_0_[329]\,
      R => '0'
    );
\sum_mantissa_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(32),
      Q => \sum_mantissa_reg_n_0_[32]\,
      R => '0'
    );
\sum_mantissa_reg[330]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(330),
      Q => \sum_mantissa_reg_n_0_[330]\,
      R => '0'
    );
\sum_mantissa_reg[331]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(331),
      Q => \sum_mantissa_reg_n_0_[331]\,
      R => '0'
    );
\sum_mantissa_reg[331]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[327]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[331]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[331]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[331]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[331]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[331]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[331]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[331]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[331]_i_3_n_7\,
      S(3) => \sum_mantissa[331]_i_4_n_0\,
      S(2) => \sum_mantissa[331]_i_5_n_0\,
      S(1) => \sum_mantissa[331]_i_6_n_0\,
      S(0) => \sum_mantissa[331]_i_7_n_0\
    );
\sum_mantissa_reg[332]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(332),
      Q => \sum_mantissa_reg_n_0_[332]\,
      R => '0'
    );
\sum_mantissa_reg[333]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(333),
      Q => \sum_mantissa_reg_n_0_[333]\,
      R => '0'
    );
\sum_mantissa_reg[334]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(334),
      Q => \sum_mantissa_reg_n_0_[334]\,
      R => '0'
    );
\sum_mantissa_reg[335]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(335),
      Q => \sum_mantissa_reg_n_0_[335]\,
      R => '0'
    );
\sum_mantissa_reg[335]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[331]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[335]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[335]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[335]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[335]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[335]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[335]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[335]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[335]_i_3_n_7\,
      S(3) => \sum_mantissa[335]_i_4_n_0\,
      S(2) => \sum_mantissa[335]_i_5_n_0\,
      S(1) => \sum_mantissa[335]_i_6_n_0\,
      S(0) => \sum_mantissa[335]_i_7_n_0\
    );
\sum_mantissa_reg[336]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(336),
      Q => \sum_mantissa_reg_n_0_[336]\,
      R => '0'
    );
\sum_mantissa_reg[337]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(337),
      Q => \sum_mantissa_reg_n_0_[337]\,
      R => '0'
    );
\sum_mantissa_reg[338]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(338),
      Q => \sum_mantissa_reg_n_0_[338]\,
      R => '0'
    );
\sum_mantissa_reg[339]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(339),
      Q => \sum_mantissa_reg_n_0_[339]\,
      R => '0'
    );
\sum_mantissa_reg[339]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[335]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[339]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[339]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[339]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[339]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[339]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[339]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[339]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[339]_i_3_n_7\,
      S(3) => \sum_mantissa[339]_i_4_n_0\,
      S(2) => \sum_mantissa[339]_i_5_n_0\,
      S(1) => \sum_mantissa[339]_i_6_n_0\,
      S(0) => \sum_mantissa[339]_i_7_n_0\
    );
\sum_mantissa_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(33),
      Q => \sum_mantissa_reg_n_0_[33]\,
      R => '0'
    );
\sum_mantissa_reg[340]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(340),
      Q => \sum_mantissa_reg_n_0_[340]\,
      R => '0'
    );
\sum_mantissa_reg[341]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(341),
      Q => \sum_mantissa_reg_n_0_[341]\,
      R => '0'
    );
\sum_mantissa_reg[342]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(342),
      Q => \sum_mantissa_reg_n_0_[342]\,
      R => '0'
    );
\sum_mantissa_reg[343]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(343),
      Q => \sum_mantissa_reg_n_0_[343]\,
      R => '0'
    );
\sum_mantissa_reg[343]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[339]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[343]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[343]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[343]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[343]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[343]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[343]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[343]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[343]_i_3_n_7\,
      S(3) => \sum_mantissa[343]_i_4_n_0\,
      S(2) => \sum_mantissa[343]_i_5_n_0\,
      S(1) => \sum_mantissa[343]_i_6_n_0\,
      S(0) => \sum_mantissa[343]_i_7_n_0\
    );
\sum_mantissa_reg[344]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(344),
      Q => \sum_mantissa_reg_n_0_[344]\,
      R => '0'
    );
\sum_mantissa_reg[345]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(345),
      Q => \sum_mantissa_reg_n_0_[345]\,
      R => '0'
    );
\sum_mantissa_reg[346]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(346),
      Q => \sum_mantissa_reg_n_0_[346]\,
      R => '0'
    );
\sum_mantissa_reg[347]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(347),
      Q => \sum_mantissa_reg_n_0_[347]\,
      R => '0'
    );
\sum_mantissa_reg[347]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[343]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[347]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[347]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[347]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[347]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[347]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[347]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[347]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[347]_i_3_n_7\,
      S(3) => \sum_mantissa[347]_i_4_n_0\,
      S(2) => \sum_mantissa[347]_i_5_n_0\,
      S(1) => \sum_mantissa[347]_i_6_n_0\,
      S(0) => \sum_mantissa[347]_i_7_n_0\
    );
\sum_mantissa_reg[348]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(348),
      Q => \sum_mantissa_reg_n_0_[348]\,
      R => '0'
    );
\sum_mantissa_reg[349]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(349),
      Q => \sum_mantissa_reg_n_0_[349]\,
      R => '0'
    );
\sum_mantissa_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(34),
      Q => \sum_mantissa_reg_n_0_[34]\,
      R => '0'
    );
\sum_mantissa_reg[350]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(350),
      Q => \sum_mantissa_reg_n_0_[350]\,
      R => '0'
    );
\sum_mantissa_reg[351]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(351),
      Q => \sum_mantissa_reg_n_0_[351]\,
      R => '0'
    );
\sum_mantissa_reg[351]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[347]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[351]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[351]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[351]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[351]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[351]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[351]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[351]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[351]_i_3_n_7\,
      S(3) => \sum_mantissa[351]_i_4_n_0\,
      S(2) => \sum_mantissa[351]_i_5_n_0\,
      S(1) => \sum_mantissa[351]_i_6_n_0\,
      S(0) => \sum_mantissa[351]_i_7_n_0\
    );
\sum_mantissa_reg[352]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(352),
      Q => \sum_mantissa_reg_n_0_[352]\,
      R => '0'
    );
\sum_mantissa_reg[353]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(353),
      Q => \sum_mantissa_reg_n_0_[353]\,
      R => '0'
    );
\sum_mantissa_reg[354]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(354),
      Q => \sum_mantissa_reg_n_0_[354]\,
      R => '0'
    );
\sum_mantissa_reg[355]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(355),
      Q => \sum_mantissa_reg_n_0_[355]\,
      R => '0'
    );
\sum_mantissa_reg[355]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[351]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[355]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[355]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[355]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[355]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[355]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[355]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[355]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[355]_i_3_n_7\,
      S(3) => \sum_mantissa[355]_i_4_n_0\,
      S(2) => \sum_mantissa[355]_i_5_n_0\,
      S(1) => \sum_mantissa[355]_i_6_n_0\,
      S(0) => \sum_mantissa[355]_i_7_n_0\
    );
\sum_mantissa_reg[356]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(356),
      Q => \sum_mantissa_reg_n_0_[356]\,
      R => '0'
    );
\sum_mantissa_reg[357]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(357),
      Q => \sum_mantissa_reg_n_0_[357]\,
      R => '0'
    );
\sum_mantissa_reg[358]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(358),
      Q => \sum_mantissa_reg_n_0_[358]\,
      R => '0'
    );
\sum_mantissa_reg[359]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(359),
      Q => \sum_mantissa_reg_n_0_[359]\,
      R => '0'
    );
\sum_mantissa_reg[359]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[355]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[359]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[359]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[359]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[359]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[359]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[359]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[359]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[359]_i_3_n_7\,
      S(3) => \sum_mantissa[359]_i_4_n_0\,
      S(2) => \sum_mantissa[359]_i_5_n_0\,
      S(1) => \sum_mantissa[359]_i_6_n_0\,
      S(0) => \sum_mantissa[359]_i_7_n_0\
    );
\sum_mantissa_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(35),
      Q => \sum_mantissa_reg_n_0_[35]\,
      R => '0'
    );
\sum_mantissa_reg[35]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[31]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[35]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[35]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[35]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[35]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[35]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[35]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[35]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[35]_i_3_n_7\,
      S(3) => \sum_mantissa[35]_i_4_n_0\,
      S(2) => \sum_mantissa[35]_i_5_n_0\,
      S(1) => \sum_mantissa[35]_i_6_n_0\,
      S(0) => \sum_mantissa[35]_i_7_n_0\
    );
\sum_mantissa_reg[360]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(360),
      Q => \sum_mantissa_reg_n_0_[360]\,
      R => '0'
    );
\sum_mantissa_reg[361]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(361),
      Q => \sum_mantissa_reg_n_0_[361]\,
      R => '0'
    );
\sum_mantissa_reg[362]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(362),
      Q => \sum_mantissa_reg_n_0_[362]\,
      R => '0'
    );
\sum_mantissa_reg[363]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(363),
      Q => \sum_mantissa_reg_n_0_[363]\,
      R => '0'
    );
\sum_mantissa_reg[363]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[359]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[363]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[363]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[363]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[363]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[363]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[363]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[363]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[363]_i_3_n_7\,
      S(3) => \sum_mantissa[363]_i_4_n_0\,
      S(2) => \sum_mantissa[363]_i_5_n_0\,
      S(1) => \sum_mantissa[363]_i_6_n_0\,
      S(0) => \sum_mantissa[363]_i_7_n_0\
    );
\sum_mantissa_reg[364]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(364),
      Q => \sum_mantissa_reg_n_0_[364]\,
      R => '0'
    );
\sum_mantissa_reg[365]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(365),
      Q => \sum_mantissa_reg_n_0_[365]\,
      R => '0'
    );
\sum_mantissa_reg[366]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(366),
      Q => \sum_mantissa_reg_n_0_[366]\,
      R => '0'
    );
\sum_mantissa_reg[367]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(367),
      Q => \sum_mantissa_reg_n_0_[367]\,
      R => '0'
    );
\sum_mantissa_reg[367]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[363]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[367]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[367]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[367]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[367]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[367]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[367]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[367]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[367]_i_3_n_7\,
      S(3) => \sum_mantissa[367]_i_4_n_0\,
      S(2) => \sum_mantissa[367]_i_5_n_0\,
      S(1) => \sum_mantissa[367]_i_6_n_0\,
      S(0) => \sum_mantissa[367]_i_7_n_0\
    );
\sum_mantissa_reg[368]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(368),
      Q => \sum_mantissa_reg_n_0_[368]\,
      R => '0'
    );
\sum_mantissa_reg[369]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(369),
      Q => \sum_mantissa_reg_n_0_[369]\,
      R => '0'
    );
\sum_mantissa_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(36),
      Q => \sum_mantissa_reg_n_0_[36]\,
      R => '0'
    );
\sum_mantissa_reg[370]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(370),
      Q => \sum_mantissa_reg_n_0_[370]\,
      R => '0'
    );
\sum_mantissa_reg[371]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(371),
      Q => \sum_mantissa_reg_n_0_[371]\,
      R => '0'
    );
\sum_mantissa_reg[371]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[367]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[371]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[371]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[371]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[371]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[371]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[371]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[371]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[371]_i_3_n_7\,
      S(3) => \sum_mantissa[371]_i_4_n_0\,
      S(2) => \sum_mantissa[371]_i_5_n_0\,
      S(1) => \sum_mantissa[371]_i_6_n_0\,
      S(0) => \sum_mantissa[371]_i_7_n_0\
    );
\sum_mantissa_reg[372]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(372),
      Q => \sum_mantissa_reg_n_0_[372]\,
      R => '0'
    );
\sum_mantissa_reg[373]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(373),
      Q => \sum_mantissa_reg_n_0_[373]\,
      R => '0'
    );
\sum_mantissa_reg[374]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(374),
      Q => \sum_mantissa_reg_n_0_[374]\,
      R => '0'
    );
\sum_mantissa_reg[375]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(375),
      Q => \sum_mantissa_reg_n_0_[375]\,
      R => '0'
    );
\sum_mantissa_reg[375]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[371]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[375]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[375]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[375]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[375]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[375]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[375]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[375]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[375]_i_3_n_7\,
      S(3) => \sum_mantissa[375]_i_4_n_0\,
      S(2) => \sum_mantissa[375]_i_5_n_0\,
      S(1) => \sum_mantissa[375]_i_6_n_0\,
      S(0) => \sum_mantissa[375]_i_7_n_0\
    );
\sum_mantissa_reg[376]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(376),
      Q => \sum_mantissa_reg_n_0_[376]\,
      R => '0'
    );
\sum_mantissa_reg[377]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(377),
      Q => \sum_mantissa_reg_n_0_[377]\,
      R => '0'
    );
\sum_mantissa_reg[378]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(378),
      Q => \sum_mantissa_reg_n_0_[378]\,
      R => '0'
    );
\sum_mantissa_reg[379]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(379),
      Q => \sum_mantissa_reg_n_0_[379]\,
      R => '0'
    );
\sum_mantissa_reg[379]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[375]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[379]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[379]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[379]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[379]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[379]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[379]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[379]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[379]_i_3_n_7\,
      S(3) => \sum_mantissa[379]_i_4_n_0\,
      S(2) => \sum_mantissa[379]_i_5_n_0\,
      S(1) => \sum_mantissa[379]_i_6_n_0\,
      S(0) => \sum_mantissa[379]_i_7_n_0\
    );
\sum_mantissa_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(37),
      Q => \sum_mantissa_reg_n_0_[37]\,
      R => '0'
    );
\sum_mantissa_reg[380]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(380),
      Q => \sum_mantissa_reg_n_0_[380]\,
      R => '0'
    );
\sum_mantissa_reg[381]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(381),
      Q => \sum_mantissa_reg_n_0_[381]\,
      R => '0'
    );
\sum_mantissa_reg[382]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(382),
      Q => \sum_mantissa_reg_n_0_[382]\,
      R => '0'
    );
\sum_mantissa_reg[383]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(383),
      Q => \sum_mantissa_reg_n_0_[383]\,
      R => '0'
    );
\sum_mantissa_reg[383]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[379]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[383]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[383]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[383]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[383]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[383]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[383]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[383]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[383]_i_3_n_7\,
      S(3) => \sum_mantissa[383]_i_4_n_0\,
      S(2) => \sum_mantissa[383]_i_5_n_0\,
      S(1) => \sum_mantissa[383]_i_6_n_0\,
      S(0) => \sum_mantissa[383]_i_7_n_0\
    );
\sum_mantissa_reg[384]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(384),
      Q => \sum_mantissa_reg_n_0_[384]\,
      R => '0'
    );
\sum_mantissa_reg[385]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(385),
      Q => \sum_mantissa_reg_n_0_[385]\,
      R => '0'
    );
\sum_mantissa_reg[386]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(386),
      Q => \sum_mantissa_reg_n_0_[386]\,
      R => '0'
    );
\sum_mantissa_reg[387]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(387),
      Q => \sum_mantissa_reg_n_0_[387]\,
      R => '0'
    );
\sum_mantissa_reg[387]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[383]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[387]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[387]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[387]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[387]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[387]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[387]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[387]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[387]_i_3_n_7\,
      S(3) => \sum_mantissa[387]_i_4_n_0\,
      S(2) => \sum_mantissa[387]_i_5_n_0\,
      S(1) => \sum_mantissa[387]_i_6_n_0\,
      S(0) => \sum_mantissa[387]_i_7_n_0\
    );
\sum_mantissa_reg[388]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(388),
      Q => \sum_mantissa_reg_n_0_[388]\,
      R => '0'
    );
\sum_mantissa_reg[389]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(389),
      Q => \sum_mantissa_reg_n_0_[389]\,
      R => '0'
    );
\sum_mantissa_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(38),
      Q => \sum_mantissa_reg_n_0_[38]\,
      R => '0'
    );
\sum_mantissa_reg[390]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(390),
      Q => \sum_mantissa_reg_n_0_[390]\,
      R => '0'
    );
\sum_mantissa_reg[391]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(391),
      Q => \sum_mantissa_reg_n_0_[391]\,
      R => '0'
    );
\sum_mantissa_reg[391]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[387]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[391]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[391]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[391]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[391]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[391]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[391]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[391]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[391]_i_3_n_7\,
      S(3) => \sum_mantissa[391]_i_4_n_0\,
      S(2) => \sum_mantissa[391]_i_5_n_0\,
      S(1) => \sum_mantissa[391]_i_6_n_0\,
      S(0) => \sum_mantissa[391]_i_7_n_0\
    );
\sum_mantissa_reg[392]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(392),
      Q => \sum_mantissa_reg_n_0_[392]\,
      R => '0'
    );
\sum_mantissa_reg[393]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(393),
      Q => \sum_mantissa_reg_n_0_[393]\,
      R => '0'
    );
\sum_mantissa_reg[394]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(394),
      Q => \sum_mantissa_reg_n_0_[394]\,
      R => '0'
    );
\sum_mantissa_reg[395]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(395),
      Q => \sum_mantissa_reg_n_0_[395]\,
      R => '0'
    );
\sum_mantissa_reg[395]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[391]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[395]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[395]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[395]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[395]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[395]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[395]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[395]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[395]_i_3_n_7\,
      S(3) => \sum_mantissa[395]_i_4_n_0\,
      S(2) => \sum_mantissa[395]_i_5_n_0\,
      S(1) => \sum_mantissa[395]_i_6_n_0\,
      S(0) => \sum_mantissa[395]_i_7_n_0\
    );
\sum_mantissa_reg[396]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(396),
      Q => \sum_mantissa_reg_n_0_[396]\,
      R => '0'
    );
\sum_mantissa_reg[397]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(397),
      Q => \sum_mantissa_reg_n_0_[397]\,
      R => '0'
    );
\sum_mantissa_reg[398]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(398),
      Q => \sum_mantissa_reg_n_0_[398]\,
      R => '0'
    );
\sum_mantissa_reg[399]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(399),
      Q => \sum_mantissa_reg_n_0_[399]\,
      R => '0'
    );
\sum_mantissa_reg[399]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[395]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[399]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[399]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[399]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[399]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[399]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[399]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[399]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[399]_i_3_n_7\,
      S(3) => \sum_mantissa[399]_i_4_n_0\,
      S(2) => \sum_mantissa[399]_i_5_n_0\,
      S(1) => \sum_mantissa[399]_i_6_n_0\,
      S(0) => \sum_mantissa[399]_i_7_n_0\
    );
\sum_mantissa_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(39),
      Q => \sum_mantissa_reg_n_0_[39]\,
      R => '0'
    );
\sum_mantissa_reg[39]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[35]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[39]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[39]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[39]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[39]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[39]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[39]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[39]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[39]_i_3_n_7\,
      S(3) => \sum_mantissa[39]_i_4_n_0\,
      S(2) => \sum_mantissa[39]_i_5_n_0\,
      S(1) => \sum_mantissa[39]_i_6_n_0\,
      S(0) => \sum_mantissa[39]_i_7_n_0\
    );
\sum_mantissa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(3),
      Q => \sum_mantissa_reg_n_0_[3]\,
      R => '0'
    );
\sum_mantissa_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_mantissa_reg[3]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[3]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[3]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[3]_i_3_n_3\,
      CYINIT => p_3_out(1047),
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[3]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[3]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[3]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[3]_i_3_n_7\,
      S(3) => \sum_mantissa[3]_i_5_n_0\,
      S(2) => \sum_mantissa[3]_i_6_n_0\,
      S(1) => \sum_mantissa[3]_i_7_n_0\,
      S(0) => \sum_mantissa[3]_i_8_n_0\
    );
\sum_mantissa_reg[400]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(400),
      Q => \sum_mantissa_reg_n_0_[400]\,
      R => '0'
    );
\sum_mantissa_reg[401]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(401),
      Q => \sum_mantissa_reg_n_0_[401]\,
      R => '0'
    );
\sum_mantissa_reg[402]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(402),
      Q => \sum_mantissa_reg_n_0_[402]\,
      R => '0'
    );
\sum_mantissa_reg[403]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(403),
      Q => \sum_mantissa_reg_n_0_[403]\,
      R => '0'
    );
\sum_mantissa_reg[403]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[399]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[403]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[403]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[403]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[403]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[403]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[403]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[403]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[403]_i_3_n_7\,
      S(3) => \sum_mantissa[403]_i_4_n_0\,
      S(2) => \sum_mantissa[403]_i_5_n_0\,
      S(1) => \sum_mantissa[403]_i_6_n_0\,
      S(0) => \sum_mantissa[403]_i_7_n_0\
    );
\sum_mantissa_reg[404]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(404),
      Q => \sum_mantissa_reg_n_0_[404]\,
      R => '0'
    );
\sum_mantissa_reg[405]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(405),
      Q => \sum_mantissa_reg_n_0_[405]\,
      R => '0'
    );
\sum_mantissa_reg[406]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(406),
      Q => \sum_mantissa_reg_n_0_[406]\,
      R => '0'
    );
\sum_mantissa_reg[407]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(407),
      Q => \sum_mantissa_reg_n_0_[407]\,
      R => '0'
    );
\sum_mantissa_reg[407]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[403]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[407]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[407]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[407]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[407]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[407]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[407]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[407]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[407]_i_3_n_7\,
      S(3) => \sum_mantissa[407]_i_4_n_0\,
      S(2) => \sum_mantissa[407]_i_5_n_0\,
      S(1) => \sum_mantissa[407]_i_6_n_0\,
      S(0) => \sum_mantissa[407]_i_7_n_0\
    );
\sum_mantissa_reg[408]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(408),
      Q => \sum_mantissa_reg_n_0_[408]\,
      R => '0'
    );
\sum_mantissa_reg[409]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(409),
      Q => \sum_mantissa_reg_n_0_[409]\,
      R => '0'
    );
\sum_mantissa_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(40),
      Q => \sum_mantissa_reg_n_0_[40]\,
      R => '0'
    );
\sum_mantissa_reg[410]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(410),
      Q => \sum_mantissa_reg_n_0_[410]\,
      R => '0'
    );
\sum_mantissa_reg[411]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(411),
      Q => \sum_mantissa_reg_n_0_[411]\,
      R => '0'
    );
\sum_mantissa_reg[411]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[407]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[411]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[411]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[411]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[411]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[411]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[411]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[411]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[411]_i_3_n_7\,
      S(3) => \sum_mantissa[411]_i_4_n_0\,
      S(2) => \sum_mantissa[411]_i_5_n_0\,
      S(1) => \sum_mantissa[411]_i_6_n_0\,
      S(0) => \sum_mantissa[411]_i_7_n_0\
    );
\sum_mantissa_reg[412]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(412),
      Q => \sum_mantissa_reg_n_0_[412]\,
      R => '0'
    );
\sum_mantissa_reg[413]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(413),
      Q => \sum_mantissa_reg_n_0_[413]\,
      R => '0'
    );
\sum_mantissa_reg[414]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(414),
      Q => \sum_mantissa_reg_n_0_[414]\,
      R => '0'
    );
\sum_mantissa_reg[415]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(415),
      Q => \sum_mantissa_reg_n_0_[415]\,
      R => '0'
    );
\sum_mantissa_reg[415]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[411]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[415]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[415]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[415]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[415]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[415]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[415]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[415]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[415]_i_3_n_7\,
      S(3) => \sum_mantissa[415]_i_4_n_0\,
      S(2) => \sum_mantissa[415]_i_5_n_0\,
      S(1) => \sum_mantissa[415]_i_6_n_0\,
      S(0) => \sum_mantissa[415]_i_7_n_0\
    );
\sum_mantissa_reg[416]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(416),
      Q => \sum_mantissa_reg_n_0_[416]\,
      R => '0'
    );
\sum_mantissa_reg[417]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(417),
      Q => \sum_mantissa_reg_n_0_[417]\,
      R => '0'
    );
\sum_mantissa_reg[418]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(418),
      Q => \sum_mantissa_reg_n_0_[418]\,
      R => '0'
    );
\sum_mantissa_reg[419]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(419),
      Q => \sum_mantissa_reg_n_0_[419]\,
      R => '0'
    );
\sum_mantissa_reg[419]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[415]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[419]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[419]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[419]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[419]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[419]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[419]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[419]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[419]_i_3_n_7\,
      S(3) => \sum_mantissa[419]_i_4_n_0\,
      S(2) => \sum_mantissa[419]_i_5_n_0\,
      S(1) => \sum_mantissa[419]_i_6_n_0\,
      S(0) => \sum_mantissa[419]_i_7_n_0\
    );
\sum_mantissa_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(41),
      Q => \sum_mantissa_reg_n_0_[41]\,
      R => '0'
    );
\sum_mantissa_reg[420]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(420),
      Q => \sum_mantissa_reg_n_0_[420]\,
      R => '0'
    );
\sum_mantissa_reg[421]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(421),
      Q => \sum_mantissa_reg_n_0_[421]\,
      R => '0'
    );
\sum_mantissa_reg[422]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(422),
      Q => \sum_mantissa_reg_n_0_[422]\,
      R => '0'
    );
\sum_mantissa_reg[423]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(423),
      Q => \sum_mantissa_reg_n_0_[423]\,
      R => '0'
    );
\sum_mantissa_reg[423]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[419]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[423]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[423]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[423]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[423]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[423]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[423]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[423]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[423]_i_3_n_7\,
      S(3) => \sum_mantissa[423]_i_4_n_0\,
      S(2) => \sum_mantissa[423]_i_5_n_0\,
      S(1) => \sum_mantissa[423]_i_6_n_0\,
      S(0) => \sum_mantissa[423]_i_7_n_0\
    );
\sum_mantissa_reg[424]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(424),
      Q => \sum_mantissa_reg_n_0_[424]\,
      R => '0'
    );
\sum_mantissa_reg[425]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(425),
      Q => \sum_mantissa_reg_n_0_[425]\,
      R => '0'
    );
\sum_mantissa_reg[426]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(426),
      Q => \sum_mantissa_reg_n_0_[426]\,
      R => '0'
    );
\sum_mantissa_reg[427]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(427),
      Q => \sum_mantissa_reg_n_0_[427]\,
      R => '0'
    );
\sum_mantissa_reg[427]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[423]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[427]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[427]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[427]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[427]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[427]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[427]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[427]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[427]_i_3_n_7\,
      S(3) => \sum_mantissa[427]_i_4_n_0\,
      S(2) => \sum_mantissa[427]_i_5_n_0\,
      S(1) => \sum_mantissa[427]_i_6_n_0\,
      S(0) => \sum_mantissa[427]_i_7_n_0\
    );
\sum_mantissa_reg[428]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(428),
      Q => \sum_mantissa_reg_n_0_[428]\,
      R => '0'
    );
\sum_mantissa_reg[429]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(429),
      Q => \sum_mantissa_reg_n_0_[429]\,
      R => '0'
    );
\sum_mantissa_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(42),
      Q => \sum_mantissa_reg_n_0_[42]\,
      R => '0'
    );
\sum_mantissa_reg[430]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(430),
      Q => \sum_mantissa_reg_n_0_[430]\,
      R => '0'
    );
\sum_mantissa_reg[431]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(431),
      Q => \sum_mantissa_reg_n_0_[431]\,
      R => '0'
    );
\sum_mantissa_reg[431]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[427]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[431]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[431]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[431]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[431]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[431]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[431]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[431]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[431]_i_3_n_7\,
      S(3) => \sum_mantissa[431]_i_4_n_0\,
      S(2) => \sum_mantissa[431]_i_5_n_0\,
      S(1) => \sum_mantissa[431]_i_6_n_0\,
      S(0) => \sum_mantissa[431]_i_7_n_0\
    );
\sum_mantissa_reg[432]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(432),
      Q => \sum_mantissa_reg_n_0_[432]\,
      R => '0'
    );
\sum_mantissa_reg[433]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(433),
      Q => \sum_mantissa_reg_n_0_[433]\,
      R => '0'
    );
\sum_mantissa_reg[434]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(434),
      Q => \sum_mantissa_reg_n_0_[434]\,
      R => '0'
    );
\sum_mantissa_reg[435]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(435),
      Q => \sum_mantissa_reg_n_0_[435]\,
      R => '0'
    );
\sum_mantissa_reg[435]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[431]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[435]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[435]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[435]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[435]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[435]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[435]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[435]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[435]_i_3_n_7\,
      S(3) => \sum_mantissa[435]_i_4_n_0\,
      S(2) => \sum_mantissa[435]_i_5_n_0\,
      S(1) => \sum_mantissa[435]_i_6_n_0\,
      S(0) => \sum_mantissa[435]_i_7_n_0\
    );
\sum_mantissa_reg[436]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(436),
      Q => \sum_mantissa_reg_n_0_[436]\,
      R => '0'
    );
\sum_mantissa_reg[437]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(437),
      Q => \sum_mantissa_reg_n_0_[437]\,
      R => '0'
    );
\sum_mantissa_reg[438]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(438),
      Q => \sum_mantissa_reg_n_0_[438]\,
      R => '0'
    );
\sum_mantissa_reg[439]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(439),
      Q => \sum_mantissa_reg_n_0_[439]\,
      R => '0'
    );
\sum_mantissa_reg[439]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[435]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[439]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[439]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[439]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[439]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[439]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[439]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[439]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[439]_i_3_n_7\,
      S(3) => \sum_mantissa[439]_i_4_n_0\,
      S(2) => \sum_mantissa[439]_i_5_n_0\,
      S(1) => \sum_mantissa[439]_i_6_n_0\,
      S(0) => \sum_mantissa[439]_i_7_n_0\
    );
\sum_mantissa_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(43),
      Q => \sum_mantissa_reg_n_0_[43]\,
      R => '0'
    );
\sum_mantissa_reg[43]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[39]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[43]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[43]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[43]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[43]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[43]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[43]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[43]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[43]_i_3_n_7\,
      S(3) => \sum_mantissa[43]_i_4_n_0\,
      S(2) => \sum_mantissa[43]_i_5_n_0\,
      S(1) => \sum_mantissa[43]_i_6_n_0\,
      S(0) => \sum_mantissa[43]_i_7_n_0\
    );
\sum_mantissa_reg[440]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(440),
      Q => \sum_mantissa_reg_n_0_[440]\,
      R => '0'
    );
\sum_mantissa_reg[441]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(441),
      Q => \sum_mantissa_reg_n_0_[441]\,
      R => '0'
    );
\sum_mantissa_reg[442]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(442),
      Q => \sum_mantissa_reg_n_0_[442]\,
      R => '0'
    );
\sum_mantissa_reg[443]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(443),
      Q => \sum_mantissa_reg_n_0_[443]\,
      R => '0'
    );
\sum_mantissa_reg[443]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[439]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[443]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[443]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[443]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[443]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[443]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[443]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[443]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[443]_i_3_n_7\,
      S(3) => \sum_mantissa[443]_i_4_n_0\,
      S(2) => \sum_mantissa[443]_i_5_n_0\,
      S(1) => \sum_mantissa[443]_i_6_n_0\,
      S(0) => \sum_mantissa[443]_i_7_n_0\
    );
\sum_mantissa_reg[444]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(444),
      Q => \sum_mantissa_reg_n_0_[444]\,
      R => '0'
    );
\sum_mantissa_reg[445]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(445),
      Q => \sum_mantissa_reg_n_0_[445]\,
      R => '0'
    );
\sum_mantissa_reg[446]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(446),
      Q => \sum_mantissa_reg_n_0_[446]\,
      R => '0'
    );
\sum_mantissa_reg[447]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(447),
      Q => \sum_mantissa_reg_n_0_[447]\,
      R => '0'
    );
\sum_mantissa_reg[447]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[443]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[447]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[447]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[447]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[447]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[447]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[447]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[447]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[447]_i_3_n_7\,
      S(3) => \sum_mantissa[447]_i_4_n_0\,
      S(2) => \sum_mantissa[447]_i_5_n_0\,
      S(1) => \sum_mantissa[447]_i_6_n_0\,
      S(0) => \sum_mantissa[447]_i_7_n_0\
    );
\sum_mantissa_reg[448]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(448),
      Q => \sum_mantissa_reg_n_0_[448]\,
      R => '0'
    );
\sum_mantissa_reg[449]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(449),
      Q => \sum_mantissa_reg_n_0_[449]\,
      R => '0'
    );
\sum_mantissa_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(44),
      Q => \sum_mantissa_reg_n_0_[44]\,
      R => '0'
    );
\sum_mantissa_reg[450]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(450),
      Q => \sum_mantissa_reg_n_0_[450]\,
      R => '0'
    );
\sum_mantissa_reg[451]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(451),
      Q => \sum_mantissa_reg_n_0_[451]\,
      R => '0'
    );
\sum_mantissa_reg[451]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[447]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[451]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[451]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[451]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[451]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[451]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[451]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[451]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[451]_i_3_n_7\,
      S(3) => \sum_mantissa[451]_i_4_n_0\,
      S(2) => \sum_mantissa[451]_i_5_n_0\,
      S(1) => \sum_mantissa[451]_i_6_n_0\,
      S(0) => \sum_mantissa[451]_i_7_n_0\
    );
\sum_mantissa_reg[452]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(452),
      Q => \sum_mantissa_reg_n_0_[452]\,
      R => '0'
    );
\sum_mantissa_reg[453]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(453),
      Q => \sum_mantissa_reg_n_0_[453]\,
      R => '0'
    );
\sum_mantissa_reg[454]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(454),
      Q => \sum_mantissa_reg_n_0_[454]\,
      R => '0'
    );
\sum_mantissa_reg[455]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(455),
      Q => \sum_mantissa_reg_n_0_[455]\,
      R => '0'
    );
\sum_mantissa_reg[455]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[451]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[455]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[455]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[455]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[455]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[455]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[455]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[455]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[455]_i_3_n_7\,
      S(3) => \sum_mantissa[455]_i_4_n_0\,
      S(2) => \sum_mantissa[455]_i_5_n_0\,
      S(1) => \sum_mantissa[455]_i_6_n_0\,
      S(0) => \sum_mantissa[455]_i_7_n_0\
    );
\sum_mantissa_reg[456]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(456),
      Q => \sum_mantissa_reg_n_0_[456]\,
      R => '0'
    );
\sum_mantissa_reg[457]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(457),
      Q => \sum_mantissa_reg_n_0_[457]\,
      R => '0'
    );
\sum_mantissa_reg[458]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(458),
      Q => \sum_mantissa_reg_n_0_[458]\,
      R => '0'
    );
\sum_mantissa_reg[459]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(459),
      Q => \sum_mantissa_reg_n_0_[459]\,
      R => '0'
    );
\sum_mantissa_reg[459]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[455]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[459]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[459]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[459]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[459]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[459]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[459]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[459]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[459]_i_3_n_7\,
      S(3) => \sum_mantissa[459]_i_4_n_0\,
      S(2) => \sum_mantissa[459]_i_5_n_0\,
      S(1) => \sum_mantissa[459]_i_6_n_0\,
      S(0) => \sum_mantissa[459]_i_7_n_0\
    );
\sum_mantissa_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(45),
      Q => \sum_mantissa_reg_n_0_[45]\,
      R => '0'
    );
\sum_mantissa_reg[460]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(460),
      Q => \sum_mantissa_reg_n_0_[460]\,
      R => '0'
    );
\sum_mantissa_reg[461]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(461),
      Q => \sum_mantissa_reg_n_0_[461]\,
      R => '0'
    );
\sum_mantissa_reg[462]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(462),
      Q => \sum_mantissa_reg_n_0_[462]\,
      R => '0'
    );
\sum_mantissa_reg[463]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(463),
      Q => \sum_mantissa_reg_n_0_[463]\,
      R => '0'
    );
\sum_mantissa_reg[463]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[459]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[463]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[463]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[463]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[463]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[463]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[463]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[463]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[463]_i_3_n_7\,
      S(3) => \sum_mantissa[463]_i_4_n_0\,
      S(2) => \sum_mantissa[463]_i_5_n_0\,
      S(1) => \sum_mantissa[463]_i_6_n_0\,
      S(0) => \sum_mantissa[463]_i_7_n_0\
    );
\sum_mantissa_reg[464]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(464),
      Q => \sum_mantissa_reg_n_0_[464]\,
      R => '0'
    );
\sum_mantissa_reg[465]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(465),
      Q => \sum_mantissa_reg_n_0_[465]\,
      R => '0'
    );
\sum_mantissa_reg[466]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(466),
      Q => \sum_mantissa_reg_n_0_[466]\,
      R => '0'
    );
\sum_mantissa_reg[467]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(467),
      Q => \sum_mantissa_reg_n_0_[467]\,
      R => '0'
    );
\sum_mantissa_reg[467]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[463]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[467]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[467]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[467]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[467]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[467]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[467]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[467]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[467]_i_3_n_7\,
      S(3) => \sum_mantissa[467]_i_4_n_0\,
      S(2) => \sum_mantissa[467]_i_5_n_0\,
      S(1) => \sum_mantissa[467]_i_6_n_0\,
      S(0) => \sum_mantissa[467]_i_7_n_0\
    );
\sum_mantissa_reg[468]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(468),
      Q => \sum_mantissa_reg_n_0_[468]\,
      R => '0'
    );
\sum_mantissa_reg[469]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(469),
      Q => \sum_mantissa_reg_n_0_[469]\,
      R => '0'
    );
\sum_mantissa_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(46),
      Q => \sum_mantissa_reg_n_0_[46]\,
      R => '0'
    );
\sum_mantissa_reg[470]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(470),
      Q => \sum_mantissa_reg_n_0_[470]\,
      R => '0'
    );
\sum_mantissa_reg[471]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(471),
      Q => \sum_mantissa_reg_n_0_[471]\,
      R => '0'
    );
\sum_mantissa_reg[471]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[467]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[471]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[471]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[471]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[471]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[471]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[471]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[471]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[471]_i_3_n_7\,
      S(3) => \sum_mantissa[471]_i_4_n_0\,
      S(2) => \sum_mantissa[471]_i_5_n_0\,
      S(1) => \sum_mantissa[471]_i_6_n_0\,
      S(0) => \sum_mantissa[471]_i_7_n_0\
    );
\sum_mantissa_reg[472]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(472),
      Q => \sum_mantissa_reg_n_0_[472]\,
      R => '0'
    );
\sum_mantissa_reg[473]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(473),
      Q => \sum_mantissa_reg_n_0_[473]\,
      R => '0'
    );
\sum_mantissa_reg[474]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(474),
      Q => \sum_mantissa_reg_n_0_[474]\,
      R => '0'
    );
\sum_mantissa_reg[475]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(475),
      Q => \sum_mantissa_reg_n_0_[475]\,
      R => '0'
    );
\sum_mantissa_reg[475]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[471]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[475]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[475]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[475]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[475]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[475]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[475]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[475]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[475]_i_3_n_7\,
      S(3) => \sum_mantissa[475]_i_4_n_0\,
      S(2) => \sum_mantissa[475]_i_5_n_0\,
      S(1) => \sum_mantissa[475]_i_6_n_0\,
      S(0) => \sum_mantissa[475]_i_7_n_0\
    );
\sum_mantissa_reg[476]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(476),
      Q => \sum_mantissa_reg_n_0_[476]\,
      R => '0'
    );
\sum_mantissa_reg[477]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(477),
      Q => \sum_mantissa_reg_n_0_[477]\,
      R => '0'
    );
\sum_mantissa_reg[478]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(478),
      Q => \sum_mantissa_reg_n_0_[478]\,
      R => '0'
    );
\sum_mantissa_reg[479]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(479),
      Q => \sum_mantissa_reg_n_0_[479]\,
      R => '0'
    );
\sum_mantissa_reg[479]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[475]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[479]_i_4_n_0\,
      CO(2) => \sum_mantissa_reg[479]_i_4_n_1\,
      CO(1) => \sum_mantissa_reg[479]_i_4_n_2\,
      CO(0) => \sum_mantissa_reg[479]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[479]_i_4_n_4\,
      O(2) => \sum_mantissa_reg[479]_i_4_n_5\,
      O(1) => \sum_mantissa_reg[479]_i_4_n_6\,
      O(0) => \sum_mantissa_reg[479]_i_4_n_7\,
      S(3) => \sum_mantissa[479]_i_5_n_0\,
      S(2) => \sum_mantissa[479]_i_6_n_0\,
      S(1) => \sum_mantissa[479]_i_7_n_0\,
      S(0) => \sum_mantissa[479]_i_8_n_0\
    );
\sum_mantissa_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(47),
      Q => \sum_mantissa_reg_n_0_[47]\,
      R => '0'
    );
\sum_mantissa_reg[47]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[43]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[47]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[47]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[47]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[47]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[47]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[47]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[47]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[47]_i_3_n_7\,
      S(3) => \sum_mantissa[47]_i_4_n_0\,
      S(2) => \sum_mantissa[47]_i_5_n_0\,
      S(1) => \sum_mantissa[47]_i_6_n_0\,
      S(0) => \sum_mantissa[47]_i_7_n_0\
    );
\sum_mantissa_reg[480]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(480),
      Q => \sum_mantissa_reg_n_0_[480]\,
      R => '0'
    );
\sum_mantissa_reg[481]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(481),
      Q => \sum_mantissa_reg_n_0_[481]\,
      R => '0'
    );
\sum_mantissa_reg[482]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(482),
      Q => \sum_mantissa_reg_n_0_[482]\,
      R => '0'
    );
\sum_mantissa_reg[483]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(483),
      Q => \sum_mantissa_reg_n_0_[483]\,
      R => '0'
    );
\sum_mantissa_reg[483]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[479]_i_4_n_0\,
      CO(3) => \sum_mantissa_reg[483]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[483]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[483]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[483]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[483]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[483]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[483]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[483]_i_3_n_7\,
      S(3) => \sum_mantissa[483]_i_4_n_0\,
      S(2) => \sum_mantissa[483]_i_5_n_0\,
      S(1) => \sum_mantissa[483]_i_6_n_0\,
      S(0) => \sum_mantissa[483]_i_7_n_0\
    );
\sum_mantissa_reg[484]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(484),
      Q => \sum_mantissa_reg_n_0_[484]\,
      R => '0'
    );
\sum_mantissa_reg[485]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(485),
      Q => \sum_mantissa_reg_n_0_[485]\,
      R => '0'
    );
\sum_mantissa_reg[486]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(486),
      Q => \sum_mantissa_reg_n_0_[486]\,
      R => '0'
    );
\sum_mantissa_reg[487]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(487),
      Q => \sum_mantissa_reg_n_0_[487]\,
      R => '0'
    );
\sum_mantissa_reg[487]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[483]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[487]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[487]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[487]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[487]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[487]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[487]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[487]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[487]_i_3_n_7\,
      S(3) => \sum_mantissa[487]_i_4_n_0\,
      S(2) => \sum_mantissa[487]_i_5_n_0\,
      S(1) => \sum_mantissa[487]_i_6_n_0\,
      S(0) => \sum_mantissa[487]_i_7_n_0\
    );
\sum_mantissa_reg[488]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(488),
      Q => \sum_mantissa_reg_n_0_[488]\,
      R => '0'
    );
\sum_mantissa_reg[489]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(489),
      Q => \sum_mantissa_reg_n_0_[489]\,
      R => '0'
    );
\sum_mantissa_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(48),
      Q => \sum_mantissa_reg_n_0_[48]\,
      R => '0'
    );
\sum_mantissa_reg[490]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(490),
      Q => \sum_mantissa_reg_n_0_[490]\,
      R => '0'
    );
\sum_mantissa_reg[491]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(491),
      Q => \sum_mantissa_reg_n_0_[491]\,
      R => '0'
    );
\sum_mantissa_reg[491]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[487]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[491]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[491]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[491]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[491]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[491]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[491]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[491]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[491]_i_3_n_7\,
      S(3) => \sum_mantissa[491]_i_4_n_0\,
      S(2) => \sum_mantissa[491]_i_5_n_0\,
      S(1) => \sum_mantissa[491]_i_6_n_0\,
      S(0) => \sum_mantissa[491]_i_7_n_0\
    );
\sum_mantissa_reg[492]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(492),
      Q => \sum_mantissa_reg_n_0_[492]\,
      R => '0'
    );
\sum_mantissa_reg[493]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(493),
      Q => \sum_mantissa_reg_n_0_[493]\,
      R => '0'
    );
\sum_mantissa_reg[494]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(494),
      Q => \sum_mantissa_reg_n_0_[494]\,
      R => '0'
    );
\sum_mantissa_reg[495]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(495),
      Q => \sum_mantissa_reg_n_0_[495]\,
      R => '0'
    );
\sum_mantissa_reg[495]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[491]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[495]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[495]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[495]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[495]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[495]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[495]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[495]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[495]_i_3_n_7\,
      S(3) => \sum_mantissa[495]_i_4_n_0\,
      S(2) => \sum_mantissa[495]_i_5_n_0\,
      S(1) => \sum_mantissa[495]_i_6_n_0\,
      S(0) => \sum_mantissa[495]_i_7_n_0\
    );
\sum_mantissa_reg[496]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(496),
      Q => \sum_mantissa_reg_n_0_[496]\,
      R => '0'
    );
\sum_mantissa_reg[497]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(497),
      Q => \sum_mantissa_reg_n_0_[497]\,
      R => '0'
    );
\sum_mantissa_reg[498]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(498),
      Q => \sum_mantissa_reg_n_0_[498]\,
      R => '0'
    );
\sum_mantissa_reg[499]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(499),
      Q => \sum_mantissa_reg_n_0_[499]\,
      R => '0'
    );
\sum_mantissa_reg[499]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[495]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[499]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[499]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[499]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[499]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[499]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[499]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[499]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[499]_i_3_n_7\,
      S(3) => \sum_mantissa[499]_i_4_n_0\,
      S(2) => \sum_mantissa[499]_i_5_n_0\,
      S(1) => \sum_mantissa[499]_i_6_n_0\,
      S(0) => \sum_mantissa[499]_i_7_n_0\
    );
\sum_mantissa_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(49),
      Q => \sum_mantissa_reg_n_0_[49]\,
      R => '0'
    );
\sum_mantissa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(4),
      Q => \sum_mantissa_reg_n_0_[4]\,
      R => '0'
    );
\sum_mantissa_reg[500]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(500),
      Q => \sum_mantissa_reg_n_0_[500]\,
      R => '0'
    );
\sum_mantissa_reg[501]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(501),
      Q => \sum_mantissa_reg_n_0_[501]\,
      R => '0'
    );
\sum_mantissa_reg[502]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(502),
      Q => \sum_mantissa_reg_n_0_[502]\,
      R => '0'
    );
\sum_mantissa_reg[503]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(503),
      Q => \sum_mantissa_reg_n_0_[503]\,
      R => '0'
    );
\sum_mantissa_reg[503]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[499]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[503]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[503]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[503]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[503]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[503]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[503]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[503]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[503]_i_3_n_7\,
      S(3) => \sum_mantissa[503]_i_4_n_0\,
      S(2) => \sum_mantissa[503]_i_5_n_0\,
      S(1) => \sum_mantissa[503]_i_6_n_0\,
      S(0) => \sum_mantissa[503]_i_7_n_0\
    );
\sum_mantissa_reg[504]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(504),
      Q => \sum_mantissa_reg_n_0_[504]\,
      R => '0'
    );
\sum_mantissa_reg[505]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(505),
      Q => \sum_mantissa_reg_n_0_[505]\,
      R => '0'
    );
\sum_mantissa_reg[506]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(506),
      Q => \sum_mantissa_reg_n_0_[506]\,
      R => '0'
    );
\sum_mantissa_reg[507]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(507),
      Q => \sum_mantissa_reg_n_0_[507]\,
      R => '0'
    );
\sum_mantissa_reg[507]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[503]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[507]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[507]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[507]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[507]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[507]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[507]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[507]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[507]_i_3_n_7\,
      S(3) => \sum_mantissa[507]_i_4_n_0\,
      S(2) => \sum_mantissa[507]_i_5_n_0\,
      S(1) => \sum_mantissa[507]_i_6_n_0\,
      S(0) => \sum_mantissa[507]_i_7_n_0\
    );
\sum_mantissa_reg[508]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(508),
      Q => \sum_mantissa_reg_n_0_[508]\,
      R => '0'
    );
\sum_mantissa_reg[509]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(509),
      Q => \sum_mantissa_reg_n_0_[509]\,
      R => '0'
    );
\sum_mantissa_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(50),
      Q => \sum_mantissa_reg_n_0_[50]\,
      R => '0'
    );
\sum_mantissa_reg[510]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(510),
      Q => \sum_mantissa_reg_n_0_[510]\,
      R => '0'
    );
\sum_mantissa_reg[511]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(511),
      Q => \sum_mantissa_reg_n_0_[511]\,
      R => '0'
    );
\sum_mantissa_reg[511]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[507]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[511]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[511]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[511]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[511]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[511]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[511]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[511]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[511]_i_3_n_7\,
      S(3) => \sum_mantissa[511]_i_4_n_0\,
      S(2) => \sum_mantissa[511]_i_5_n_0\,
      S(1) => \sum_mantissa[511]_i_6_n_0\,
      S(0) => \sum_mantissa[511]_i_7_n_0\
    );
\sum_mantissa_reg[512]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(512),
      Q => \sum_mantissa_reg_n_0_[512]\,
      R => '0'
    );
\sum_mantissa_reg[513]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(513),
      Q => \sum_mantissa_reg_n_0_[513]\,
      R => '0'
    );
\sum_mantissa_reg[514]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(514),
      Q => \sum_mantissa_reg_n_0_[514]\,
      R => '0'
    );
\sum_mantissa_reg[515]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(515),
      Q => \sum_mantissa_reg_n_0_[515]\,
      R => '0'
    );
\sum_mantissa_reg[515]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[511]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[515]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[515]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[515]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[515]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(515 downto 512),
      O(3) => \sum_mantissa_reg[515]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[515]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[515]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[515]_i_3_n_7\,
      S(3) => \sum_mantissa[515]_i_8_n_0\,
      S(2) => \sum_mantissa[515]_i_9_n_0\,
      S(1) => \sum_mantissa[515]_i_10_n_0\,
      S(0) => \sum_mantissa[515]_i_11_n_0\
    );
\sum_mantissa_reg[516]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(516),
      Q => \sum_mantissa_reg_n_0_[516]\,
      R => '0'
    );
\sum_mantissa_reg[517]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(517),
      Q => \sum_mantissa_reg_n_0_[517]\,
      R => '0'
    );
\sum_mantissa_reg[518]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(518),
      Q => \sum_mantissa_reg_n_0_[518]\,
      R => '0'
    );
\sum_mantissa_reg[519]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(519),
      Q => \sum_mantissa_reg_n_0_[519]\,
      R => '0'
    );
\sum_mantissa_reg[519]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[515]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[519]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[519]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[519]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[519]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(519 downto 516),
      O(3) => \sum_mantissa_reg[519]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[519]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[519]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[519]_i_3_n_7\,
      S(3) => \sum_mantissa[519]_i_8_n_0\,
      S(2) => \sum_mantissa[519]_i_9_n_0\,
      S(1) => \sum_mantissa[519]_i_10_n_0\,
      S(0) => \sum_mantissa[519]_i_11_n_0\
    );
\sum_mantissa_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(51),
      Q => \sum_mantissa_reg_n_0_[51]\,
      R => '0'
    );
\sum_mantissa_reg[51]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[47]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[51]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[51]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[51]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[51]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[51]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[51]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[51]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[51]_i_3_n_7\,
      S(3) => \sum_mantissa[51]_i_4_n_0\,
      S(2) => \sum_mantissa[51]_i_5_n_0\,
      S(1) => \sum_mantissa[51]_i_6_n_0\,
      S(0) => \sum_mantissa[51]_i_7_n_0\
    );
\sum_mantissa_reg[520]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(520),
      Q => \sum_mantissa_reg_n_0_[520]\,
      R => '0'
    );
\sum_mantissa_reg[521]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(521),
      Q => \sum_mantissa_reg_n_0_[521]\,
      R => '0'
    );
\sum_mantissa_reg[522]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(522),
      Q => \sum_mantissa_reg_n_0_[522]\,
      R => '0'
    );
\sum_mantissa_reg[523]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(523),
      Q => \sum_mantissa_reg_n_0_[523]\,
      R => '0'
    );
\sum_mantissa_reg[523]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[519]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[523]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[523]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[523]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[523]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(523 downto 520),
      O(3) => \sum_mantissa_reg[523]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[523]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[523]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[523]_i_3_n_7\,
      S(3) => \sum_mantissa[523]_i_8_n_0\,
      S(2) => \sum_mantissa[523]_i_9_n_0\,
      S(1) => \sum_mantissa[523]_i_10_n_0\,
      S(0) => \sum_mantissa[523]_i_11_n_0\
    );
\sum_mantissa_reg[524]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(524),
      Q => \sum_mantissa_reg_n_0_[524]\,
      R => '0'
    );
\sum_mantissa_reg[525]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(525),
      Q => \sum_mantissa_reg_n_0_[525]\,
      R => '0'
    );
\sum_mantissa_reg[526]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(526),
      Q => \sum_mantissa_reg_n_0_[526]\,
      R => '0'
    );
\sum_mantissa_reg[527]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(527),
      Q => \sum_mantissa_reg_n_0_[527]\,
      R => '0'
    );
\sum_mantissa_reg[527]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[523]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[527]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[527]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[527]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[527]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(527 downto 524),
      O(3) => \sum_mantissa_reg[527]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[527]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[527]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[527]_i_3_n_7\,
      S(3) => \sum_mantissa[527]_i_8_n_0\,
      S(2) => \sum_mantissa[527]_i_9_n_0\,
      S(1) => \sum_mantissa[527]_i_10_n_0\,
      S(0) => \sum_mantissa[527]_i_11_n_0\
    );
\sum_mantissa_reg[528]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(528),
      Q => \sum_mantissa_reg_n_0_[528]\,
      R => '0'
    );
\sum_mantissa_reg[529]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(529),
      Q => \sum_mantissa_reg_n_0_[529]\,
      R => '0'
    );
\sum_mantissa_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(52),
      Q => \sum_mantissa_reg_n_0_[52]\,
      R => '0'
    );
\sum_mantissa_reg[530]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(530),
      Q => \sum_mantissa_reg_n_0_[530]\,
      R => '0'
    );
\sum_mantissa_reg[531]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(531),
      Q => \sum_mantissa_reg_n_0_[531]\,
      R => '0'
    );
\sum_mantissa_reg[531]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[527]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[531]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[531]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[531]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[531]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(531 downto 528),
      O(3) => \sum_mantissa_reg[531]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[531]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[531]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[531]_i_3_n_7\,
      S(3) => \sum_mantissa[531]_i_8_n_0\,
      S(2) => \sum_mantissa[531]_i_9_n_0\,
      S(1) => \sum_mantissa[531]_i_10_n_0\,
      S(0) => \sum_mantissa[531]_i_11_n_0\
    );
\sum_mantissa_reg[532]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(532),
      Q => \sum_mantissa_reg_n_0_[532]\,
      R => '0'
    );
\sum_mantissa_reg[533]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(533),
      Q => \sum_mantissa_reg_n_0_[533]\,
      R => '0'
    );
\sum_mantissa_reg[534]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(534),
      Q => \sum_mantissa_reg_n_0_[534]\,
      R => '0'
    );
\sum_mantissa_reg[535]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(535),
      Q => \sum_mantissa_reg_n_0_[535]\,
      R => '0'
    );
\sum_mantissa_reg[535]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[531]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[535]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[535]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[535]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[535]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(535 downto 532),
      O(3) => \sum_mantissa_reg[535]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[535]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[535]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[535]_i_3_n_7\,
      S(3) => \sum_mantissa[535]_i_8_n_0\,
      S(2) => \sum_mantissa[535]_i_9_n_0\,
      S(1) => \sum_mantissa[535]_i_10_n_0\,
      S(0) => \sum_mantissa[535]_i_11_n_0\
    );
\sum_mantissa_reg[536]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(536),
      Q => \sum_mantissa_reg_n_0_[536]\,
      R => '0'
    );
\sum_mantissa_reg[537]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(537),
      Q => \sum_mantissa_reg_n_0_[537]\,
      R => '0'
    );
\sum_mantissa_reg[538]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(538),
      Q => \sum_mantissa_reg_n_0_[538]\,
      R => '0'
    );
\sum_mantissa_reg[539]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(539),
      Q => \sum_mantissa_reg_n_0_[539]\,
      R => '0'
    );
\sum_mantissa_reg[539]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[535]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[539]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[539]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[539]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[539]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(539 downto 536),
      O(3) => \sum_mantissa_reg[539]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[539]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[539]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[539]_i_3_n_7\,
      S(3) => \sum_mantissa[539]_i_8_n_0\,
      S(2) => \sum_mantissa[539]_i_9_n_0\,
      S(1) => \sum_mantissa[539]_i_10_n_0\,
      S(0) => \sum_mantissa[539]_i_11_n_0\
    );
\sum_mantissa_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(53),
      Q => \sum_mantissa_reg_n_0_[53]\,
      R => '0'
    );
\sum_mantissa_reg[540]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(540),
      Q => \sum_mantissa_reg_n_0_[540]\,
      R => '0'
    );
\sum_mantissa_reg[541]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(541),
      Q => \sum_mantissa_reg_n_0_[541]\,
      R => '0'
    );
\sum_mantissa_reg[542]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(542),
      Q => \sum_mantissa_reg_n_0_[542]\,
      R => '0'
    );
\sum_mantissa_reg[543]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(543),
      Q => \sum_mantissa_reg_n_0_[543]\,
      R => '0'
    );
\sum_mantissa_reg[543]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[539]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[543]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[543]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[543]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[543]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(543 downto 540),
      O(3) => \sum_mantissa_reg[543]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[543]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[543]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[543]_i_3_n_7\,
      S(3) => \sum_mantissa[543]_i_8_n_0\,
      S(2) => \sum_mantissa[543]_i_9_n_0\,
      S(1) => \sum_mantissa[543]_i_10_n_0\,
      S(0) => \sum_mantissa[543]_i_11_n_0\
    );
\sum_mantissa_reg[544]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(544),
      Q => \sum_mantissa_reg_n_0_[544]\,
      R => '0'
    );
\sum_mantissa_reg[545]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(545),
      Q => \sum_mantissa_reg_n_0_[545]\,
      R => '0'
    );
\sum_mantissa_reg[546]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(546),
      Q => \sum_mantissa_reg_n_0_[546]\,
      R => '0'
    );
\sum_mantissa_reg[547]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(547),
      Q => \sum_mantissa_reg_n_0_[547]\,
      R => '0'
    );
\sum_mantissa_reg[547]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[543]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[547]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[547]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[547]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[547]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(547 downto 544),
      O(3) => \sum_mantissa_reg[547]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[547]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[547]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[547]_i_3_n_7\,
      S(3) => \sum_mantissa[547]_i_8_n_0\,
      S(2) => \sum_mantissa[547]_i_9_n_0\,
      S(1) => \sum_mantissa[547]_i_10_n_0\,
      S(0) => \sum_mantissa[547]_i_11_n_0\
    );
\sum_mantissa_reg[548]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(548),
      Q => \sum_mantissa_reg_n_0_[548]\,
      R => '0'
    );
\sum_mantissa_reg[549]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(549),
      Q => \sum_mantissa_reg_n_0_[549]\,
      R => '0'
    );
\sum_mantissa_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(54),
      Q => \sum_mantissa_reg_n_0_[54]\,
      R => '0'
    );
\sum_mantissa_reg[550]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(550),
      Q => \sum_mantissa_reg_n_0_[550]\,
      R => '0'
    );
\sum_mantissa_reg[551]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(551),
      Q => \sum_mantissa_reg_n_0_[551]\,
      R => '0'
    );
\sum_mantissa_reg[551]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[547]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[551]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[551]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[551]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[551]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(551 downto 548),
      O(3) => \sum_mantissa_reg[551]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[551]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[551]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[551]_i_3_n_7\,
      S(3) => \sum_mantissa[551]_i_8_n_0\,
      S(2) => \sum_mantissa[551]_i_9_n_0\,
      S(1) => \sum_mantissa[551]_i_10_n_0\,
      S(0) => \sum_mantissa[551]_i_11_n_0\
    );
\sum_mantissa_reg[552]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(552),
      Q => \sum_mantissa_reg_n_0_[552]\,
      R => '0'
    );
\sum_mantissa_reg[553]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(553),
      Q => \sum_mantissa_reg_n_0_[553]\,
      R => '0'
    );
\sum_mantissa_reg[554]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(554),
      Q => \sum_mantissa_reg_n_0_[554]\,
      R => '0'
    );
\sum_mantissa_reg[555]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(555),
      Q => \sum_mantissa_reg_n_0_[555]\,
      R => '0'
    );
\sum_mantissa_reg[555]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[551]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[555]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[555]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[555]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[555]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(555 downto 552),
      O(3) => \sum_mantissa_reg[555]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[555]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[555]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[555]_i_3_n_7\,
      S(3) => \sum_mantissa[555]_i_8_n_0\,
      S(2) => \sum_mantissa[555]_i_9_n_0\,
      S(1) => \sum_mantissa[555]_i_10_n_0\,
      S(0) => \sum_mantissa[555]_i_11_n_0\
    );
\sum_mantissa_reg[556]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(556),
      Q => \sum_mantissa_reg_n_0_[556]\,
      R => '0'
    );
\sum_mantissa_reg[557]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(557),
      Q => \sum_mantissa_reg_n_0_[557]\,
      R => '0'
    );
\sum_mantissa_reg[558]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(558),
      Q => \sum_mantissa_reg_n_0_[558]\,
      R => '0'
    );
\sum_mantissa_reg[559]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(559),
      Q => \sum_mantissa_reg_n_0_[559]\,
      R => '0'
    );
\sum_mantissa_reg[559]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[555]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[559]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[559]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[559]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[559]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(559 downto 556),
      O(3) => \sum_mantissa_reg[559]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[559]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[559]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[559]_i_3_n_7\,
      S(3) => \sum_mantissa[559]_i_8_n_0\,
      S(2) => \sum_mantissa[559]_i_9_n_0\,
      S(1) => \sum_mantissa[559]_i_10_n_0\,
      S(0) => \sum_mantissa[559]_i_11_n_0\
    );
\sum_mantissa_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(55),
      Q => \sum_mantissa_reg_n_0_[55]\,
      R => '0'
    );
\sum_mantissa_reg[55]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[51]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[55]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[55]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[55]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[55]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[55]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[55]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[55]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[55]_i_3_n_7\,
      S(3) => \sum_mantissa[55]_i_4_n_0\,
      S(2) => \sum_mantissa[55]_i_5_n_0\,
      S(1) => \sum_mantissa[55]_i_6_n_0\,
      S(0) => \sum_mantissa[55]_i_7_n_0\
    );
\sum_mantissa_reg[560]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(560),
      Q => \sum_mantissa_reg_n_0_[560]\,
      R => '0'
    );
\sum_mantissa_reg[561]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(561),
      Q => \sum_mantissa_reg_n_0_[561]\,
      R => '0'
    );
\sum_mantissa_reg[562]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(562),
      Q => \sum_mantissa_reg_n_0_[562]\,
      R => '0'
    );
\sum_mantissa_reg[563]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(563),
      Q => \sum_mantissa_reg_n_0_[563]\,
      R => '0'
    );
\sum_mantissa_reg[563]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[559]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[563]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[563]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[563]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[563]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(563 downto 560),
      O(3) => \sum_mantissa_reg[563]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[563]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[563]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[563]_i_3_n_7\,
      S(3) => \sum_mantissa[563]_i_8_n_0\,
      S(2) => \sum_mantissa[563]_i_9_n_0\,
      S(1) => \sum_mantissa[563]_i_10_n_0\,
      S(0) => \sum_mantissa[563]_i_11_n_0\
    );
\sum_mantissa_reg[564]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(564),
      Q => \sum_mantissa_reg_n_0_[564]\,
      R => '0'
    );
\sum_mantissa_reg[565]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(565),
      Q => \sum_mantissa_reg_n_0_[565]\,
      R => '0'
    );
\sum_mantissa_reg[566]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(566),
      Q => \sum_mantissa_reg_n_0_[566]\,
      R => '0'
    );
\sum_mantissa_reg[567]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(567),
      Q => \sum_mantissa_reg_n_0_[567]\,
      R => '0'
    );
\sum_mantissa_reg[567]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[563]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[567]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[567]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[567]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[567]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(567 downto 564),
      O(3) => \sum_mantissa_reg[567]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[567]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[567]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[567]_i_3_n_7\,
      S(3) => \sum_mantissa[567]_i_8_n_0\,
      S(2) => \sum_mantissa[567]_i_9_n_0\,
      S(1) => \sum_mantissa[567]_i_10_n_0\,
      S(0) => \sum_mantissa[567]_i_11_n_0\
    );
\sum_mantissa_reg[568]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(568),
      Q => \sum_mantissa_reg_n_0_[568]\,
      R => '0'
    );
\sum_mantissa_reg[569]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(569),
      Q => \sum_mantissa_reg_n_0_[569]\,
      R => '0'
    );
\sum_mantissa_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(56),
      Q => \sum_mantissa_reg_n_0_[56]\,
      R => '0'
    );
\sum_mantissa_reg[570]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(570),
      Q => \sum_mantissa_reg_n_0_[570]\,
      R => '0'
    );
\sum_mantissa_reg[571]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(571),
      Q => \sum_mantissa_reg_n_0_[571]\,
      R => '0'
    );
\sum_mantissa_reg[571]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[567]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[571]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[571]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[571]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[571]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(571 downto 568),
      O(3) => \sum_mantissa_reg[571]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[571]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[571]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[571]_i_3_n_7\,
      S(3) => \sum_mantissa[571]_i_8_n_0\,
      S(2) => \sum_mantissa[571]_i_9_n_0\,
      S(1) => \sum_mantissa[571]_i_10_n_0\,
      S(0) => \sum_mantissa[571]_i_11_n_0\
    );
\sum_mantissa_reg[572]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(572),
      Q => \sum_mantissa_reg_n_0_[572]\,
      R => '0'
    );
\sum_mantissa_reg[573]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(573),
      Q => \sum_mantissa_reg_n_0_[573]\,
      R => '0'
    );
\sum_mantissa_reg[574]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(574),
      Q => \sum_mantissa_reg_n_0_[574]\,
      R => '0'
    );
\sum_mantissa_reg[575]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(575),
      Q => \sum_mantissa_reg_n_0_[575]\,
      R => '0'
    );
\sum_mantissa_reg[575]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[571]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[575]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[575]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[575]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[575]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(575 downto 572),
      O(3) => \sum_mantissa_reg[575]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[575]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[575]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[575]_i_3_n_7\,
      S(3) => \sum_mantissa[575]_i_8_n_0\,
      S(2) => \sum_mantissa[575]_i_9_n_0\,
      S(1) => \sum_mantissa[575]_i_10_n_0\,
      S(0) => \sum_mantissa[575]_i_11_n_0\
    );
\sum_mantissa_reg[576]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(576),
      Q => \sum_mantissa_reg_n_0_[576]\,
      R => '0'
    );
\sum_mantissa_reg[577]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(577),
      Q => \sum_mantissa_reg_n_0_[577]\,
      R => '0'
    );
\sum_mantissa_reg[578]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(578),
      Q => \sum_mantissa_reg_n_0_[578]\,
      R => '0'
    );
\sum_mantissa_reg[579]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(579),
      Q => \sum_mantissa_reg_n_0_[579]\,
      R => '0'
    );
\sum_mantissa_reg[579]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[575]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[579]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[579]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[579]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[579]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(579 downto 576),
      O(3) => \sum_mantissa_reg[579]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[579]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[579]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[579]_i_3_n_7\,
      S(3) => \sum_mantissa[579]_i_8_n_0\,
      S(2) => \sum_mantissa[579]_i_9_n_0\,
      S(1) => \sum_mantissa[579]_i_10_n_0\,
      S(0) => \sum_mantissa[579]_i_11_n_0\
    );
\sum_mantissa_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(57),
      Q => \sum_mantissa_reg_n_0_[57]\,
      R => '0'
    );
\sum_mantissa_reg[580]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(580),
      Q => \sum_mantissa_reg_n_0_[580]\,
      R => '0'
    );
\sum_mantissa_reg[581]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(581),
      Q => \sum_mantissa_reg_n_0_[581]\,
      R => '0'
    );
\sum_mantissa_reg[582]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(582),
      Q => \sum_mantissa_reg_n_0_[582]\,
      R => '0'
    );
\sum_mantissa_reg[583]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(583),
      Q => \sum_mantissa_reg_n_0_[583]\,
      R => '0'
    );
\sum_mantissa_reg[583]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[579]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[583]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[583]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[583]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[583]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(583 downto 580),
      O(3) => \sum_mantissa_reg[583]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[583]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[583]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[583]_i_3_n_7\,
      S(3) => \sum_mantissa[583]_i_8_n_0\,
      S(2) => \sum_mantissa[583]_i_9_n_0\,
      S(1) => \sum_mantissa[583]_i_10_n_0\,
      S(0) => \sum_mantissa[583]_i_11_n_0\
    );
\sum_mantissa_reg[584]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(584),
      Q => \sum_mantissa_reg_n_0_[584]\,
      R => '0'
    );
\sum_mantissa_reg[585]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(585),
      Q => \sum_mantissa_reg_n_0_[585]\,
      R => '0'
    );
\sum_mantissa_reg[586]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(586),
      Q => \sum_mantissa_reg_n_0_[586]\,
      R => '0'
    );
\sum_mantissa_reg[587]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(587),
      Q => \sum_mantissa_reg_n_0_[587]\,
      R => '0'
    );
\sum_mantissa_reg[587]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[583]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[587]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[587]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[587]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[587]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(587 downto 584),
      O(3) => \sum_mantissa_reg[587]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[587]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[587]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[587]_i_3_n_7\,
      S(3) => \sum_mantissa[587]_i_8_n_0\,
      S(2) => \sum_mantissa[587]_i_9_n_0\,
      S(1) => \sum_mantissa[587]_i_10_n_0\,
      S(0) => \sum_mantissa[587]_i_11_n_0\
    );
\sum_mantissa_reg[588]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(588),
      Q => \sum_mantissa_reg_n_0_[588]\,
      R => '0'
    );
\sum_mantissa_reg[589]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(589),
      Q => \sum_mantissa_reg_n_0_[589]\,
      R => '0'
    );
\sum_mantissa_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(58),
      Q => \sum_mantissa_reg_n_0_[58]\,
      R => '0'
    );
\sum_mantissa_reg[590]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(590),
      Q => \sum_mantissa_reg_n_0_[590]\,
      R => '0'
    );
\sum_mantissa_reg[591]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(591),
      Q => \sum_mantissa_reg_n_0_[591]\,
      R => '0'
    );
\sum_mantissa_reg[591]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[587]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[591]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[591]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[591]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[591]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(591 downto 588),
      O(3) => \sum_mantissa_reg[591]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[591]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[591]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[591]_i_3_n_7\,
      S(3) => \sum_mantissa[591]_i_8_n_0\,
      S(2) => \sum_mantissa[591]_i_9_n_0\,
      S(1) => \sum_mantissa[591]_i_10_n_0\,
      S(0) => \sum_mantissa[591]_i_11_n_0\
    );
\sum_mantissa_reg[592]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(592),
      Q => \sum_mantissa_reg_n_0_[592]\,
      R => '0'
    );
\sum_mantissa_reg[593]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(593),
      Q => \sum_mantissa_reg_n_0_[593]\,
      R => '0'
    );
\sum_mantissa_reg[594]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(594),
      Q => \sum_mantissa_reg_n_0_[594]\,
      R => '0'
    );
\sum_mantissa_reg[595]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(595),
      Q => \sum_mantissa_reg_n_0_[595]\,
      R => '0'
    );
\sum_mantissa_reg[595]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[591]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[595]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[595]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[595]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[595]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(595 downto 592),
      O(3) => \sum_mantissa_reg[595]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[595]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[595]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[595]_i_3_n_7\,
      S(3) => \sum_mantissa[595]_i_8_n_0\,
      S(2) => \sum_mantissa[595]_i_9_n_0\,
      S(1) => \sum_mantissa[595]_i_10_n_0\,
      S(0) => \sum_mantissa[595]_i_11_n_0\
    );
\sum_mantissa_reg[596]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(596),
      Q => \sum_mantissa_reg_n_0_[596]\,
      R => '0'
    );
\sum_mantissa_reg[597]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(597),
      Q => \sum_mantissa_reg_n_0_[597]\,
      R => '0'
    );
\sum_mantissa_reg[598]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(598),
      Q => \sum_mantissa_reg_n_0_[598]\,
      R => '0'
    );
\sum_mantissa_reg[599]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(599),
      Q => \sum_mantissa_reg_n_0_[599]\,
      R => '0'
    );
\sum_mantissa_reg[599]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[595]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[599]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[599]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[599]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[599]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(599 downto 596),
      O(3) => \sum_mantissa_reg[599]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[599]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[599]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[599]_i_3_n_7\,
      S(3) => \sum_mantissa[599]_i_8_n_0\,
      S(2) => \sum_mantissa[599]_i_9_n_0\,
      S(1) => \sum_mantissa[599]_i_10_n_0\,
      S(0) => \sum_mantissa[599]_i_11_n_0\
    );
\sum_mantissa_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(59),
      Q => \sum_mantissa_reg_n_0_[59]\,
      R => '0'
    );
\sum_mantissa_reg[59]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[55]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[59]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[59]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[59]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[59]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[59]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[59]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[59]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[59]_i_3_n_7\,
      S(3) => \sum_mantissa[59]_i_4_n_0\,
      S(2) => \sum_mantissa[59]_i_5_n_0\,
      S(1) => \sum_mantissa[59]_i_6_n_0\,
      S(0) => \sum_mantissa[59]_i_7_n_0\
    );
\sum_mantissa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(5),
      Q => \sum_mantissa_reg_n_0_[5]\,
      R => '0'
    );
\sum_mantissa_reg[600]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(600),
      Q => \sum_mantissa_reg_n_0_[600]\,
      R => '0'
    );
\sum_mantissa_reg[601]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(601),
      Q => \sum_mantissa_reg_n_0_[601]\,
      R => '0'
    );
\sum_mantissa_reg[602]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(602),
      Q => \sum_mantissa_reg_n_0_[602]\,
      R => '0'
    );
\sum_mantissa_reg[603]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(603),
      Q => \sum_mantissa_reg_n_0_[603]\,
      R => '0'
    );
\sum_mantissa_reg[603]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[599]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[603]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[603]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[603]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[603]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(603 downto 600),
      O(3) => \sum_mantissa_reg[603]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[603]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[603]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[603]_i_3_n_7\,
      S(3) => \sum_mantissa[603]_i_8_n_0\,
      S(2) => \sum_mantissa[603]_i_9_n_0\,
      S(1) => \sum_mantissa[603]_i_10_n_0\,
      S(0) => \sum_mantissa[603]_i_11_n_0\
    );
\sum_mantissa_reg[604]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(604),
      Q => \sum_mantissa_reg_n_0_[604]\,
      R => '0'
    );
\sum_mantissa_reg[605]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(605),
      Q => \sum_mantissa_reg_n_0_[605]\,
      R => '0'
    );
\sum_mantissa_reg[606]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(606),
      Q => \sum_mantissa_reg_n_0_[606]\,
      R => '0'
    );
\sum_mantissa_reg[607]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(607),
      Q => \sum_mantissa_reg_n_0_[607]\,
      R => '0'
    );
\sum_mantissa_reg[607]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[603]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[607]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[607]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[607]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[607]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(607 downto 604),
      O(3) => \sum_mantissa_reg[607]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[607]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[607]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[607]_i_3_n_7\,
      S(3) => \sum_mantissa[607]_i_8_n_0\,
      S(2) => \sum_mantissa[607]_i_9_n_0\,
      S(1) => \sum_mantissa[607]_i_10_n_0\,
      S(0) => \sum_mantissa[607]_i_11_n_0\
    );
\sum_mantissa_reg[608]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(608),
      Q => \sum_mantissa_reg_n_0_[608]\,
      R => '0'
    );
\sum_mantissa_reg[609]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(609),
      Q => \sum_mantissa_reg_n_0_[609]\,
      R => '0'
    );
\sum_mantissa_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(60),
      Q => \sum_mantissa_reg_n_0_[60]\,
      R => '0'
    );
\sum_mantissa_reg[610]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(610),
      Q => \sum_mantissa_reg_n_0_[610]\,
      R => '0'
    );
\sum_mantissa_reg[611]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(611),
      Q => \sum_mantissa_reg_n_0_[611]\,
      R => '0'
    );
\sum_mantissa_reg[611]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[607]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[611]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[611]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[611]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[611]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(611 downto 608),
      O(3) => \sum_mantissa_reg[611]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[611]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[611]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[611]_i_3_n_7\,
      S(3) => \sum_mantissa[611]_i_8_n_0\,
      S(2) => \sum_mantissa[611]_i_9_n_0\,
      S(1) => \sum_mantissa[611]_i_10_n_0\,
      S(0) => \sum_mantissa[611]_i_11_n_0\
    );
\sum_mantissa_reg[612]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(612),
      Q => \sum_mantissa_reg_n_0_[612]\,
      R => '0'
    );
\sum_mantissa_reg[613]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(613),
      Q => \sum_mantissa_reg_n_0_[613]\,
      R => '0'
    );
\sum_mantissa_reg[614]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(614),
      Q => \sum_mantissa_reg_n_0_[614]\,
      R => '0'
    );
\sum_mantissa_reg[615]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(615),
      Q => \sum_mantissa_reg_n_0_[615]\,
      R => '0'
    );
\sum_mantissa_reg[615]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[611]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[615]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[615]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[615]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[615]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(615 downto 612),
      O(3) => \sum_mantissa_reg[615]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[615]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[615]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[615]_i_3_n_7\,
      S(3) => \sum_mantissa[615]_i_8_n_0\,
      S(2) => \sum_mantissa[615]_i_9_n_0\,
      S(1) => \sum_mantissa[615]_i_10_n_0\,
      S(0) => \sum_mantissa[615]_i_11_n_0\
    );
\sum_mantissa_reg[616]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(616),
      Q => \sum_mantissa_reg_n_0_[616]\,
      R => '0'
    );
\sum_mantissa_reg[617]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(617),
      Q => \sum_mantissa_reg_n_0_[617]\,
      R => '0'
    );
\sum_mantissa_reg[618]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(618),
      Q => \sum_mantissa_reg_n_0_[618]\,
      R => '0'
    );
\sum_mantissa_reg[619]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(619),
      Q => \sum_mantissa_reg_n_0_[619]\,
      R => '0'
    );
\sum_mantissa_reg[619]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[615]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[619]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[619]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[619]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[619]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(619 downto 616),
      O(3) => \sum_mantissa_reg[619]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[619]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[619]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[619]_i_3_n_7\,
      S(3) => \sum_mantissa[619]_i_8_n_0\,
      S(2) => \sum_mantissa[619]_i_9_n_0\,
      S(1) => \sum_mantissa[619]_i_10_n_0\,
      S(0) => \sum_mantissa[619]_i_11_n_0\
    );
\sum_mantissa_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(61),
      Q => \sum_mantissa_reg_n_0_[61]\,
      R => '0'
    );
\sum_mantissa_reg[620]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(620),
      Q => \sum_mantissa_reg_n_0_[620]\,
      R => '0'
    );
\sum_mantissa_reg[621]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(621),
      Q => \sum_mantissa_reg_n_0_[621]\,
      R => '0'
    );
\sum_mantissa_reg[622]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(622),
      Q => \sum_mantissa_reg_n_0_[622]\,
      R => '0'
    );
\sum_mantissa_reg[623]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(623),
      Q => \sum_mantissa_reg_n_0_[623]\,
      R => '0'
    );
\sum_mantissa_reg[623]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[619]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[623]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[623]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[623]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[623]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(623 downto 620),
      O(3) => \sum_mantissa_reg[623]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[623]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[623]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[623]_i_3_n_7\,
      S(3) => \sum_mantissa[623]_i_8_n_0\,
      S(2) => \sum_mantissa[623]_i_9_n_0\,
      S(1) => \sum_mantissa[623]_i_10_n_0\,
      S(0) => \sum_mantissa[623]_i_11_n_0\
    );
\sum_mantissa_reg[624]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(624),
      Q => \sum_mantissa_reg_n_0_[624]\,
      R => '0'
    );
\sum_mantissa_reg[625]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(625),
      Q => \sum_mantissa_reg_n_0_[625]\,
      R => '0'
    );
\sum_mantissa_reg[626]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(626),
      Q => \sum_mantissa_reg_n_0_[626]\,
      R => '0'
    );
\sum_mantissa_reg[627]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(627),
      Q => \sum_mantissa_reg_n_0_[627]\,
      R => '0'
    );
\sum_mantissa_reg[627]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[623]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[627]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[627]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[627]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[627]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(627 downto 624),
      O(3) => \sum_mantissa_reg[627]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[627]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[627]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[627]_i_3_n_7\,
      S(3) => \sum_mantissa[627]_i_8_n_0\,
      S(2) => \sum_mantissa[627]_i_9_n_0\,
      S(1) => \sum_mantissa[627]_i_10_n_0\,
      S(0) => \sum_mantissa[627]_i_11_n_0\
    );
\sum_mantissa_reg[628]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(628),
      Q => \sum_mantissa_reg_n_0_[628]\,
      R => '0'
    );
\sum_mantissa_reg[629]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(629),
      Q => \sum_mantissa_reg_n_0_[629]\,
      R => '0'
    );
\sum_mantissa_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(62),
      Q => \sum_mantissa_reg_n_0_[62]\,
      R => '0'
    );
\sum_mantissa_reg[630]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(630),
      Q => \sum_mantissa_reg_n_0_[630]\,
      R => '0'
    );
\sum_mantissa_reg[631]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(631),
      Q => \sum_mantissa_reg_n_0_[631]\,
      R => '0'
    );
\sum_mantissa_reg[631]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[627]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[631]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[631]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[631]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[631]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(631 downto 628),
      O(3) => \sum_mantissa_reg[631]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[631]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[631]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[631]_i_3_n_7\,
      S(3) => \sum_mantissa[631]_i_8_n_0\,
      S(2) => \sum_mantissa[631]_i_9_n_0\,
      S(1) => \sum_mantissa[631]_i_10_n_0\,
      S(0) => \sum_mantissa[631]_i_11_n_0\
    );
\sum_mantissa_reg[632]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(632),
      Q => \sum_mantissa_reg_n_0_[632]\,
      R => '0'
    );
\sum_mantissa_reg[633]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(633),
      Q => \sum_mantissa_reg_n_0_[633]\,
      R => '0'
    );
\sum_mantissa_reg[634]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(634),
      Q => \sum_mantissa_reg_n_0_[634]\,
      R => '0'
    );
\sum_mantissa_reg[635]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(635),
      Q => \sum_mantissa_reg_n_0_[635]\,
      R => '0'
    );
\sum_mantissa_reg[635]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[631]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[635]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[635]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[635]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[635]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(635 downto 632),
      O(3) => \sum_mantissa_reg[635]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[635]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[635]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[635]_i_3_n_7\,
      S(3) => \sum_mantissa[635]_i_8_n_0\,
      S(2) => \sum_mantissa[635]_i_9_n_0\,
      S(1) => \sum_mantissa[635]_i_10_n_0\,
      S(0) => \sum_mantissa[635]_i_11_n_0\
    );
\sum_mantissa_reg[636]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(636),
      Q => \sum_mantissa_reg_n_0_[636]\,
      R => '0'
    );
\sum_mantissa_reg[637]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(637),
      Q => \sum_mantissa_reg_n_0_[637]\,
      R => '0'
    );
\sum_mantissa_reg[638]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(638),
      Q => \sum_mantissa_reg_n_0_[638]\,
      R => '0'
    );
\sum_mantissa_reg[639]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(639),
      Q => \sum_mantissa_reg_n_0_[639]\,
      R => '0'
    );
\sum_mantissa_reg[639]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[635]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[639]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[639]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[639]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[639]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(639 downto 636),
      O(3) => \sum_mantissa_reg[639]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[639]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[639]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[639]_i_3_n_7\,
      S(3) => \sum_mantissa[639]_i_8_n_0\,
      S(2) => \sum_mantissa[639]_i_9_n_0\,
      S(1) => \sum_mantissa[639]_i_10_n_0\,
      S(0) => \sum_mantissa[639]_i_11_n_0\
    );
\sum_mantissa_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(63),
      Q => \sum_mantissa_reg_n_0_[63]\,
      R => '0'
    );
\sum_mantissa_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[59]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[63]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[63]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[63]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[63]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[63]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[63]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[63]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[63]_i_3_n_7\,
      S(3) => \sum_mantissa[63]_i_4_n_0\,
      S(2) => \sum_mantissa[63]_i_5_n_0\,
      S(1) => \sum_mantissa[63]_i_6_n_0\,
      S(0) => \sum_mantissa[63]_i_7_n_0\
    );
\sum_mantissa_reg[640]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(640),
      Q => \sum_mantissa_reg_n_0_[640]\,
      R => '0'
    );
\sum_mantissa_reg[641]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(641),
      Q => \sum_mantissa_reg_n_0_[641]\,
      R => '0'
    );
\sum_mantissa_reg[642]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(642),
      Q => \sum_mantissa_reg_n_0_[642]\,
      R => '0'
    );
\sum_mantissa_reg[643]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(643),
      Q => \sum_mantissa_reg_n_0_[643]\,
      R => '0'
    );
\sum_mantissa_reg[643]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[639]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[643]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[643]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[643]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[643]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(643 downto 640),
      O(3) => \sum_mantissa_reg[643]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[643]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[643]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[643]_i_3_n_7\,
      S(3) => \sum_mantissa[643]_i_8_n_0\,
      S(2) => \sum_mantissa[643]_i_9_n_0\,
      S(1) => \sum_mantissa[643]_i_10_n_0\,
      S(0) => \sum_mantissa[643]_i_11_n_0\
    );
\sum_mantissa_reg[644]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(644),
      Q => \sum_mantissa_reg_n_0_[644]\,
      R => '0'
    );
\sum_mantissa_reg[645]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(645),
      Q => \sum_mantissa_reg_n_0_[645]\,
      R => '0'
    );
\sum_mantissa_reg[646]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(646),
      Q => \sum_mantissa_reg_n_0_[646]\,
      R => '0'
    );
\sum_mantissa_reg[647]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(647),
      Q => \sum_mantissa_reg_n_0_[647]\,
      R => '0'
    );
\sum_mantissa_reg[647]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[643]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[647]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[647]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[647]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[647]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(647 downto 644),
      O(3) => \sum_mantissa_reg[647]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[647]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[647]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[647]_i_3_n_7\,
      S(3) => \sum_mantissa[647]_i_8_n_0\,
      S(2) => \sum_mantissa[647]_i_9_n_0\,
      S(1) => \sum_mantissa[647]_i_10_n_0\,
      S(0) => \sum_mantissa[647]_i_11_n_0\
    );
\sum_mantissa_reg[648]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(648),
      Q => \sum_mantissa_reg_n_0_[648]\,
      R => '0'
    );
\sum_mantissa_reg[649]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(649),
      Q => \sum_mantissa_reg_n_0_[649]\,
      R => '0'
    );
\sum_mantissa_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(64),
      Q => \sum_mantissa_reg_n_0_[64]\,
      R => '0'
    );
\sum_mantissa_reg[650]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(650),
      Q => \sum_mantissa_reg_n_0_[650]\,
      R => '0'
    );
\sum_mantissa_reg[651]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(651),
      Q => \sum_mantissa_reg_n_0_[651]\,
      R => '0'
    );
\sum_mantissa_reg[651]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[647]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[651]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[651]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[651]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[651]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(651 downto 648),
      O(3) => \sum_mantissa_reg[651]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[651]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[651]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[651]_i_3_n_7\,
      S(3) => \sum_mantissa[651]_i_8_n_0\,
      S(2) => \sum_mantissa[651]_i_9_n_0\,
      S(1) => \sum_mantissa[651]_i_10_n_0\,
      S(0) => \sum_mantissa[651]_i_11_n_0\
    );
\sum_mantissa_reg[652]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(652),
      Q => \sum_mantissa_reg_n_0_[652]\,
      R => '0'
    );
\sum_mantissa_reg[653]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(653),
      Q => \sum_mantissa_reg_n_0_[653]\,
      R => '0'
    );
\sum_mantissa_reg[654]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(654),
      Q => \sum_mantissa_reg_n_0_[654]\,
      R => '0'
    );
\sum_mantissa_reg[655]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(655),
      Q => \sum_mantissa_reg_n_0_[655]\,
      R => '0'
    );
\sum_mantissa_reg[655]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[651]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[655]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[655]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[655]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[655]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(655 downto 652),
      O(3) => \sum_mantissa_reg[655]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[655]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[655]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[655]_i_3_n_7\,
      S(3) => \sum_mantissa[655]_i_8_n_0\,
      S(2) => \sum_mantissa[655]_i_9_n_0\,
      S(1) => \sum_mantissa[655]_i_10_n_0\,
      S(0) => \sum_mantissa[655]_i_11_n_0\
    );
\sum_mantissa_reg[656]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(656),
      Q => \sum_mantissa_reg_n_0_[656]\,
      R => '0'
    );
\sum_mantissa_reg[657]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(657),
      Q => \sum_mantissa_reg_n_0_[657]\,
      R => '0'
    );
\sum_mantissa_reg[658]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(658),
      Q => \sum_mantissa_reg_n_0_[658]\,
      R => '0'
    );
\sum_mantissa_reg[659]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(659),
      Q => \sum_mantissa_reg_n_0_[659]\,
      R => '0'
    );
\sum_mantissa_reg[659]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[655]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[659]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[659]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[659]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[659]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(659 downto 656),
      O(3) => \sum_mantissa_reg[659]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[659]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[659]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[659]_i_3_n_7\,
      S(3) => \sum_mantissa[659]_i_8_n_0\,
      S(2) => \sum_mantissa[659]_i_9_n_0\,
      S(1) => \sum_mantissa[659]_i_10_n_0\,
      S(0) => \sum_mantissa[659]_i_11_n_0\
    );
\sum_mantissa_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(65),
      Q => \sum_mantissa_reg_n_0_[65]\,
      R => '0'
    );
\sum_mantissa_reg[660]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(660),
      Q => \sum_mantissa_reg_n_0_[660]\,
      R => '0'
    );
\sum_mantissa_reg[661]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(661),
      Q => \sum_mantissa_reg_n_0_[661]\,
      R => '0'
    );
\sum_mantissa_reg[662]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(662),
      Q => \sum_mantissa_reg_n_0_[662]\,
      R => '0'
    );
\sum_mantissa_reg[663]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(663),
      Q => \sum_mantissa_reg_n_0_[663]\,
      R => '0'
    );
\sum_mantissa_reg[663]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[659]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[663]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[663]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[663]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[663]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(663 downto 660),
      O(3) => \sum_mantissa_reg[663]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[663]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[663]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[663]_i_3_n_7\,
      S(3) => \sum_mantissa[663]_i_8_n_0\,
      S(2) => \sum_mantissa[663]_i_9_n_0\,
      S(1) => \sum_mantissa[663]_i_10_n_0\,
      S(0) => \sum_mantissa[663]_i_11_n_0\
    );
\sum_mantissa_reg[664]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(664),
      Q => \sum_mantissa_reg_n_0_[664]\,
      R => '0'
    );
\sum_mantissa_reg[665]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(665),
      Q => \sum_mantissa_reg_n_0_[665]\,
      R => '0'
    );
\sum_mantissa_reg[666]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(666),
      Q => \sum_mantissa_reg_n_0_[666]\,
      R => '0'
    );
\sum_mantissa_reg[667]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(667),
      Q => \sum_mantissa_reg_n_0_[667]\,
      R => '0'
    );
\sum_mantissa_reg[667]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[663]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[667]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[667]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[667]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[667]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(667 downto 664),
      O(3) => \sum_mantissa_reg[667]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[667]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[667]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[667]_i_3_n_7\,
      S(3) => \sum_mantissa[667]_i_8_n_0\,
      S(2) => \sum_mantissa[667]_i_9_n_0\,
      S(1) => \sum_mantissa[667]_i_10_n_0\,
      S(0) => \sum_mantissa[667]_i_11_n_0\
    );
\sum_mantissa_reg[668]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(668),
      Q => \sum_mantissa_reg_n_0_[668]\,
      R => '0'
    );
\sum_mantissa_reg[669]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(669),
      Q => \sum_mantissa_reg_n_0_[669]\,
      R => '0'
    );
\sum_mantissa_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(66),
      Q => \sum_mantissa_reg_n_0_[66]\,
      R => '0'
    );
\sum_mantissa_reg[670]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(670),
      Q => \sum_mantissa_reg_n_0_[670]\,
      R => '0'
    );
\sum_mantissa_reg[671]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(671),
      Q => \sum_mantissa_reg_n_0_[671]\,
      R => '0'
    );
\sum_mantissa_reg[671]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[667]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[671]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[671]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[671]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[671]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(671 downto 668),
      O(3) => \sum_mantissa_reg[671]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[671]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[671]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[671]_i_3_n_7\,
      S(3) => \sum_mantissa[671]_i_8_n_0\,
      S(2) => \sum_mantissa[671]_i_9_n_0\,
      S(1) => \sum_mantissa[671]_i_10_n_0\,
      S(0) => \sum_mantissa[671]_i_11_n_0\
    );
\sum_mantissa_reg[672]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(672),
      Q => \sum_mantissa_reg_n_0_[672]\,
      R => '0'
    );
\sum_mantissa_reg[673]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(673),
      Q => \sum_mantissa_reg_n_0_[673]\,
      R => '0'
    );
\sum_mantissa_reg[674]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(674),
      Q => \sum_mantissa_reg_n_0_[674]\,
      R => '0'
    );
\sum_mantissa_reg[675]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(675),
      Q => \sum_mantissa_reg_n_0_[675]\,
      R => '0'
    );
\sum_mantissa_reg[675]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[671]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[675]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[675]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[675]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[675]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(675 downto 672),
      O(3) => \sum_mantissa_reg[675]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[675]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[675]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[675]_i_3_n_7\,
      S(3) => \sum_mantissa[675]_i_8_n_0\,
      S(2) => \sum_mantissa[675]_i_9_n_0\,
      S(1) => \sum_mantissa[675]_i_10_n_0\,
      S(0) => \sum_mantissa[675]_i_11_n_0\
    );
\sum_mantissa_reg[676]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(676),
      Q => \sum_mantissa_reg_n_0_[676]\,
      R => '0'
    );
\sum_mantissa_reg[677]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(677),
      Q => \sum_mantissa_reg_n_0_[677]\,
      R => '0'
    );
\sum_mantissa_reg[678]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(678),
      Q => \sum_mantissa_reg_n_0_[678]\,
      R => '0'
    );
\sum_mantissa_reg[679]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(679),
      Q => \sum_mantissa_reg_n_0_[679]\,
      R => '0'
    );
\sum_mantissa_reg[679]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[675]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[679]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[679]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[679]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[679]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(679 downto 676),
      O(3) => \sum_mantissa_reg[679]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[679]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[679]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[679]_i_3_n_7\,
      S(3) => \sum_mantissa[679]_i_8_n_0\,
      S(2) => \sum_mantissa[679]_i_9_n_0\,
      S(1) => \sum_mantissa[679]_i_10_n_0\,
      S(0) => \sum_mantissa[679]_i_11_n_0\
    );
\sum_mantissa_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(67),
      Q => \sum_mantissa_reg_n_0_[67]\,
      R => '0'
    );
\sum_mantissa_reg[67]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[63]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[67]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[67]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[67]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[67]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[67]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[67]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[67]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[67]_i_3_n_7\,
      S(3) => \sum_mantissa[67]_i_4_n_0\,
      S(2) => \sum_mantissa[67]_i_5_n_0\,
      S(1) => \sum_mantissa[67]_i_6_n_0\,
      S(0) => \sum_mantissa[67]_i_7_n_0\
    );
\sum_mantissa_reg[680]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(680),
      Q => \sum_mantissa_reg_n_0_[680]\,
      R => '0'
    );
\sum_mantissa_reg[681]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(681),
      Q => \sum_mantissa_reg_n_0_[681]\,
      R => '0'
    );
\sum_mantissa_reg[682]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(682),
      Q => \sum_mantissa_reg_n_0_[682]\,
      R => '0'
    );
\sum_mantissa_reg[683]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(683),
      Q => \sum_mantissa_reg_n_0_[683]\,
      R => '0'
    );
\sum_mantissa_reg[683]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[679]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[683]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[683]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[683]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[683]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(683 downto 680),
      O(3) => \sum_mantissa_reg[683]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[683]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[683]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[683]_i_3_n_7\,
      S(3) => \sum_mantissa[683]_i_8_n_0\,
      S(2) => \sum_mantissa[683]_i_9_n_0\,
      S(1) => \sum_mantissa[683]_i_10_n_0\,
      S(0) => \sum_mantissa[683]_i_11_n_0\
    );
\sum_mantissa_reg[684]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(684),
      Q => \sum_mantissa_reg_n_0_[684]\,
      R => '0'
    );
\sum_mantissa_reg[685]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(685),
      Q => \sum_mantissa_reg_n_0_[685]\,
      R => '0'
    );
\sum_mantissa_reg[686]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(686),
      Q => \sum_mantissa_reg_n_0_[686]\,
      R => '0'
    );
\sum_mantissa_reg[687]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(687),
      Q => \sum_mantissa_reg_n_0_[687]\,
      R => '0'
    );
\sum_mantissa_reg[687]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[683]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[687]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[687]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[687]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[687]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(687 downto 684),
      O(3) => \sum_mantissa_reg[687]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[687]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[687]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[687]_i_3_n_7\,
      S(3) => \sum_mantissa[687]_i_8_n_0\,
      S(2) => \sum_mantissa[687]_i_9_n_0\,
      S(1) => \sum_mantissa[687]_i_10_n_0\,
      S(0) => \sum_mantissa[687]_i_11_n_0\
    );
\sum_mantissa_reg[688]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(688),
      Q => \sum_mantissa_reg_n_0_[688]\,
      R => '0'
    );
\sum_mantissa_reg[689]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(689),
      Q => \sum_mantissa_reg_n_0_[689]\,
      R => '0'
    );
\sum_mantissa_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(68),
      Q => \sum_mantissa_reg_n_0_[68]\,
      R => '0'
    );
\sum_mantissa_reg[690]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(690),
      Q => \sum_mantissa_reg_n_0_[690]\,
      R => '0'
    );
\sum_mantissa_reg[691]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(691),
      Q => \sum_mantissa_reg_n_0_[691]\,
      R => '0'
    );
\sum_mantissa_reg[691]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[687]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[691]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[691]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[691]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[691]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(691 downto 688),
      O(3) => \sum_mantissa_reg[691]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[691]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[691]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[691]_i_3_n_7\,
      S(3) => \sum_mantissa[691]_i_8_n_0\,
      S(2) => \sum_mantissa[691]_i_9_n_0\,
      S(1) => \sum_mantissa[691]_i_10_n_0\,
      S(0) => \sum_mantissa[691]_i_11_n_0\
    );
\sum_mantissa_reg[692]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(692),
      Q => \sum_mantissa_reg_n_0_[692]\,
      R => '0'
    );
\sum_mantissa_reg[693]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(693),
      Q => \sum_mantissa_reg_n_0_[693]\,
      R => '0'
    );
\sum_mantissa_reg[694]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(694),
      Q => \sum_mantissa_reg_n_0_[694]\,
      R => '0'
    );
\sum_mantissa_reg[695]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(695),
      Q => \sum_mantissa_reg_n_0_[695]\,
      R => '0'
    );
\sum_mantissa_reg[695]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[691]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[695]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[695]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[695]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[695]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(695 downto 692),
      O(3) => \sum_mantissa_reg[695]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[695]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[695]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[695]_i_3_n_7\,
      S(3) => \sum_mantissa[695]_i_8_n_0\,
      S(2) => \sum_mantissa[695]_i_9_n_0\,
      S(1) => \sum_mantissa[695]_i_10_n_0\,
      S(0) => \sum_mantissa[695]_i_11_n_0\
    );
\sum_mantissa_reg[696]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(696),
      Q => \sum_mantissa_reg_n_0_[696]\,
      R => '0'
    );
\sum_mantissa_reg[697]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(697),
      Q => \sum_mantissa_reg_n_0_[697]\,
      R => '0'
    );
\sum_mantissa_reg[698]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(698),
      Q => \sum_mantissa_reg_n_0_[698]\,
      R => '0'
    );
\sum_mantissa_reg[699]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(699),
      Q => \sum_mantissa_reg_n_0_[699]\,
      R => '0'
    );
\sum_mantissa_reg[699]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[695]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[699]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[699]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[699]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[699]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(699 downto 696),
      O(3) => \sum_mantissa_reg[699]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[699]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[699]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[699]_i_3_n_7\,
      S(3) => \sum_mantissa[699]_i_8_n_0\,
      S(2) => \sum_mantissa[699]_i_9_n_0\,
      S(1) => \sum_mantissa[699]_i_10_n_0\,
      S(0) => \sum_mantissa[699]_i_11_n_0\
    );
\sum_mantissa_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(69),
      Q => \sum_mantissa_reg_n_0_[69]\,
      R => '0'
    );
\sum_mantissa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(6),
      Q => \sum_mantissa_reg_n_0_[6]\,
      R => '0'
    );
\sum_mantissa_reg[700]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(700),
      Q => \sum_mantissa_reg_n_0_[700]\,
      R => '0'
    );
\sum_mantissa_reg[701]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(701),
      Q => \sum_mantissa_reg_n_0_[701]\,
      R => '0'
    );
\sum_mantissa_reg[702]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(702),
      Q => \sum_mantissa_reg_n_0_[702]\,
      R => '0'
    );
\sum_mantissa_reg[703]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(703),
      Q => \sum_mantissa_reg_n_0_[703]\,
      R => '0'
    );
\sum_mantissa_reg[703]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[699]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[703]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[703]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[703]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[703]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(703 downto 700),
      O(3) => \sum_mantissa_reg[703]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[703]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[703]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[703]_i_3_n_7\,
      S(3) => \sum_mantissa[703]_i_8_n_0\,
      S(2) => \sum_mantissa[703]_i_9_n_0\,
      S(1) => \sum_mantissa[703]_i_10_n_0\,
      S(0) => \sum_mantissa[703]_i_11_n_0\
    );
\sum_mantissa_reg[704]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(704),
      Q => \sum_mantissa_reg_n_0_[704]\,
      R => '0'
    );
\sum_mantissa_reg[705]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(705),
      Q => \sum_mantissa_reg_n_0_[705]\,
      R => '0'
    );
\sum_mantissa_reg[706]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(706),
      Q => \sum_mantissa_reg_n_0_[706]\,
      R => '0'
    );
\sum_mantissa_reg[707]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(707),
      Q => \sum_mantissa_reg_n_0_[707]\,
      R => '0'
    );
\sum_mantissa_reg[707]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[703]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[707]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[707]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[707]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[707]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(707 downto 704),
      O(3) => \sum_mantissa_reg[707]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[707]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[707]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[707]_i_3_n_7\,
      S(3) => \sum_mantissa[707]_i_8_n_0\,
      S(2) => \sum_mantissa[707]_i_9_n_0\,
      S(1) => \sum_mantissa[707]_i_10_n_0\,
      S(0) => \sum_mantissa[707]_i_11_n_0\
    );
\sum_mantissa_reg[708]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(708),
      Q => \sum_mantissa_reg_n_0_[708]\,
      R => '0'
    );
\sum_mantissa_reg[709]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(709),
      Q => \sum_mantissa_reg_n_0_[709]\,
      R => '0'
    );
\sum_mantissa_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(70),
      Q => \sum_mantissa_reg_n_0_[70]\,
      R => '0'
    );
\sum_mantissa_reg[710]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(710),
      Q => \sum_mantissa_reg_n_0_[710]\,
      R => '0'
    );
\sum_mantissa_reg[711]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(711),
      Q => \sum_mantissa_reg_n_0_[711]\,
      R => '0'
    );
\sum_mantissa_reg[711]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[707]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[711]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[711]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[711]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[711]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(711 downto 708),
      O(3) => \sum_mantissa_reg[711]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[711]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[711]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[711]_i_3_n_7\,
      S(3) => \sum_mantissa[711]_i_8_n_0\,
      S(2) => \sum_mantissa[711]_i_9_n_0\,
      S(1) => \sum_mantissa[711]_i_10_n_0\,
      S(0) => \sum_mantissa[711]_i_11_n_0\
    );
\sum_mantissa_reg[712]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(712),
      Q => \sum_mantissa_reg_n_0_[712]\,
      R => '0'
    );
\sum_mantissa_reg[713]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(713),
      Q => \sum_mantissa_reg_n_0_[713]\,
      R => '0'
    );
\sum_mantissa_reg[714]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(714),
      Q => \sum_mantissa_reg_n_0_[714]\,
      R => '0'
    );
\sum_mantissa_reg[715]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(715),
      Q => \sum_mantissa_reg_n_0_[715]\,
      R => '0'
    );
\sum_mantissa_reg[715]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[711]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[715]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[715]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[715]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[715]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(715 downto 712),
      O(3) => \sum_mantissa_reg[715]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[715]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[715]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[715]_i_3_n_7\,
      S(3) => \sum_mantissa[715]_i_8_n_0\,
      S(2) => \sum_mantissa[715]_i_9_n_0\,
      S(1) => \sum_mantissa[715]_i_10_n_0\,
      S(0) => \sum_mantissa[715]_i_11_n_0\
    );
\sum_mantissa_reg[716]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(716),
      Q => \sum_mantissa_reg_n_0_[716]\,
      R => '0'
    );
\sum_mantissa_reg[717]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(717),
      Q => \sum_mantissa_reg_n_0_[717]\,
      R => '0'
    );
\sum_mantissa_reg[718]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(718),
      Q => \sum_mantissa_reg_n_0_[718]\,
      R => '0'
    );
\sum_mantissa_reg[719]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(719),
      Q => \sum_mantissa_reg_n_0_[719]\,
      R => '0'
    );
\sum_mantissa_reg[719]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[715]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[719]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[719]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[719]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[719]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(719 downto 716),
      O(3) => \sum_mantissa_reg[719]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[719]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[719]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[719]_i_3_n_7\,
      S(3) => \sum_mantissa[719]_i_8_n_0\,
      S(2) => \sum_mantissa[719]_i_9_n_0\,
      S(1) => \sum_mantissa[719]_i_10_n_0\,
      S(0) => \sum_mantissa[719]_i_11_n_0\
    );
\sum_mantissa_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(71),
      Q => \sum_mantissa_reg_n_0_[71]\,
      R => '0'
    );
\sum_mantissa_reg[71]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[67]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[71]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[71]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[71]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[71]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[71]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[71]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[71]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[71]_i_3_n_7\,
      S(3) => \sum_mantissa[71]_i_4_n_0\,
      S(2) => \sum_mantissa[71]_i_5_n_0\,
      S(1) => \sum_mantissa[71]_i_6_n_0\,
      S(0) => \sum_mantissa[71]_i_7_n_0\
    );
\sum_mantissa_reg[720]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(720),
      Q => \sum_mantissa_reg_n_0_[720]\,
      R => '0'
    );
\sum_mantissa_reg[721]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(721),
      Q => \sum_mantissa_reg_n_0_[721]\,
      R => '0'
    );
\sum_mantissa_reg[722]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(722),
      Q => \sum_mantissa_reg_n_0_[722]\,
      R => '0'
    );
\sum_mantissa_reg[723]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(723),
      Q => \sum_mantissa_reg_n_0_[723]\,
      R => '0'
    );
\sum_mantissa_reg[723]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[719]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[723]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[723]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[723]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[723]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(723 downto 720),
      O(3) => \sum_mantissa_reg[723]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[723]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[723]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[723]_i_3_n_7\,
      S(3) => \sum_mantissa[723]_i_8_n_0\,
      S(2) => \sum_mantissa[723]_i_9_n_0\,
      S(1) => \sum_mantissa[723]_i_10_n_0\,
      S(0) => \sum_mantissa[723]_i_11_n_0\
    );
\sum_mantissa_reg[724]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(724),
      Q => \sum_mantissa_reg_n_0_[724]\,
      R => '0'
    );
\sum_mantissa_reg[725]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(725),
      Q => \sum_mantissa_reg_n_0_[725]\,
      R => '0'
    );
\sum_mantissa_reg[726]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(726),
      Q => \sum_mantissa_reg_n_0_[726]\,
      R => '0'
    );
\sum_mantissa_reg[727]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(727),
      Q => \sum_mantissa_reg_n_0_[727]\,
      R => '0'
    );
\sum_mantissa_reg[727]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[723]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[727]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[727]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[727]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[727]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(727 downto 724),
      O(3) => \sum_mantissa_reg[727]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[727]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[727]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[727]_i_3_n_7\,
      S(3) => \sum_mantissa[727]_i_8_n_0\,
      S(2) => \sum_mantissa[727]_i_9_n_0\,
      S(1) => \sum_mantissa[727]_i_10_n_0\,
      S(0) => \sum_mantissa[727]_i_11_n_0\
    );
\sum_mantissa_reg[728]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(728),
      Q => \sum_mantissa_reg_n_0_[728]\,
      R => '0'
    );
\sum_mantissa_reg[729]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(729),
      Q => \sum_mantissa_reg_n_0_[729]\,
      R => '0'
    );
\sum_mantissa_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(72),
      Q => \sum_mantissa_reg_n_0_[72]\,
      R => '0'
    );
\sum_mantissa_reg[730]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(730),
      Q => \sum_mantissa_reg_n_0_[730]\,
      R => '0'
    );
\sum_mantissa_reg[731]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(731),
      Q => \sum_mantissa_reg_n_0_[731]\,
      R => '0'
    );
\sum_mantissa_reg[731]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[727]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[731]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[731]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[731]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[731]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(731 downto 728),
      O(3) => \sum_mantissa_reg[731]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[731]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[731]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[731]_i_3_n_7\,
      S(3) => \sum_mantissa[731]_i_8_n_0\,
      S(2) => \sum_mantissa[731]_i_9_n_0\,
      S(1) => \sum_mantissa[731]_i_10_n_0\,
      S(0) => \sum_mantissa[731]_i_11_n_0\
    );
\sum_mantissa_reg[732]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(732),
      Q => \sum_mantissa_reg_n_0_[732]\,
      R => '0'
    );
\sum_mantissa_reg[733]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(733),
      Q => \sum_mantissa_reg_n_0_[733]\,
      R => '0'
    );
\sum_mantissa_reg[734]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(734),
      Q => \sum_mantissa_reg_n_0_[734]\,
      R => '0'
    );
\sum_mantissa_reg[735]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(735),
      Q => \sum_mantissa_reg_n_0_[735]\,
      R => '0'
    );
\sum_mantissa_reg[735]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[731]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[735]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[735]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[735]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[735]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(735 downto 732),
      O(3) => \sum_mantissa_reg[735]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[735]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[735]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[735]_i_3_n_7\,
      S(3) => \sum_mantissa[735]_i_8_n_0\,
      S(2) => \sum_mantissa[735]_i_9_n_0\,
      S(1) => \sum_mantissa[735]_i_10_n_0\,
      S(0) => \sum_mantissa[735]_i_11_n_0\
    );
\sum_mantissa_reg[736]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(736),
      Q => \sum_mantissa_reg_n_0_[736]\,
      R => '0'
    );
\sum_mantissa_reg[737]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(737),
      Q => \sum_mantissa_reg_n_0_[737]\,
      R => '0'
    );
\sum_mantissa_reg[738]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(738),
      Q => \sum_mantissa_reg_n_0_[738]\,
      R => '0'
    );
\sum_mantissa_reg[739]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(739),
      Q => \sum_mantissa_reg_n_0_[739]\,
      R => '0'
    );
\sum_mantissa_reg[739]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[735]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[739]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[739]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[739]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[739]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(739 downto 736),
      O(3) => \sum_mantissa_reg[739]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[739]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[739]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[739]_i_3_n_7\,
      S(3) => \sum_mantissa[739]_i_8_n_0\,
      S(2) => \sum_mantissa[739]_i_9_n_0\,
      S(1) => \sum_mantissa[739]_i_10_n_0\,
      S(0) => \sum_mantissa[739]_i_11_n_0\
    );
\sum_mantissa_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(73),
      Q => \sum_mantissa_reg_n_0_[73]\,
      R => '0'
    );
\sum_mantissa_reg[740]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(740),
      Q => \sum_mantissa_reg_n_0_[740]\,
      R => '0'
    );
\sum_mantissa_reg[741]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(741),
      Q => \sum_mantissa_reg_n_0_[741]\,
      R => '0'
    );
\sum_mantissa_reg[742]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(742),
      Q => \sum_mantissa_reg_n_0_[742]\,
      R => '0'
    );
\sum_mantissa_reg[743]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(743),
      Q => \sum_mantissa_reg_n_0_[743]\,
      R => '0'
    );
\sum_mantissa_reg[743]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[739]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[743]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[743]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[743]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[743]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(743 downto 740),
      O(3) => \sum_mantissa_reg[743]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[743]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[743]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[743]_i_3_n_7\,
      S(3) => \sum_mantissa[743]_i_8_n_0\,
      S(2) => \sum_mantissa[743]_i_9_n_0\,
      S(1) => \sum_mantissa[743]_i_10_n_0\,
      S(0) => \sum_mantissa[743]_i_11_n_0\
    );
\sum_mantissa_reg[744]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(744),
      Q => \sum_mantissa_reg_n_0_[744]\,
      R => '0'
    );
\sum_mantissa_reg[745]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(745),
      Q => \sum_mantissa_reg_n_0_[745]\,
      R => '0'
    );
\sum_mantissa_reg[746]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(746),
      Q => \sum_mantissa_reg_n_0_[746]\,
      R => '0'
    );
\sum_mantissa_reg[747]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(747),
      Q => \sum_mantissa_reg_n_0_[747]\,
      R => '0'
    );
\sum_mantissa_reg[747]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[743]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[747]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[747]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[747]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[747]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(747 downto 744),
      O(3) => \sum_mantissa_reg[747]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[747]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[747]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[747]_i_3_n_7\,
      S(3) => \sum_mantissa[747]_i_8_n_0\,
      S(2) => \sum_mantissa[747]_i_9_n_0\,
      S(1) => \sum_mantissa[747]_i_10_n_0\,
      S(0) => \sum_mantissa[747]_i_11_n_0\
    );
\sum_mantissa_reg[748]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(748),
      Q => \sum_mantissa_reg_n_0_[748]\,
      R => '0'
    );
\sum_mantissa_reg[749]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(749),
      Q => \sum_mantissa_reg_n_0_[749]\,
      R => '0'
    );
\sum_mantissa_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(74),
      Q => \sum_mantissa_reg_n_0_[74]\,
      R => '0'
    );
\sum_mantissa_reg[750]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(750),
      Q => \sum_mantissa_reg_n_0_[750]\,
      R => '0'
    );
\sum_mantissa_reg[751]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(751),
      Q => \sum_mantissa_reg_n_0_[751]\,
      R => '0'
    );
\sum_mantissa_reg[751]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[747]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[751]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[751]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[751]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[751]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(751 downto 748),
      O(3) => \sum_mantissa_reg[751]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[751]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[751]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[751]_i_3_n_7\,
      S(3) => \sum_mantissa[751]_i_8_n_0\,
      S(2) => \sum_mantissa[751]_i_9_n_0\,
      S(1) => \sum_mantissa[751]_i_10_n_0\,
      S(0) => \sum_mantissa[751]_i_11_n_0\
    );
\sum_mantissa_reg[752]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(752),
      Q => \sum_mantissa_reg_n_0_[752]\,
      R => '0'
    );
\sum_mantissa_reg[753]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(753),
      Q => \sum_mantissa_reg_n_0_[753]\,
      R => '0'
    );
\sum_mantissa_reg[754]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(754),
      Q => \sum_mantissa_reg_n_0_[754]\,
      R => '0'
    );
\sum_mantissa_reg[755]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(755),
      Q => \sum_mantissa_reg_n_0_[755]\,
      R => '0'
    );
\sum_mantissa_reg[755]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[751]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[755]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[755]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[755]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[755]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(755 downto 752),
      O(3) => \sum_mantissa_reg[755]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[755]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[755]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[755]_i_3_n_7\,
      S(3) => \sum_mantissa[755]_i_8_n_0\,
      S(2) => \sum_mantissa[755]_i_9_n_0\,
      S(1) => \sum_mantissa[755]_i_10_n_0\,
      S(0) => \sum_mantissa[755]_i_11_n_0\
    );
\sum_mantissa_reg[756]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(756),
      Q => \sum_mantissa_reg_n_0_[756]\,
      R => '0'
    );
\sum_mantissa_reg[757]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(757),
      Q => \sum_mantissa_reg_n_0_[757]\,
      R => '0'
    );
\sum_mantissa_reg[758]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(758),
      Q => \sum_mantissa_reg_n_0_[758]\,
      R => '0'
    );
\sum_mantissa_reg[759]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(759),
      Q => \sum_mantissa_reg_n_0_[759]\,
      R => '0'
    );
\sum_mantissa_reg[759]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[755]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[759]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[759]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[759]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[759]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(759 downto 756),
      O(3) => \sum_mantissa_reg[759]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[759]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[759]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[759]_i_3_n_7\,
      S(3) => \sum_mantissa[759]_i_8_n_0\,
      S(2) => \sum_mantissa[759]_i_9_n_0\,
      S(1) => \sum_mantissa[759]_i_10_n_0\,
      S(0) => \sum_mantissa[759]_i_11_n_0\
    );
\sum_mantissa_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(75),
      Q => \sum_mantissa_reg_n_0_[75]\,
      R => '0'
    );
\sum_mantissa_reg[75]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[71]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[75]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[75]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[75]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[75]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[75]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[75]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[75]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[75]_i_3_n_7\,
      S(3) => \sum_mantissa[75]_i_4_n_0\,
      S(2) => \sum_mantissa[75]_i_5_n_0\,
      S(1) => \sum_mantissa[75]_i_6_n_0\,
      S(0) => \sum_mantissa[75]_i_7_n_0\
    );
\sum_mantissa_reg[760]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(760),
      Q => \sum_mantissa_reg_n_0_[760]\,
      R => '0'
    );
\sum_mantissa_reg[761]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(761),
      Q => \sum_mantissa_reg_n_0_[761]\,
      R => '0'
    );
\sum_mantissa_reg[762]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(762),
      Q => \sum_mantissa_reg_n_0_[762]\,
      R => '0'
    );
\sum_mantissa_reg[763]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(763),
      Q => \sum_mantissa_reg_n_0_[763]\,
      R => '0'
    );
\sum_mantissa_reg[763]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[759]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[763]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[763]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[763]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[763]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(763 downto 760),
      O(3) => \sum_mantissa_reg[763]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[763]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[763]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[763]_i_3_n_7\,
      S(3) => \sum_mantissa[763]_i_8_n_0\,
      S(2) => \sum_mantissa[763]_i_9_n_0\,
      S(1) => \sum_mantissa[763]_i_10_n_0\,
      S(0) => \sum_mantissa[763]_i_11_n_0\
    );
\sum_mantissa_reg[764]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(764),
      Q => \sum_mantissa_reg_n_0_[764]\,
      R => '0'
    );
\sum_mantissa_reg[765]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(765),
      Q => \sum_mantissa_reg_n_0_[765]\,
      R => '0'
    );
\sum_mantissa_reg[766]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(766),
      Q => \sum_mantissa_reg_n_0_[766]\,
      R => '0'
    );
\sum_mantissa_reg[767]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(767),
      Q => \sum_mantissa_reg_n_0_[767]\,
      R => '0'
    );
\sum_mantissa_reg[767]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[763]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[767]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[767]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[767]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[767]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(767 downto 764),
      O(3) => \sum_mantissa_reg[767]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[767]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[767]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[767]_i_3_n_7\,
      S(3) => \sum_mantissa[767]_i_8_n_0\,
      S(2) => \sum_mantissa[767]_i_9_n_0\,
      S(1) => \sum_mantissa[767]_i_10_n_0\,
      S(0) => \sum_mantissa[767]_i_11_n_0\
    );
\sum_mantissa_reg[768]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(768),
      Q => \sum_mantissa_reg_n_0_[768]\,
      R => '0'
    );
\sum_mantissa_reg[769]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(769),
      Q => \sum_mantissa_reg_n_0_[769]\,
      R => '0'
    );
\sum_mantissa_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(76),
      Q => \sum_mantissa_reg_n_0_[76]\,
      R => '0'
    );
\sum_mantissa_reg[770]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(770),
      Q => \sum_mantissa_reg_n_0_[770]\,
      R => '0'
    );
\sum_mantissa_reg[771]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(771),
      Q => \sum_mantissa_reg_n_0_[771]\,
      R => '0'
    );
\sum_mantissa_reg[771]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[767]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[771]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[771]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[771]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[771]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(771 downto 768),
      O(3) => \sum_mantissa_reg[771]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[771]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[771]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[771]_i_3_n_7\,
      S(3) => \sum_mantissa[771]_i_8_n_0\,
      S(2) => \sum_mantissa[771]_i_9_n_0\,
      S(1) => \sum_mantissa[771]_i_10_n_0\,
      S(0) => \sum_mantissa[771]_i_11_n_0\
    );
\sum_mantissa_reg[772]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(772),
      Q => \sum_mantissa_reg_n_0_[772]\,
      R => '0'
    );
\sum_mantissa_reg[773]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(773),
      Q => \sum_mantissa_reg_n_0_[773]\,
      R => '0'
    );
\sum_mantissa_reg[774]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(774),
      Q => \sum_mantissa_reg_n_0_[774]\,
      R => '0'
    );
\sum_mantissa_reg[775]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(775),
      Q => \sum_mantissa_reg_n_0_[775]\,
      R => '0'
    );
\sum_mantissa_reg[775]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[771]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[775]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[775]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[775]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[775]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(775 downto 772),
      O(3) => \sum_mantissa_reg[775]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[775]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[775]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[775]_i_3_n_7\,
      S(3) => \sum_mantissa[775]_i_8_n_0\,
      S(2) => \sum_mantissa[775]_i_9_n_0\,
      S(1) => \sum_mantissa[775]_i_10_n_0\,
      S(0) => \sum_mantissa[775]_i_11_n_0\
    );
\sum_mantissa_reg[776]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(776),
      Q => \sum_mantissa_reg_n_0_[776]\,
      R => '0'
    );
\sum_mantissa_reg[777]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(777),
      Q => \sum_mantissa_reg_n_0_[777]\,
      R => '0'
    );
\sum_mantissa_reg[778]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(778),
      Q => \sum_mantissa_reg_n_0_[778]\,
      R => '0'
    );
\sum_mantissa_reg[779]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(779),
      Q => \sum_mantissa_reg_n_0_[779]\,
      R => '0'
    );
\sum_mantissa_reg[779]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[775]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[779]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[779]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[779]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[779]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(779 downto 776),
      O(3) => \sum_mantissa_reg[779]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[779]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[779]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[779]_i_3_n_7\,
      S(3) => \sum_mantissa[779]_i_8_n_0\,
      S(2) => \sum_mantissa[779]_i_9_n_0\,
      S(1) => \sum_mantissa[779]_i_10_n_0\,
      S(0) => \sum_mantissa[779]_i_11_n_0\
    );
\sum_mantissa_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(77),
      Q => \sum_mantissa_reg_n_0_[77]\,
      R => '0'
    );
\sum_mantissa_reg[780]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(780),
      Q => \sum_mantissa_reg_n_0_[780]\,
      R => '0'
    );
\sum_mantissa_reg[781]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(781),
      Q => \sum_mantissa_reg_n_0_[781]\,
      R => '0'
    );
\sum_mantissa_reg[782]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(782),
      Q => \sum_mantissa_reg_n_0_[782]\,
      R => '0'
    );
\sum_mantissa_reg[783]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(783),
      Q => \sum_mantissa_reg_n_0_[783]\,
      R => '0'
    );
\sum_mantissa_reg[783]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[779]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[783]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[783]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[783]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[783]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(783 downto 780),
      O(3) => \sum_mantissa_reg[783]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[783]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[783]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[783]_i_3_n_7\,
      S(3) => \sum_mantissa[783]_i_8_n_0\,
      S(2) => \sum_mantissa[783]_i_9_n_0\,
      S(1) => \sum_mantissa[783]_i_10_n_0\,
      S(0) => \sum_mantissa[783]_i_11_n_0\
    );
\sum_mantissa_reg[784]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(784),
      Q => \sum_mantissa_reg_n_0_[784]\,
      R => '0'
    );
\sum_mantissa_reg[785]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(785),
      Q => \sum_mantissa_reg_n_0_[785]\,
      R => '0'
    );
\sum_mantissa_reg[786]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(786),
      Q => \sum_mantissa_reg_n_0_[786]\,
      R => '0'
    );
\sum_mantissa_reg[787]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(787),
      Q => \sum_mantissa_reg_n_0_[787]\,
      R => '0'
    );
\sum_mantissa_reg[787]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[783]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[787]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[787]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[787]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[787]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(787 downto 784),
      O(3) => \sum_mantissa_reg[787]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[787]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[787]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[787]_i_3_n_7\,
      S(3) => \sum_mantissa[787]_i_8_n_0\,
      S(2) => \sum_mantissa[787]_i_9_n_0\,
      S(1) => \sum_mantissa[787]_i_10_n_0\,
      S(0) => \sum_mantissa[787]_i_11_n_0\
    );
\sum_mantissa_reg[788]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(788),
      Q => \sum_mantissa_reg_n_0_[788]\,
      R => '0'
    );
\sum_mantissa_reg[789]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(789),
      Q => \sum_mantissa_reg_n_0_[789]\,
      R => '0'
    );
\sum_mantissa_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(78),
      Q => \sum_mantissa_reg_n_0_[78]\,
      R => '0'
    );
\sum_mantissa_reg[790]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(790),
      Q => \sum_mantissa_reg_n_0_[790]\,
      R => '0'
    );
\sum_mantissa_reg[791]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(791),
      Q => \sum_mantissa_reg_n_0_[791]\,
      R => '0'
    );
\sum_mantissa_reg[791]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[787]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[791]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[791]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[791]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[791]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(791 downto 788),
      O(3) => \sum_mantissa_reg[791]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[791]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[791]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[791]_i_3_n_7\,
      S(3) => \sum_mantissa[791]_i_8_n_0\,
      S(2) => \sum_mantissa[791]_i_9_n_0\,
      S(1) => \sum_mantissa[791]_i_10_n_0\,
      S(0) => \sum_mantissa[791]_i_11_n_0\
    );
\sum_mantissa_reg[792]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(792),
      Q => \sum_mantissa_reg_n_0_[792]\,
      R => '0'
    );
\sum_mantissa_reg[793]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(793),
      Q => \sum_mantissa_reg_n_0_[793]\,
      R => '0'
    );
\sum_mantissa_reg[794]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(794),
      Q => \sum_mantissa_reg_n_0_[794]\,
      R => '0'
    );
\sum_mantissa_reg[795]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(795),
      Q => \sum_mantissa_reg_n_0_[795]\,
      R => '0'
    );
\sum_mantissa_reg[795]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[791]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[795]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[795]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[795]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[795]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(795 downto 792),
      O(3) => \sum_mantissa_reg[795]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[795]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[795]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[795]_i_3_n_7\,
      S(3) => \sum_mantissa[795]_i_8_n_0\,
      S(2) => \sum_mantissa[795]_i_9_n_0\,
      S(1) => \sum_mantissa[795]_i_10_n_0\,
      S(0) => \sum_mantissa[795]_i_11_n_0\
    );
\sum_mantissa_reg[796]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(796),
      Q => \sum_mantissa_reg_n_0_[796]\,
      R => '0'
    );
\sum_mantissa_reg[797]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(797),
      Q => \sum_mantissa_reg_n_0_[797]\,
      R => '0'
    );
\sum_mantissa_reg[798]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(798),
      Q => \sum_mantissa_reg_n_0_[798]\,
      R => '0'
    );
\sum_mantissa_reg[799]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(799),
      Q => \sum_mantissa_reg_n_0_[799]\,
      R => '0'
    );
\sum_mantissa_reg[799]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[795]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[799]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[799]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[799]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[799]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(799 downto 796),
      O(3) => \sum_mantissa_reg[799]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[799]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[799]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[799]_i_3_n_7\,
      S(3) => \sum_mantissa[799]_i_8_n_0\,
      S(2) => \sum_mantissa[799]_i_9_n_0\,
      S(1) => \sum_mantissa[799]_i_10_n_0\,
      S(0) => \sum_mantissa[799]_i_11_n_0\
    );
\sum_mantissa_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(79),
      Q => \sum_mantissa_reg_n_0_[79]\,
      R => '0'
    );
\sum_mantissa_reg[79]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[75]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[79]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[79]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[79]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[79]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[79]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[79]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[79]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[79]_i_3_n_7\,
      S(3) => \sum_mantissa[79]_i_4_n_0\,
      S(2) => \sum_mantissa[79]_i_5_n_0\,
      S(1) => \sum_mantissa[79]_i_6_n_0\,
      S(0) => \sum_mantissa[79]_i_7_n_0\
    );
\sum_mantissa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(7),
      Q => \sum_mantissa_reg_n_0_[7]\,
      R => '0'
    );
\sum_mantissa_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[3]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[7]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[7]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[7]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[7]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[7]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[7]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[7]_i_3_n_7\,
      S(3) => \sum_mantissa[7]_i_4_n_0\,
      S(2) => \sum_mantissa[7]_i_5_n_0\,
      S(1) => \sum_mantissa[7]_i_6_n_0\,
      S(0) => \sum_mantissa[7]_i_7_n_0\
    );
\sum_mantissa_reg[800]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(800),
      Q => \sum_mantissa_reg_n_0_[800]\,
      R => '0'
    );
\sum_mantissa_reg[801]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(801),
      Q => \sum_mantissa_reg_n_0_[801]\,
      R => '0'
    );
\sum_mantissa_reg[802]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(802),
      Q => \sum_mantissa_reg_n_0_[802]\,
      R => '0'
    );
\sum_mantissa_reg[803]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(803),
      Q => \sum_mantissa_reg_n_0_[803]\,
      R => '0'
    );
\sum_mantissa_reg[803]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[799]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[803]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[803]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[803]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[803]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(803 downto 800),
      O(3) => \sum_mantissa_reg[803]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[803]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[803]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[803]_i_3_n_7\,
      S(3) => \sum_mantissa[803]_i_8_n_0\,
      S(2) => \sum_mantissa[803]_i_9_n_0\,
      S(1) => \sum_mantissa[803]_i_10_n_0\,
      S(0) => \sum_mantissa[803]_i_11_n_0\
    );
\sum_mantissa_reg[804]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(804),
      Q => \sum_mantissa_reg_n_0_[804]\,
      R => '0'
    );
\sum_mantissa_reg[805]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(805),
      Q => \sum_mantissa_reg_n_0_[805]\,
      R => '0'
    );
\sum_mantissa_reg[806]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(806),
      Q => \sum_mantissa_reg_n_0_[806]\,
      R => '0'
    );
\sum_mantissa_reg[807]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(807),
      Q => \sum_mantissa_reg_n_0_[807]\,
      R => '0'
    );
\sum_mantissa_reg[807]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[803]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[807]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[807]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[807]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[807]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(807 downto 804),
      O(3) => \sum_mantissa_reg[807]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[807]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[807]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[807]_i_3_n_7\,
      S(3) => \sum_mantissa[807]_i_8_n_0\,
      S(2) => \sum_mantissa[807]_i_9_n_0\,
      S(1) => \sum_mantissa[807]_i_10_n_0\,
      S(0) => \sum_mantissa[807]_i_11_n_0\
    );
\sum_mantissa_reg[808]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(808),
      Q => \sum_mantissa_reg_n_0_[808]\,
      R => '0'
    );
\sum_mantissa_reg[809]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(809),
      Q => \sum_mantissa_reg_n_0_[809]\,
      R => '0'
    );
\sum_mantissa_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(80),
      Q => \sum_mantissa_reg_n_0_[80]\,
      R => '0'
    );
\sum_mantissa_reg[810]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(810),
      Q => \sum_mantissa_reg_n_0_[810]\,
      R => '0'
    );
\sum_mantissa_reg[811]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(811),
      Q => \sum_mantissa_reg_n_0_[811]\,
      R => '0'
    );
\sum_mantissa_reg[811]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[807]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[811]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[811]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[811]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[811]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(811 downto 808),
      O(3) => \sum_mantissa_reg[811]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[811]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[811]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[811]_i_3_n_7\,
      S(3) => \sum_mantissa[811]_i_8_n_0\,
      S(2) => \sum_mantissa[811]_i_9_n_0\,
      S(1) => \sum_mantissa[811]_i_10_n_0\,
      S(0) => \sum_mantissa[811]_i_11_n_0\
    );
\sum_mantissa_reg[812]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(812),
      Q => \sum_mantissa_reg_n_0_[812]\,
      R => '0'
    );
\sum_mantissa_reg[813]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(813),
      Q => \sum_mantissa_reg_n_0_[813]\,
      R => '0'
    );
\sum_mantissa_reg[814]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(814),
      Q => \sum_mantissa_reg_n_0_[814]\,
      R => '0'
    );
\sum_mantissa_reg[815]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(815),
      Q => \sum_mantissa_reg_n_0_[815]\,
      R => '0'
    );
\sum_mantissa_reg[815]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[811]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[815]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[815]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[815]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[815]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(815 downto 812),
      O(3) => \sum_mantissa_reg[815]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[815]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[815]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[815]_i_3_n_7\,
      S(3) => \sum_mantissa[815]_i_8_n_0\,
      S(2) => \sum_mantissa[815]_i_9_n_0\,
      S(1) => \sum_mantissa[815]_i_10_n_0\,
      S(0) => \sum_mantissa[815]_i_11_n_0\
    );
\sum_mantissa_reg[816]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(816),
      Q => \sum_mantissa_reg_n_0_[816]\,
      R => '0'
    );
\sum_mantissa_reg[817]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(817),
      Q => \sum_mantissa_reg_n_0_[817]\,
      R => '0'
    );
\sum_mantissa_reg[818]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(818),
      Q => \sum_mantissa_reg_n_0_[818]\,
      R => '0'
    );
\sum_mantissa_reg[819]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(819),
      Q => \sum_mantissa_reg_n_0_[819]\,
      R => '0'
    );
\sum_mantissa_reg[819]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[815]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[819]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[819]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[819]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[819]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(819 downto 816),
      O(3) => \sum_mantissa_reg[819]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[819]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[819]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[819]_i_3_n_7\,
      S(3) => \sum_mantissa[819]_i_8_n_0\,
      S(2) => \sum_mantissa[819]_i_9_n_0\,
      S(1) => \sum_mantissa[819]_i_10_n_0\,
      S(0) => \sum_mantissa[819]_i_11_n_0\
    );
\sum_mantissa_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(81),
      Q => \sum_mantissa_reg_n_0_[81]\,
      R => '0'
    );
\sum_mantissa_reg[820]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(820),
      Q => \sum_mantissa_reg_n_0_[820]\,
      R => '0'
    );
\sum_mantissa_reg[821]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(821),
      Q => \sum_mantissa_reg_n_0_[821]\,
      R => '0'
    );
\sum_mantissa_reg[822]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(822),
      Q => \sum_mantissa_reg_n_0_[822]\,
      R => '0'
    );
\sum_mantissa_reg[823]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(823),
      Q => \sum_mantissa_reg_n_0_[823]\,
      R => '0'
    );
\sum_mantissa_reg[823]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[819]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[823]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[823]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[823]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[823]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(823 downto 820),
      O(3) => \sum_mantissa_reg[823]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[823]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[823]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[823]_i_3_n_7\,
      S(3) => \sum_mantissa[823]_i_8_n_0\,
      S(2) => \sum_mantissa[823]_i_9_n_0\,
      S(1) => \sum_mantissa[823]_i_10_n_0\,
      S(0) => \sum_mantissa[823]_i_11_n_0\
    );
\sum_mantissa_reg[824]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(824),
      Q => \sum_mantissa_reg_n_0_[824]\,
      R => '0'
    );
\sum_mantissa_reg[825]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(825),
      Q => \sum_mantissa_reg_n_0_[825]\,
      R => '0'
    );
\sum_mantissa_reg[826]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(826),
      Q => \sum_mantissa_reg_n_0_[826]\,
      R => '0'
    );
\sum_mantissa_reg[827]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(827),
      Q => \sum_mantissa_reg_n_0_[827]\,
      R => '0'
    );
\sum_mantissa_reg[827]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[823]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[827]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[827]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[827]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[827]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(827 downto 824),
      O(3) => \sum_mantissa_reg[827]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[827]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[827]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[827]_i_3_n_7\,
      S(3) => \sum_mantissa[827]_i_8_n_0\,
      S(2) => \sum_mantissa[827]_i_9_n_0\,
      S(1) => \sum_mantissa[827]_i_10_n_0\,
      S(0) => \sum_mantissa[827]_i_11_n_0\
    );
\sum_mantissa_reg[828]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(828),
      Q => \sum_mantissa_reg_n_0_[828]\,
      R => '0'
    );
\sum_mantissa_reg[829]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(829),
      Q => \sum_mantissa_reg_n_0_[829]\,
      R => '0'
    );
\sum_mantissa_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(82),
      Q => \sum_mantissa_reg_n_0_[82]\,
      R => '0'
    );
\sum_mantissa_reg[830]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(830),
      Q => \sum_mantissa_reg_n_0_[830]\,
      R => '0'
    );
\sum_mantissa_reg[831]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(831),
      Q => \sum_mantissa_reg_n_0_[831]\,
      R => '0'
    );
\sum_mantissa_reg[831]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[827]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[831]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[831]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[831]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[831]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(831 downto 828),
      O(3) => \sum_mantissa_reg[831]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[831]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[831]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[831]_i_3_n_7\,
      S(3) => \sum_mantissa[831]_i_8_n_0\,
      S(2) => \sum_mantissa[831]_i_9_n_0\,
      S(1) => \sum_mantissa[831]_i_10_n_0\,
      S(0) => \sum_mantissa[831]_i_11_n_0\
    );
\sum_mantissa_reg[832]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(832),
      Q => \sum_mantissa_reg_n_0_[832]\,
      R => '0'
    );
\sum_mantissa_reg[833]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(833),
      Q => \sum_mantissa_reg_n_0_[833]\,
      R => '0'
    );
\sum_mantissa_reg[834]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(834),
      Q => \sum_mantissa_reg_n_0_[834]\,
      R => '0'
    );
\sum_mantissa_reg[835]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(835),
      Q => \sum_mantissa_reg_n_0_[835]\,
      R => '0'
    );
\sum_mantissa_reg[835]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[831]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[835]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[835]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[835]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[835]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(835 downto 832),
      O(3) => \sum_mantissa_reg[835]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[835]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[835]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[835]_i_3_n_7\,
      S(3) => \sum_mantissa[835]_i_8_n_0\,
      S(2) => \sum_mantissa[835]_i_9_n_0\,
      S(1) => \sum_mantissa[835]_i_10_n_0\,
      S(0) => \sum_mantissa[835]_i_11_n_0\
    );
\sum_mantissa_reg[836]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(836),
      Q => \sum_mantissa_reg_n_0_[836]\,
      R => '0'
    );
\sum_mantissa_reg[837]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(837),
      Q => \sum_mantissa_reg_n_0_[837]\,
      R => '0'
    );
\sum_mantissa_reg[838]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(838),
      Q => \sum_mantissa_reg_n_0_[838]\,
      R => '0'
    );
\sum_mantissa_reg[839]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(839),
      Q => \sum_mantissa_reg_n_0_[839]\,
      R => '0'
    );
\sum_mantissa_reg[839]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[835]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[839]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[839]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[839]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[839]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(839 downto 836),
      O(3) => \sum_mantissa_reg[839]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[839]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[839]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[839]_i_3_n_7\,
      S(3) => \sum_mantissa[839]_i_8_n_0\,
      S(2) => \sum_mantissa[839]_i_9_n_0\,
      S(1) => \sum_mantissa[839]_i_10_n_0\,
      S(0) => \sum_mantissa[839]_i_11_n_0\
    );
\sum_mantissa_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(83),
      Q => \sum_mantissa_reg_n_0_[83]\,
      R => '0'
    );
\sum_mantissa_reg[83]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[79]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[83]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[83]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[83]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[83]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[83]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[83]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[83]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[83]_i_3_n_7\,
      S(3) => \sum_mantissa[83]_i_4_n_0\,
      S(2) => \sum_mantissa[83]_i_5_n_0\,
      S(1) => \sum_mantissa[83]_i_6_n_0\,
      S(0) => \sum_mantissa[83]_i_7_n_0\
    );
\sum_mantissa_reg[840]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(840),
      Q => \sum_mantissa_reg_n_0_[840]\,
      R => '0'
    );
\sum_mantissa_reg[841]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(841),
      Q => \sum_mantissa_reg_n_0_[841]\,
      R => '0'
    );
\sum_mantissa_reg[842]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(842),
      Q => \sum_mantissa_reg_n_0_[842]\,
      R => '0'
    );
\sum_mantissa_reg[843]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(843),
      Q => \sum_mantissa_reg_n_0_[843]\,
      R => '0'
    );
\sum_mantissa_reg[843]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[839]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[843]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[843]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[843]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[843]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(843 downto 840),
      O(3) => \sum_mantissa_reg[843]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[843]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[843]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[843]_i_3_n_7\,
      S(3) => \sum_mantissa[843]_i_8_n_0\,
      S(2) => \sum_mantissa[843]_i_9_n_0\,
      S(1) => \sum_mantissa[843]_i_10_n_0\,
      S(0) => \sum_mantissa[843]_i_11_n_0\
    );
\sum_mantissa_reg[844]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(844),
      Q => \sum_mantissa_reg_n_0_[844]\,
      R => '0'
    );
\sum_mantissa_reg[845]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(845),
      Q => \sum_mantissa_reg_n_0_[845]\,
      R => '0'
    );
\sum_mantissa_reg[846]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(846),
      Q => \sum_mantissa_reg_n_0_[846]\,
      R => '0'
    );
\sum_mantissa_reg[847]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(847),
      Q => \sum_mantissa_reg_n_0_[847]\,
      R => '0'
    );
\sum_mantissa_reg[847]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[843]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[847]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[847]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[847]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[847]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(847 downto 844),
      O(3) => \sum_mantissa_reg[847]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[847]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[847]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[847]_i_3_n_7\,
      S(3) => \sum_mantissa[847]_i_8_n_0\,
      S(2) => \sum_mantissa[847]_i_9_n_0\,
      S(1) => \sum_mantissa[847]_i_10_n_0\,
      S(0) => \sum_mantissa[847]_i_11_n_0\
    );
\sum_mantissa_reg[848]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(848),
      Q => \sum_mantissa_reg_n_0_[848]\,
      R => '0'
    );
\sum_mantissa_reg[849]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(849),
      Q => \sum_mantissa_reg_n_0_[849]\,
      R => '0'
    );
\sum_mantissa_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(84),
      Q => \sum_mantissa_reg_n_0_[84]\,
      R => '0'
    );
\sum_mantissa_reg[850]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(850),
      Q => \sum_mantissa_reg_n_0_[850]\,
      R => '0'
    );
\sum_mantissa_reg[851]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(851),
      Q => \sum_mantissa_reg_n_0_[851]\,
      R => '0'
    );
\sum_mantissa_reg[851]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[847]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[851]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[851]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[851]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[851]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(851 downto 848),
      O(3) => \sum_mantissa_reg[851]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[851]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[851]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[851]_i_3_n_7\,
      S(3) => \sum_mantissa[851]_i_8_n_0\,
      S(2) => \sum_mantissa[851]_i_9_n_0\,
      S(1) => \sum_mantissa[851]_i_10_n_0\,
      S(0) => \sum_mantissa[851]_i_11_n_0\
    );
\sum_mantissa_reg[852]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(852),
      Q => \sum_mantissa_reg_n_0_[852]\,
      R => '0'
    );
\sum_mantissa_reg[853]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(853),
      Q => \sum_mantissa_reg_n_0_[853]\,
      R => '0'
    );
\sum_mantissa_reg[854]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(854),
      Q => \sum_mantissa_reg_n_0_[854]\,
      R => '0'
    );
\sum_mantissa_reg[855]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(855),
      Q => \sum_mantissa_reg_n_0_[855]\,
      R => '0'
    );
\sum_mantissa_reg[855]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[851]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[855]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[855]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[855]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[855]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(855 downto 852),
      O(3) => \sum_mantissa_reg[855]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[855]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[855]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[855]_i_3_n_7\,
      S(3) => \sum_mantissa[855]_i_8_n_0\,
      S(2) => \sum_mantissa[855]_i_9_n_0\,
      S(1) => \sum_mantissa[855]_i_10_n_0\,
      S(0) => \sum_mantissa[855]_i_11_n_0\
    );
\sum_mantissa_reg[856]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(856),
      Q => \sum_mantissa_reg_n_0_[856]\,
      R => '0'
    );
\sum_mantissa_reg[857]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(857),
      Q => \sum_mantissa_reg_n_0_[857]\,
      R => '0'
    );
\sum_mantissa_reg[858]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(858),
      Q => \sum_mantissa_reg_n_0_[858]\,
      R => '0'
    );
\sum_mantissa_reg[859]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(859),
      Q => \sum_mantissa_reg_n_0_[859]\,
      R => '0'
    );
\sum_mantissa_reg[859]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[855]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[859]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[859]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[859]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[859]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(859 downto 856),
      O(3) => \sum_mantissa_reg[859]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[859]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[859]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[859]_i_3_n_7\,
      S(3) => \sum_mantissa[859]_i_8_n_0\,
      S(2) => \sum_mantissa[859]_i_9_n_0\,
      S(1) => \sum_mantissa[859]_i_10_n_0\,
      S(0) => \sum_mantissa[859]_i_11_n_0\
    );
\sum_mantissa_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(85),
      Q => \sum_mantissa_reg_n_0_[85]\,
      R => '0'
    );
\sum_mantissa_reg[860]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(860),
      Q => \sum_mantissa_reg_n_0_[860]\,
      R => '0'
    );
\sum_mantissa_reg[861]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(861),
      Q => \sum_mantissa_reg_n_0_[861]\,
      R => '0'
    );
\sum_mantissa_reg[862]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(862),
      Q => \sum_mantissa_reg_n_0_[862]\,
      R => '0'
    );
\sum_mantissa_reg[863]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(863),
      Q => \sum_mantissa_reg_n_0_[863]\,
      R => '0'
    );
\sum_mantissa_reg[863]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[859]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[863]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[863]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[863]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[863]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(863 downto 860),
      O(3) => \sum_mantissa_reg[863]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[863]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[863]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[863]_i_3_n_7\,
      S(3) => \sum_mantissa[863]_i_8_n_0\,
      S(2) => \sum_mantissa[863]_i_9_n_0\,
      S(1) => \sum_mantissa[863]_i_10_n_0\,
      S(0) => \sum_mantissa[863]_i_11_n_0\
    );
\sum_mantissa_reg[864]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(864),
      Q => \sum_mantissa_reg_n_0_[864]\,
      R => '0'
    );
\sum_mantissa_reg[865]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(865),
      Q => \sum_mantissa_reg_n_0_[865]\,
      R => '0'
    );
\sum_mantissa_reg[866]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(866),
      Q => \sum_mantissa_reg_n_0_[866]\,
      R => '0'
    );
\sum_mantissa_reg[867]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(867),
      Q => \sum_mantissa_reg_n_0_[867]\,
      R => '0'
    );
\sum_mantissa_reg[867]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[863]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[867]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[867]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[867]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[867]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(867 downto 864),
      O(3) => \sum_mantissa_reg[867]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[867]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[867]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[867]_i_3_n_7\,
      S(3) => \sum_mantissa[867]_i_8_n_0\,
      S(2) => \sum_mantissa[867]_i_9_n_0\,
      S(1) => \sum_mantissa[867]_i_10_n_0\,
      S(0) => \sum_mantissa[867]_i_11_n_0\
    );
\sum_mantissa_reg[868]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(868),
      Q => \sum_mantissa_reg_n_0_[868]\,
      R => '0'
    );
\sum_mantissa_reg[869]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(869),
      Q => \sum_mantissa_reg_n_0_[869]\,
      R => '0'
    );
\sum_mantissa_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(86),
      Q => \sum_mantissa_reg_n_0_[86]\,
      R => '0'
    );
\sum_mantissa_reg[870]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(870),
      Q => \sum_mantissa_reg_n_0_[870]\,
      R => '0'
    );
\sum_mantissa_reg[871]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(871),
      Q => \sum_mantissa_reg_n_0_[871]\,
      R => '0'
    );
\sum_mantissa_reg[871]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[867]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[871]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[871]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[871]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[871]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(871 downto 868),
      O(3) => \sum_mantissa_reg[871]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[871]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[871]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[871]_i_3_n_7\,
      S(3) => \sum_mantissa[871]_i_8_n_0\,
      S(2) => \sum_mantissa[871]_i_9_n_0\,
      S(1) => \sum_mantissa[871]_i_10_n_0\,
      S(0) => \sum_mantissa[871]_i_11_n_0\
    );
\sum_mantissa_reg[872]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(872),
      Q => \sum_mantissa_reg_n_0_[872]\,
      R => '0'
    );
\sum_mantissa_reg[873]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(873),
      Q => \sum_mantissa_reg_n_0_[873]\,
      R => '0'
    );
\sum_mantissa_reg[874]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(874),
      Q => \sum_mantissa_reg_n_0_[874]\,
      R => '0'
    );
\sum_mantissa_reg[875]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(875),
      Q => \sum_mantissa_reg_n_0_[875]\,
      R => '0'
    );
\sum_mantissa_reg[875]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[871]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[875]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[875]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[875]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[875]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(875 downto 872),
      O(3) => \sum_mantissa_reg[875]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[875]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[875]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[875]_i_3_n_7\,
      S(3) => \sum_mantissa[875]_i_8_n_0\,
      S(2) => \sum_mantissa[875]_i_9_n_0\,
      S(1) => \sum_mantissa[875]_i_10_n_0\,
      S(0) => \sum_mantissa[875]_i_11_n_0\
    );
\sum_mantissa_reg[876]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(876),
      Q => \sum_mantissa_reg_n_0_[876]\,
      R => '0'
    );
\sum_mantissa_reg[877]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(877),
      Q => \sum_mantissa_reg_n_0_[877]\,
      R => '0'
    );
\sum_mantissa_reg[878]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(878),
      Q => \sum_mantissa_reg_n_0_[878]\,
      R => '0'
    );
\sum_mantissa_reg[879]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(879),
      Q => \sum_mantissa_reg_n_0_[879]\,
      R => '0'
    );
\sum_mantissa_reg[879]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[875]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[879]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[879]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[879]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[879]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(879 downto 876),
      O(3) => \sum_mantissa_reg[879]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[879]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[879]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[879]_i_3_n_7\,
      S(3) => \sum_mantissa[879]_i_8_n_0\,
      S(2) => \sum_mantissa[879]_i_9_n_0\,
      S(1) => \sum_mantissa[879]_i_10_n_0\,
      S(0) => \sum_mantissa[879]_i_11_n_0\
    );
\sum_mantissa_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(87),
      Q => \sum_mantissa_reg_n_0_[87]\,
      R => '0'
    );
\sum_mantissa_reg[87]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[83]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[87]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[87]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[87]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[87]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[87]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[87]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[87]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[87]_i_3_n_7\,
      S(3) => \sum_mantissa[87]_i_4_n_0\,
      S(2) => \sum_mantissa[87]_i_5_n_0\,
      S(1) => \sum_mantissa[87]_i_6_n_0\,
      S(0) => \sum_mantissa[87]_i_7_n_0\
    );
\sum_mantissa_reg[880]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(880),
      Q => \sum_mantissa_reg_n_0_[880]\,
      R => '0'
    );
\sum_mantissa_reg[881]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(881),
      Q => \sum_mantissa_reg_n_0_[881]\,
      R => '0'
    );
\sum_mantissa_reg[882]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(882),
      Q => \sum_mantissa_reg_n_0_[882]\,
      R => '0'
    );
\sum_mantissa_reg[883]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(883),
      Q => \sum_mantissa_reg_n_0_[883]\,
      R => '0'
    );
\sum_mantissa_reg[883]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[879]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[883]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[883]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[883]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[883]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(883 downto 880),
      O(3) => \sum_mantissa_reg[883]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[883]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[883]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[883]_i_3_n_7\,
      S(3) => \sum_mantissa[883]_i_8_n_0\,
      S(2) => \sum_mantissa[883]_i_9_n_0\,
      S(1) => \sum_mantissa[883]_i_10_n_0\,
      S(0) => \sum_mantissa[883]_i_11_n_0\
    );
\sum_mantissa_reg[884]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(884),
      Q => \sum_mantissa_reg_n_0_[884]\,
      R => '0'
    );
\sum_mantissa_reg[885]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(885),
      Q => \sum_mantissa_reg_n_0_[885]\,
      R => '0'
    );
\sum_mantissa_reg[886]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(886),
      Q => \sum_mantissa_reg_n_0_[886]\,
      R => '0'
    );
\sum_mantissa_reg[887]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(887),
      Q => \sum_mantissa_reg_n_0_[887]\,
      R => '0'
    );
\sum_mantissa_reg[887]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[883]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[887]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[887]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[887]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[887]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(887 downto 884),
      O(3) => \sum_mantissa_reg[887]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[887]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[887]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[887]_i_3_n_7\,
      S(3) => \sum_mantissa[887]_i_8_n_0\,
      S(2) => \sum_mantissa[887]_i_9_n_0\,
      S(1) => \sum_mantissa[887]_i_10_n_0\,
      S(0) => \sum_mantissa[887]_i_11_n_0\
    );
\sum_mantissa_reg[888]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(888),
      Q => \sum_mantissa_reg_n_0_[888]\,
      R => '0'
    );
\sum_mantissa_reg[889]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(889),
      Q => \sum_mantissa_reg_n_0_[889]\,
      R => '0'
    );
\sum_mantissa_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(88),
      Q => \sum_mantissa_reg_n_0_[88]\,
      R => '0'
    );
\sum_mantissa_reg[890]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(890),
      Q => \sum_mantissa_reg_n_0_[890]\,
      R => '0'
    );
\sum_mantissa_reg[891]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(891),
      Q => \sum_mantissa_reg_n_0_[891]\,
      R => '0'
    );
\sum_mantissa_reg[891]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[887]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[891]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[891]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[891]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[891]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(891 downto 888),
      O(3) => \sum_mantissa_reg[891]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[891]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[891]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[891]_i_3_n_7\,
      S(3) => \sum_mantissa[891]_i_8_n_0\,
      S(2) => \sum_mantissa[891]_i_9_n_0\,
      S(1) => \sum_mantissa[891]_i_10_n_0\,
      S(0) => \sum_mantissa[891]_i_11_n_0\
    );
\sum_mantissa_reg[892]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(892),
      Q => \sum_mantissa_reg_n_0_[892]\,
      R => '0'
    );
\sum_mantissa_reg[893]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(893),
      Q => \sum_mantissa_reg_n_0_[893]\,
      R => '0'
    );
\sum_mantissa_reg[894]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(894),
      Q => \sum_mantissa_reg_n_0_[894]\,
      R => '0'
    );
\sum_mantissa_reg[895]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(895),
      Q => \sum_mantissa_reg_n_0_[895]\,
      R => '0'
    );
\sum_mantissa_reg[895]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[891]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[895]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[895]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[895]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[895]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(895 downto 892),
      O(3) => \sum_mantissa_reg[895]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[895]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[895]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[895]_i_3_n_7\,
      S(3) => \sum_mantissa[895]_i_8_n_0\,
      S(2) => \sum_mantissa[895]_i_9_n_0\,
      S(1) => \sum_mantissa[895]_i_10_n_0\,
      S(0) => \sum_mantissa[895]_i_11_n_0\
    );
\sum_mantissa_reg[896]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(896),
      Q => \sum_mantissa_reg_n_0_[896]\,
      R => '0'
    );
\sum_mantissa_reg[897]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(897),
      Q => \sum_mantissa_reg_n_0_[897]\,
      R => '0'
    );
\sum_mantissa_reg[898]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(898),
      Q => \sum_mantissa_reg_n_0_[898]\,
      R => '0'
    );
\sum_mantissa_reg[899]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(899),
      Q => \sum_mantissa_reg_n_0_[899]\,
      R => '0'
    );
\sum_mantissa_reg[899]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[895]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[899]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[899]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[899]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[899]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(899 downto 896),
      O(3) => \sum_mantissa_reg[899]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[899]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[899]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[899]_i_3_n_7\,
      S(3) => \sum_mantissa[899]_i_8_n_0\,
      S(2) => \sum_mantissa[899]_i_9_n_0\,
      S(1) => \sum_mantissa[899]_i_10_n_0\,
      S(0) => \sum_mantissa[899]_i_11_n_0\
    );
\sum_mantissa_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(89),
      Q => \sum_mantissa_reg_n_0_[89]\,
      R => '0'
    );
\sum_mantissa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(8),
      Q => \sum_mantissa_reg_n_0_[8]\,
      R => '0'
    );
\sum_mantissa_reg[900]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(900),
      Q => \sum_mantissa_reg_n_0_[900]\,
      R => '0'
    );
\sum_mantissa_reg[901]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(901),
      Q => \sum_mantissa_reg_n_0_[901]\,
      R => '0'
    );
\sum_mantissa_reg[902]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(902),
      Q => \sum_mantissa_reg_n_0_[902]\,
      R => '0'
    );
\sum_mantissa_reg[903]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(903),
      Q => \sum_mantissa_reg_n_0_[903]\,
      R => '0'
    );
\sum_mantissa_reg[903]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[899]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[903]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[903]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[903]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[903]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(903 downto 900),
      O(3) => \sum_mantissa_reg[903]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[903]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[903]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[903]_i_3_n_7\,
      S(3) => \sum_mantissa[903]_i_8_n_0\,
      S(2) => \sum_mantissa[903]_i_9_n_0\,
      S(1) => \sum_mantissa[903]_i_10_n_0\,
      S(0) => \sum_mantissa[903]_i_11_n_0\
    );
\sum_mantissa_reg[904]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(904),
      Q => \sum_mantissa_reg_n_0_[904]\,
      R => '0'
    );
\sum_mantissa_reg[905]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(905),
      Q => \sum_mantissa_reg_n_0_[905]\,
      R => '0'
    );
\sum_mantissa_reg[906]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(906),
      Q => \sum_mantissa_reg_n_0_[906]\,
      R => '0'
    );
\sum_mantissa_reg[907]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(907),
      Q => \sum_mantissa_reg_n_0_[907]\,
      R => '0'
    );
\sum_mantissa_reg[907]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[903]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[907]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[907]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[907]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[907]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(907 downto 904),
      O(3) => \sum_mantissa_reg[907]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[907]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[907]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[907]_i_3_n_7\,
      S(3) => \sum_mantissa[907]_i_8_n_0\,
      S(2) => \sum_mantissa[907]_i_9_n_0\,
      S(1) => \sum_mantissa[907]_i_10_n_0\,
      S(0) => \sum_mantissa[907]_i_11_n_0\
    );
\sum_mantissa_reg[908]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(908),
      Q => \sum_mantissa_reg_n_0_[908]\,
      R => '0'
    );
\sum_mantissa_reg[909]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(909),
      Q => \sum_mantissa_reg_n_0_[909]\,
      R => '0'
    );
\sum_mantissa_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(90),
      Q => \sum_mantissa_reg_n_0_[90]\,
      R => '0'
    );
\sum_mantissa_reg[910]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(910),
      Q => \sum_mantissa_reg_n_0_[910]\,
      R => '0'
    );
\sum_mantissa_reg[911]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(911),
      Q => \sum_mantissa_reg_n_0_[911]\,
      R => '0'
    );
\sum_mantissa_reg[911]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[907]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[911]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[911]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[911]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[911]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(911 downto 908),
      O(3) => \sum_mantissa_reg[911]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[911]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[911]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[911]_i_3_n_7\,
      S(3) => \sum_mantissa[911]_i_8_n_0\,
      S(2) => \sum_mantissa[911]_i_9_n_0\,
      S(1) => \sum_mantissa[911]_i_10_n_0\,
      S(0) => \sum_mantissa[911]_i_11_n_0\
    );
\sum_mantissa_reg[912]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(912),
      Q => \sum_mantissa_reg_n_0_[912]\,
      R => '0'
    );
\sum_mantissa_reg[913]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(913),
      Q => \sum_mantissa_reg_n_0_[913]\,
      R => '0'
    );
\sum_mantissa_reg[914]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(914),
      Q => \sum_mantissa_reg_n_0_[914]\,
      R => '0'
    );
\sum_mantissa_reg[915]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(915),
      Q => \sum_mantissa_reg_n_0_[915]\,
      R => '0'
    );
\sum_mantissa_reg[915]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[911]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[915]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[915]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[915]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[915]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(915 downto 912),
      O(3) => \sum_mantissa_reg[915]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[915]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[915]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[915]_i_3_n_7\,
      S(3) => \sum_mantissa[915]_i_8_n_0\,
      S(2) => \sum_mantissa[915]_i_9_n_0\,
      S(1) => \sum_mantissa[915]_i_10_n_0\,
      S(0) => \sum_mantissa[915]_i_11_n_0\
    );
\sum_mantissa_reg[916]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(916),
      Q => \sum_mantissa_reg_n_0_[916]\,
      R => '0'
    );
\sum_mantissa_reg[917]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(917),
      Q => \sum_mantissa_reg_n_0_[917]\,
      R => '0'
    );
\sum_mantissa_reg[918]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(918),
      Q => \sum_mantissa_reg_n_0_[918]\,
      R => '0'
    );
\sum_mantissa_reg[919]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(919),
      Q => \sum_mantissa_reg_n_0_[919]\,
      R => '0'
    );
\sum_mantissa_reg[919]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[915]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[919]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[919]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[919]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[919]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(919 downto 916),
      O(3) => \sum_mantissa_reg[919]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[919]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[919]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[919]_i_3_n_7\,
      S(3) => \sum_mantissa[919]_i_8_n_0\,
      S(2) => \sum_mantissa[919]_i_9_n_0\,
      S(1) => \sum_mantissa[919]_i_10_n_0\,
      S(0) => \sum_mantissa[919]_i_11_n_0\
    );
\sum_mantissa_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(91),
      Q => \sum_mantissa_reg_n_0_[91]\,
      R => '0'
    );
\sum_mantissa_reg[91]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[87]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[91]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[91]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[91]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[91]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[91]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[91]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[91]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[91]_i_3_n_7\,
      S(3) => \sum_mantissa[91]_i_4_n_0\,
      S(2) => \sum_mantissa[91]_i_5_n_0\,
      S(1) => \sum_mantissa[91]_i_6_n_0\,
      S(0) => \sum_mantissa[91]_i_7_n_0\
    );
\sum_mantissa_reg[920]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(920),
      Q => \sum_mantissa_reg_n_0_[920]\,
      R => '0'
    );
\sum_mantissa_reg[921]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(921),
      Q => \sum_mantissa_reg_n_0_[921]\,
      R => '0'
    );
\sum_mantissa_reg[922]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(922),
      Q => \sum_mantissa_reg_n_0_[922]\,
      R => '0'
    );
\sum_mantissa_reg[923]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(923),
      Q => \sum_mantissa_reg_n_0_[923]\,
      R => '0'
    );
\sum_mantissa_reg[923]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[919]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[923]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[923]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[923]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[923]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(923 downto 920),
      O(3) => \sum_mantissa_reg[923]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[923]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[923]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[923]_i_3_n_7\,
      S(3) => \sum_mantissa[923]_i_8_n_0\,
      S(2) => \sum_mantissa[923]_i_9_n_0\,
      S(1) => \sum_mantissa[923]_i_10_n_0\,
      S(0) => \sum_mantissa[923]_i_11_n_0\
    );
\sum_mantissa_reg[924]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(924),
      Q => \sum_mantissa_reg_n_0_[924]\,
      R => '0'
    );
\sum_mantissa_reg[925]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(925),
      Q => \sum_mantissa_reg_n_0_[925]\,
      R => '0'
    );
\sum_mantissa_reg[926]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(926),
      Q => \sum_mantissa_reg_n_0_[926]\,
      R => '0'
    );
\sum_mantissa_reg[927]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(927),
      Q => \sum_mantissa_reg_n_0_[927]\,
      R => '0'
    );
\sum_mantissa_reg[927]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[923]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[927]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[927]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[927]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[927]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(927 downto 924),
      O(3) => \sum_mantissa_reg[927]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[927]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[927]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[927]_i_3_n_7\,
      S(3) => \sum_mantissa[927]_i_8_n_0\,
      S(2) => \sum_mantissa[927]_i_9_n_0\,
      S(1) => \sum_mantissa[927]_i_10_n_0\,
      S(0) => \sum_mantissa[927]_i_11_n_0\
    );
\sum_mantissa_reg[928]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(928),
      Q => \sum_mantissa_reg_n_0_[928]\,
      R => '0'
    );
\sum_mantissa_reg[929]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(929),
      Q => \sum_mantissa_reg_n_0_[929]\,
      R => '0'
    );
\sum_mantissa_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(92),
      Q => \sum_mantissa_reg_n_0_[92]\,
      R => '0'
    );
\sum_mantissa_reg[930]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(930),
      Q => \sum_mantissa_reg_n_0_[930]\,
      R => '0'
    );
\sum_mantissa_reg[931]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(931),
      Q => \sum_mantissa_reg_n_0_[931]\,
      R => '0'
    );
\sum_mantissa_reg[931]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[927]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[931]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[931]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[931]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[931]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(931 downto 928),
      O(3) => \sum_mantissa_reg[931]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[931]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[931]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[931]_i_3_n_7\,
      S(3) => \sum_mantissa[931]_i_8_n_0\,
      S(2) => \sum_mantissa[931]_i_9_n_0\,
      S(1) => \sum_mantissa[931]_i_10_n_0\,
      S(0) => \sum_mantissa[931]_i_11_n_0\
    );
\sum_mantissa_reg[932]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(932),
      Q => \sum_mantissa_reg_n_0_[932]\,
      R => '0'
    );
\sum_mantissa_reg[933]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(933),
      Q => \sum_mantissa_reg_n_0_[933]\,
      R => '0'
    );
\sum_mantissa_reg[934]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(934),
      Q => \sum_mantissa_reg_n_0_[934]\,
      R => '0'
    );
\sum_mantissa_reg[935]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(935),
      Q => \sum_mantissa_reg_n_0_[935]\,
      R => '0'
    );
\sum_mantissa_reg[935]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[931]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[935]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[935]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[935]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[935]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(935 downto 932),
      O(3) => \sum_mantissa_reg[935]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[935]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[935]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[935]_i_3_n_7\,
      S(3) => \sum_mantissa[935]_i_8_n_0\,
      S(2) => \sum_mantissa[935]_i_9_n_0\,
      S(1) => \sum_mantissa[935]_i_10_n_0\,
      S(0) => \sum_mantissa[935]_i_11_n_0\
    );
\sum_mantissa_reg[936]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(936),
      Q => \sum_mantissa_reg_n_0_[936]\,
      R => '0'
    );
\sum_mantissa_reg[937]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(937),
      Q => \sum_mantissa_reg_n_0_[937]\,
      R => '0'
    );
\sum_mantissa_reg[938]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(938),
      Q => \sum_mantissa_reg_n_0_[938]\,
      R => '0'
    );
\sum_mantissa_reg[939]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(939),
      Q => \sum_mantissa_reg_n_0_[939]\,
      R => '0'
    );
\sum_mantissa_reg[939]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[935]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[939]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[939]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[939]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[939]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(939 downto 936),
      O(3) => \sum_mantissa_reg[939]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[939]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[939]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[939]_i_3_n_7\,
      S(3) => \sum_mantissa[939]_i_8_n_0\,
      S(2) => \sum_mantissa[939]_i_9_n_0\,
      S(1) => \sum_mantissa[939]_i_10_n_0\,
      S(0) => \sum_mantissa[939]_i_11_n_0\
    );
\sum_mantissa_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(93),
      Q => \sum_mantissa_reg_n_0_[93]\,
      R => '0'
    );
\sum_mantissa_reg[940]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(940),
      Q => \sum_mantissa_reg_n_0_[940]\,
      R => '0'
    );
\sum_mantissa_reg[941]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(941),
      Q => \sum_mantissa_reg_n_0_[941]\,
      R => '0'
    );
\sum_mantissa_reg[942]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(942),
      Q => \sum_mantissa_reg_n_0_[942]\,
      R => '0'
    );
\sum_mantissa_reg[943]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(943),
      Q => \sum_mantissa_reg_n_0_[943]\,
      R => '0'
    );
\sum_mantissa_reg[943]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[939]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[943]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[943]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[943]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[943]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(943 downto 940),
      O(3) => \sum_mantissa_reg[943]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[943]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[943]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[943]_i_3_n_7\,
      S(3) => \sum_mantissa[943]_i_8_n_0\,
      S(2) => \sum_mantissa[943]_i_9_n_0\,
      S(1) => \sum_mantissa[943]_i_10_n_0\,
      S(0) => \sum_mantissa[943]_i_11_n_0\
    );
\sum_mantissa_reg[944]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(944),
      Q => \sum_mantissa_reg_n_0_[944]\,
      R => '0'
    );
\sum_mantissa_reg[945]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(945),
      Q => \sum_mantissa_reg_n_0_[945]\,
      R => '0'
    );
\sum_mantissa_reg[946]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(946),
      Q => \sum_mantissa_reg_n_0_[946]\,
      R => '0'
    );
\sum_mantissa_reg[947]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(947),
      Q => \sum_mantissa_reg_n_0_[947]\,
      R => '0'
    );
\sum_mantissa_reg[947]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[943]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[947]_i_4_n_0\,
      CO(2) => \sum_mantissa_reg[947]_i_4_n_1\,
      CO(1) => \sum_mantissa_reg[947]_i_4_n_2\,
      CO(0) => \sum_mantissa_reg[947]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(947 downto 944),
      O(3) => \sum_mantissa_reg[947]_i_4_n_4\,
      O(2) => \sum_mantissa_reg[947]_i_4_n_5\,
      O(1) => \sum_mantissa_reg[947]_i_4_n_6\,
      O(0) => \sum_mantissa_reg[947]_i_4_n_7\,
      S(3) => \sum_mantissa[947]_i_9_n_0\,
      S(2) => \sum_mantissa[947]_i_10_n_0\,
      S(1) => \sum_mantissa[947]_i_11_n_0\,
      S(0) => \sum_mantissa[947]_i_12_n_0\
    );
\sum_mantissa_reg[948]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(948),
      Q => \sum_mantissa_reg_n_0_[948]\,
      R => '0'
    );
\sum_mantissa_reg[949]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(949),
      Q => \sum_mantissa_reg_n_0_[949]\,
      R => '0'
    );
\sum_mantissa_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(94),
      Q => \sum_mantissa_reg_n_0_[94]\,
      R => '0'
    );
\sum_mantissa_reg[950]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(950),
      Q => \sum_mantissa_reg_n_0_[950]\,
      R => '0'
    );
\sum_mantissa_reg[951]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(951),
      Q => \sum_mantissa_reg_n_0_[951]\,
      R => '0'
    );
\sum_mantissa_reg[951]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[947]_i_4_n_0\,
      CO(3) => \sum_mantissa_reg[951]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[951]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[951]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[951]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(951 downto 948),
      O(3) => \sum_mantissa_reg[951]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[951]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[951]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[951]_i_3_n_7\,
      S(3) => \sum_mantissa[951]_i_8_n_0\,
      S(2) => \sum_mantissa[951]_i_9_n_0\,
      S(1) => \sum_mantissa[951]_i_10_n_0\,
      S(0) => \sum_mantissa[951]_i_11_n_0\
    );
\sum_mantissa_reg[952]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(952),
      Q => \sum_mantissa_reg_n_0_[952]\,
      R => '0'
    );
\sum_mantissa_reg[953]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(953),
      Q => \sum_mantissa_reg_n_0_[953]\,
      R => '0'
    );
\sum_mantissa_reg[954]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(954),
      Q => \sum_mantissa_reg_n_0_[954]\,
      R => '0'
    );
\sum_mantissa_reg[955]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(955),
      Q => \sum_mantissa_reg_n_0_[955]\,
      R => '0'
    );
\sum_mantissa_reg[955]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[951]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[955]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[955]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[955]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[955]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(955 downto 952),
      O(3) => \sum_mantissa_reg[955]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[955]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[955]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[955]_i_3_n_7\,
      S(3) => \sum_mantissa[955]_i_8_n_0\,
      S(2) => \sum_mantissa[955]_i_9_n_0\,
      S(1) => \sum_mantissa[955]_i_10_n_0\,
      S(0) => \sum_mantissa[955]_i_11_n_0\
    );
\sum_mantissa_reg[956]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(956),
      Q => \sum_mantissa_reg_n_0_[956]\,
      R => '0'
    );
\sum_mantissa_reg[957]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(957),
      Q => \sum_mantissa_reg_n_0_[957]\,
      R => '0'
    );
\sum_mantissa_reg[958]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(958),
      Q => \sum_mantissa_reg_n_0_[958]\,
      R => '0'
    );
\sum_mantissa_reg[959]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(959),
      Q => \sum_mantissa_reg_n_0_[959]\,
      R => '0'
    );
\sum_mantissa_reg[959]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[955]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[959]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[959]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[959]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[959]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(959 downto 956),
      O(3) => \sum_mantissa_reg[959]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[959]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[959]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[959]_i_3_n_7\,
      S(3) => \sum_mantissa[959]_i_8_n_0\,
      S(2) => \sum_mantissa[959]_i_9_n_0\,
      S(1) => \sum_mantissa[959]_i_10_n_0\,
      S(0) => \sum_mantissa[959]_i_11_n_0\
    );
\sum_mantissa_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(95),
      Q => \sum_mantissa_reg_n_0_[95]\,
      R => '0'
    );
\sum_mantissa_reg[95]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[91]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[95]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[95]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[95]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[95]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[95]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[95]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[95]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[95]_i_3_n_7\,
      S(3) => \sum_mantissa[95]_i_4_n_0\,
      S(2) => \sum_mantissa[95]_i_5_n_0\,
      S(1) => \sum_mantissa[95]_i_6_n_0\,
      S(0) => \sum_mantissa[95]_i_7_n_0\
    );
\sum_mantissa_reg[960]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(960),
      Q => \sum_mantissa_reg_n_0_[960]\,
      R => '0'
    );
\sum_mantissa_reg[961]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(961),
      Q => \sum_mantissa_reg_n_0_[961]\,
      R => '0'
    );
\sum_mantissa_reg[962]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(962),
      Q => \sum_mantissa_reg_n_0_[962]\,
      R => '0'
    );
\sum_mantissa_reg[963]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(963),
      Q => \sum_mantissa_reg_n_0_[963]\,
      R => '0'
    );
\sum_mantissa_reg[963]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[959]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[963]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[963]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[963]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[963]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(963 downto 960),
      O(3) => \sum_mantissa_reg[963]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[963]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[963]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[963]_i_3_n_7\,
      S(3) => \sum_mantissa[963]_i_8_n_0\,
      S(2) => \sum_mantissa[963]_i_9_n_0\,
      S(1) => \sum_mantissa[963]_i_10_n_0\,
      S(0) => \sum_mantissa[963]_i_11_n_0\
    );
\sum_mantissa_reg[964]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(964),
      Q => \sum_mantissa_reg_n_0_[964]\,
      R => '0'
    );
\sum_mantissa_reg[965]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(965),
      Q => \sum_mantissa_reg_n_0_[965]\,
      R => '0'
    );
\sum_mantissa_reg[966]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(966),
      Q => \sum_mantissa_reg_n_0_[966]\,
      R => '0'
    );
\sum_mantissa_reg[967]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(967),
      Q => \sum_mantissa_reg_n_0_[967]\,
      R => '0'
    );
\sum_mantissa_reg[967]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[963]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[967]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[967]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[967]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[967]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(967 downto 964),
      O(3) => \sum_mantissa_reg[967]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[967]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[967]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[967]_i_3_n_7\,
      S(3) => \sum_mantissa[967]_i_8_n_0\,
      S(2) => \sum_mantissa[967]_i_9_n_0\,
      S(1) => \sum_mantissa[967]_i_10_n_0\,
      S(0) => \sum_mantissa[967]_i_11_n_0\
    );
\sum_mantissa_reg[968]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(968),
      Q => \sum_mantissa_reg_n_0_[968]\,
      R => '0'
    );
\sum_mantissa_reg[969]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(969),
      Q => \sum_mantissa_reg_n_0_[969]\,
      R => '0'
    );
\sum_mantissa_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(96),
      Q => \sum_mantissa_reg_n_0_[96]\,
      R => '0'
    );
\sum_mantissa_reg[970]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(970),
      Q => \sum_mantissa_reg_n_0_[970]\,
      R => '0'
    );
\sum_mantissa_reg[971]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(971),
      Q => \sum_mantissa_reg_n_0_[971]\,
      R => '0'
    );
\sum_mantissa_reg[971]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[967]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[971]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[971]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[971]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[971]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(971 downto 968),
      O(3) => \sum_mantissa_reg[971]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[971]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[971]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[971]_i_3_n_7\,
      S(3) => \sum_mantissa[971]_i_8_n_0\,
      S(2) => \sum_mantissa[971]_i_9_n_0\,
      S(1) => \sum_mantissa[971]_i_10_n_0\,
      S(0) => \sum_mantissa[971]_i_11_n_0\
    );
\sum_mantissa_reg[972]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(972),
      Q => \sum_mantissa_reg_n_0_[972]\,
      R => '0'
    );
\sum_mantissa_reg[973]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(973),
      Q => \sum_mantissa_reg_n_0_[973]\,
      R => '0'
    );
\sum_mantissa_reg[974]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(974),
      Q => \sum_mantissa_reg_n_0_[974]\,
      R => '0'
    );
\sum_mantissa_reg[975]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(975),
      Q => \sum_mantissa_reg_n_0_[975]\,
      R => '0'
    );
\sum_mantissa_reg[975]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[971]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[975]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[975]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[975]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[975]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(975 downto 972),
      O(3) => \sum_mantissa_reg[975]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[975]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[975]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[975]_i_3_n_7\,
      S(3) => \sum_mantissa[975]_i_8_n_0\,
      S(2) => \sum_mantissa[975]_i_9_n_0\,
      S(1) => \sum_mantissa[975]_i_10_n_0\,
      S(0) => \sum_mantissa[975]_i_11_n_0\
    );
\sum_mantissa_reg[976]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(976),
      Q => \sum_mantissa_reg_n_0_[976]\,
      R => '0'
    );
\sum_mantissa_reg[977]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(977),
      Q => \sum_mantissa_reg_n_0_[977]\,
      R => '0'
    );
\sum_mantissa_reg[978]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(978),
      Q => \sum_mantissa_reg_n_0_[978]\,
      R => '0'
    );
\sum_mantissa_reg[979]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(979),
      Q => \sum_mantissa_reg_n_0_[979]\,
      R => '0'
    );
\sum_mantissa_reg[979]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[975]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[979]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[979]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[979]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[979]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(979 downto 976),
      O(3) => \sum_mantissa_reg[979]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[979]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[979]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[979]_i_3_n_7\,
      S(3) => \sum_mantissa[979]_i_8_n_0\,
      S(2) => \sum_mantissa[979]_i_9_n_0\,
      S(1) => \sum_mantissa[979]_i_10_n_0\,
      S(0) => \sum_mantissa[979]_i_11_n_0\
    );
\sum_mantissa_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(97),
      Q => \sum_mantissa_reg_n_0_[97]\,
      R => '0'
    );
\sum_mantissa_reg[980]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(980),
      Q => \sum_mantissa_reg_n_0_[980]\,
      R => '0'
    );
\sum_mantissa_reg[981]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(981),
      Q => \sum_mantissa_reg_n_0_[981]\,
      R => '0'
    );
\sum_mantissa_reg[982]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(982),
      Q => \sum_mantissa_reg_n_0_[982]\,
      R => '0'
    );
\sum_mantissa_reg[983]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(983),
      Q => \sum_mantissa_reg_n_0_[983]\,
      R => '0'
    );
\sum_mantissa_reg[983]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[979]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[983]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[983]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[983]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[983]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(983 downto 980),
      O(3) => \sum_mantissa_reg[983]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[983]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[983]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[983]_i_3_n_7\,
      S(3) => \sum_mantissa[983]_i_8_n_0\,
      S(2) => \sum_mantissa[983]_i_9_n_0\,
      S(1) => \sum_mantissa[983]_i_10_n_0\,
      S(0) => \sum_mantissa[983]_i_11_n_0\
    );
\sum_mantissa_reg[984]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(984),
      Q => \sum_mantissa_reg_n_0_[984]\,
      R => '0'
    );
\sum_mantissa_reg[985]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(985),
      Q => \sum_mantissa_reg_n_0_[985]\,
      R => '0'
    );
\sum_mantissa_reg[986]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(986),
      Q => \sum_mantissa_reg_n_0_[986]\,
      R => '0'
    );
\sum_mantissa_reg[987]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(987),
      Q => \sum_mantissa_reg_n_0_[987]\,
      R => '0'
    );
\sum_mantissa_reg[987]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[983]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[987]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[987]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[987]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[987]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(987 downto 984),
      O(3) => \sum_mantissa_reg[987]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[987]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[987]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[987]_i_3_n_7\,
      S(3) => \sum_mantissa[987]_i_8_n_0\,
      S(2) => \sum_mantissa[987]_i_9_n_0\,
      S(1) => \sum_mantissa[987]_i_10_n_0\,
      S(0) => \sum_mantissa[987]_i_11_n_0\
    );
\sum_mantissa_reg[988]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(988),
      Q => \sum_mantissa_reg_n_0_[988]\,
      R => '0'
    );
\sum_mantissa_reg[989]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(989),
      Q => \sum_mantissa_reg_n_0_[989]\,
      R => '0'
    );
\sum_mantissa_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(98),
      Q => \sum_mantissa_reg_n_0_[98]\,
      R => '0'
    );
\sum_mantissa_reg[990]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(990),
      Q => \sum_mantissa_reg_n_0_[990]\,
      R => '0'
    );
\sum_mantissa_reg[991]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(991),
      Q => \sum_mantissa_reg_n_0_[991]\,
      R => '0'
    );
\sum_mantissa_reg[991]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[987]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[991]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[991]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[991]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[991]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(991 downto 988),
      O(3) => \sum_mantissa_reg[991]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[991]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[991]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[991]_i_3_n_7\,
      S(3) => \sum_mantissa[991]_i_8_n_0\,
      S(2) => \sum_mantissa[991]_i_9_n_0\,
      S(1) => \sum_mantissa[991]_i_10_n_0\,
      S(0) => \sum_mantissa[991]_i_11_n_0\
    );
\sum_mantissa_reg[992]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(992),
      Q => \sum_mantissa_reg_n_0_[992]\,
      R => '0'
    );
\sum_mantissa_reg[993]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(993),
      Q => \sum_mantissa_reg_n_0_[993]\,
      R => '0'
    );
\sum_mantissa_reg[994]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(994),
      Q => \sum_mantissa_reg_n_0_[994]\,
      R => '0'
    );
\sum_mantissa_reg[995]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(995),
      Q => \sum_mantissa_reg_n_0_[995]\,
      R => '0'
    );
\sum_mantissa_reg[995]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[991]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[995]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[995]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[995]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[995]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(995 downto 992),
      O(3) => \sum_mantissa_reg[995]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[995]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[995]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[995]_i_3_n_7\,
      S(3) => \sum_mantissa[995]_i_8_n_0\,
      S(2) => \sum_mantissa[995]_i_9_n_0\,
      S(1) => \sum_mantissa[995]_i_10_n_0\,
      S(0) => \sum_mantissa[995]_i_11_n_0\
    );
\sum_mantissa_reg[996]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(996),
      Q => \sum_mantissa_reg_n_0_[996]\,
      R => '0'
    );
\sum_mantissa_reg[997]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(997),
      Q => \sum_mantissa_reg_n_0_[997]\,
      R => '0'
    );
\sum_mantissa_reg[998]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(998),
      Q => \sum_mantissa_reg_n_0_[998]\,
      R => '0'
    );
\sum_mantissa_reg[999]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(999),
      Q => \sum_mantissa_reg_n_0_[999]\,
      R => '0'
    );
\sum_mantissa_reg[999]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[995]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[999]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[999]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[999]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[999]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_out(999 downto 996),
      O(3) => \sum_mantissa_reg[999]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[999]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[999]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[999]_i_3_n_7\,
      S(3) => \sum_mantissa[999]_i_8_n_0\,
      S(2) => \sum_mantissa[999]_i_9_n_0\,
      S(1) => \sum_mantissa[999]_i_10_n_0\,
      S(0) => \sum_mantissa[999]_i_11_n_0\
    );
\sum_mantissa_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(99),
      Q => \sum_mantissa_reg_n_0_[99]\,
      R => '0'
    );
\sum_mantissa_reg[99]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_mantissa_reg[95]_i_3_n_0\,
      CO(3) => \sum_mantissa_reg[99]_i_3_n_0\,
      CO(2) => \sum_mantissa_reg[99]_i_3_n_1\,
      CO(1) => \sum_mantissa_reg[99]_i_3_n_2\,
      CO(0) => \sum_mantissa_reg[99]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sum_mantissa_reg[99]_i_3_n_4\,
      O(2) => \sum_mantissa_reg[99]_i_3_n_5\,
      O(1) => \sum_mantissa_reg[99]_i_3_n_6\,
      O(0) => \sum_mantissa_reg[99]_i_3_n_7\,
      S(3) => \sum_mantissa[99]_i_4_n_0\,
      S(2) => \sum_mantissa[99]_i_5_n_0\,
      S(1) => \sum_mantissa[99]_i_6_n_0\,
      S(0) => \sum_mantissa[99]_i_7_n_0\
    );
\sum_mantissa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \sum_mantissa[1047]_i_1_n_0\,
      D => sum_mantissa(9),
      Q => \sum_mantissa_reg_n_0_[9]\,
      R => '0'
    );
sum_sign_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => sum_sign_i_2_n_0,
      I1 => s_axi_aresetn,
      I2 => sum_sign_i_3_n_0,
      I3 => current_state(1),
      I4 => current_state(2),
      I5 => sum_sign_reg_n_0,
      O => sum_sign_i_1_n_0
    );
sum_sign_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1040]\,
      I1 => \mantissa_a_aux_reg_n_0_[1040]\,
      I2 => \mantissa_a_aux_reg_n_0_[1041]\,
      I3 => \mantissa_b_aux_reg_n_0_[1041]\,
      O => sum_sign_i_10_n_0
    );
sum_sign_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1000]\,
      I1 => \mantissa_a_aux_reg_n_0_[1000]\,
      I2 => \mantissa_a_aux_reg_n_0_[1001]\,
      I3 => \mantissa_b_aux_reg_n_0_[1001]\,
      O => sum_sign_i_100_n_0
    );
sum_sign_i_1000: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[600]\,
      I1 => \mantissa_a_aux_reg_n_0_[600]\,
      I2 => \mantissa_a_aux_reg_n_0_[601]\,
      I3 => \mantissa_b_aux_reg_n_0_[601]\,
      O => sum_sign_i_1000_n_0
    );
sum_sign_i_1001: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[606]\,
      I1 => \mantissa_a_aux_reg_n_0_[606]\,
      I2 => \mantissa_b_aux_reg_n_0_[607]\,
      I3 => \mantissa_a_aux_reg_n_0_[607]\,
      O => sum_sign_i_1001_n_0
    );
sum_sign_i_1002: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[604]\,
      I1 => \mantissa_a_aux_reg_n_0_[604]\,
      I2 => \mantissa_b_aux_reg_n_0_[605]\,
      I3 => \mantissa_a_aux_reg_n_0_[605]\,
      O => sum_sign_i_1002_n_0
    );
sum_sign_i_1003: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[602]\,
      I1 => \mantissa_a_aux_reg_n_0_[602]\,
      I2 => \mantissa_b_aux_reg_n_0_[603]\,
      I3 => \mantissa_a_aux_reg_n_0_[603]\,
      O => sum_sign_i_1003_n_0
    );
sum_sign_i_1004: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[600]\,
      I1 => \mantissa_a_aux_reg_n_0_[600]\,
      I2 => \mantissa_b_aux_reg_n_0_[601]\,
      I3 => \mantissa_a_aux_reg_n_0_[601]\,
      O => sum_sign_i_1004_n_0
    );
sum_sign_i_1006: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[606]\,
      I1 => \mantissa_b_aux_reg_n_0_[606]\,
      I2 => \mantissa_b_aux_reg_n_0_[607]\,
      I3 => \mantissa_a_aux_reg_n_0_[607]\,
      O => sum_sign_i_1006_n_0
    );
sum_sign_i_1007: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[604]\,
      I1 => \mantissa_b_aux_reg_n_0_[604]\,
      I2 => \mantissa_b_aux_reg_n_0_[605]\,
      I3 => \mantissa_a_aux_reg_n_0_[605]\,
      O => sum_sign_i_1007_n_0
    );
sum_sign_i_1008: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[602]\,
      I1 => \mantissa_b_aux_reg_n_0_[602]\,
      I2 => \mantissa_b_aux_reg_n_0_[603]\,
      I3 => \mantissa_a_aux_reg_n_0_[603]\,
      O => sum_sign_i_1008_n_0
    );
sum_sign_i_1009: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[600]\,
      I1 => \mantissa_b_aux_reg_n_0_[600]\,
      I2 => \mantissa_b_aux_reg_n_0_[601]\,
      I3 => \mantissa_a_aux_reg_n_0_[601]\,
      O => sum_sign_i_1009_n_0
    );
sum_sign_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1006]\,
      I1 => \mantissa_a_aux_reg_n_0_[1006]\,
      I2 => \mantissa_b_aux_reg_n_0_[1007]\,
      I3 => \mantissa_a_aux_reg_n_0_[1007]\,
      O => sum_sign_i_101_n_0
    );
sum_sign_i_1010: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[606]\,
      I1 => \mantissa_b_aux_reg_n_0_[606]\,
      I2 => \mantissa_a_aux_reg_n_0_[607]\,
      I3 => \mantissa_b_aux_reg_n_0_[607]\,
      O => sum_sign_i_1010_n_0
    );
sum_sign_i_1011: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[604]\,
      I1 => \mantissa_b_aux_reg_n_0_[604]\,
      I2 => \mantissa_a_aux_reg_n_0_[605]\,
      I3 => \mantissa_b_aux_reg_n_0_[605]\,
      O => sum_sign_i_1011_n_0
    );
sum_sign_i_1012: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[602]\,
      I1 => \mantissa_b_aux_reg_n_0_[602]\,
      I2 => \mantissa_a_aux_reg_n_0_[603]\,
      I3 => \mantissa_b_aux_reg_n_0_[603]\,
      O => sum_sign_i_1012_n_0
    );
sum_sign_i_1013: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[600]\,
      I1 => \mantissa_b_aux_reg_n_0_[600]\,
      I2 => \mantissa_a_aux_reg_n_0_[601]\,
      I3 => \mantissa_b_aux_reg_n_0_[601]\,
      O => sum_sign_i_1013_n_0
    );
sum_sign_i_1015: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[598]\,
      I1 => \mantissa_a_aux_reg_n_0_[598]\,
      I2 => \mantissa_a_aux_reg_n_0_[599]\,
      I3 => \mantissa_b_aux_reg_n_0_[599]\,
      O => sum_sign_i_1015_n_0
    );
sum_sign_i_1016: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[596]\,
      I1 => \mantissa_a_aux_reg_n_0_[596]\,
      I2 => \mantissa_a_aux_reg_n_0_[597]\,
      I3 => \mantissa_b_aux_reg_n_0_[597]\,
      O => sum_sign_i_1016_n_0
    );
sum_sign_i_1017: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[594]\,
      I1 => \mantissa_a_aux_reg_n_0_[594]\,
      I2 => \mantissa_a_aux_reg_n_0_[595]\,
      I3 => \mantissa_b_aux_reg_n_0_[595]\,
      O => sum_sign_i_1017_n_0
    );
sum_sign_i_1018: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[592]\,
      I1 => \mantissa_a_aux_reg_n_0_[592]\,
      I2 => \mantissa_a_aux_reg_n_0_[593]\,
      I3 => \mantissa_b_aux_reg_n_0_[593]\,
      O => sum_sign_i_1018_n_0
    );
sum_sign_i_1019: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[598]\,
      I1 => \mantissa_a_aux_reg_n_0_[598]\,
      I2 => \mantissa_b_aux_reg_n_0_[599]\,
      I3 => \mantissa_a_aux_reg_n_0_[599]\,
      O => sum_sign_i_1019_n_0
    );
sum_sign_i_102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1004]\,
      I1 => \mantissa_a_aux_reg_n_0_[1004]\,
      I2 => \mantissa_b_aux_reg_n_0_[1005]\,
      I3 => \mantissa_a_aux_reg_n_0_[1005]\,
      O => sum_sign_i_102_n_0
    );
sum_sign_i_1020: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[596]\,
      I1 => \mantissa_a_aux_reg_n_0_[596]\,
      I2 => \mantissa_b_aux_reg_n_0_[597]\,
      I3 => \mantissa_a_aux_reg_n_0_[597]\,
      O => sum_sign_i_1020_n_0
    );
sum_sign_i_1021: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[594]\,
      I1 => \mantissa_a_aux_reg_n_0_[594]\,
      I2 => \mantissa_b_aux_reg_n_0_[595]\,
      I3 => \mantissa_a_aux_reg_n_0_[595]\,
      O => sum_sign_i_1021_n_0
    );
sum_sign_i_1022: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[592]\,
      I1 => \mantissa_a_aux_reg_n_0_[592]\,
      I2 => \mantissa_b_aux_reg_n_0_[593]\,
      I3 => \mantissa_a_aux_reg_n_0_[593]\,
      O => sum_sign_i_1022_n_0
    );
sum_sign_i_1024: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[598]\,
      I1 => \mantissa_b_aux_reg_n_0_[598]\,
      I2 => \mantissa_b_aux_reg_n_0_[599]\,
      I3 => \mantissa_a_aux_reg_n_0_[599]\,
      O => sum_sign_i_1024_n_0
    );
sum_sign_i_1025: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[596]\,
      I1 => \mantissa_b_aux_reg_n_0_[596]\,
      I2 => \mantissa_b_aux_reg_n_0_[597]\,
      I3 => \mantissa_a_aux_reg_n_0_[597]\,
      O => sum_sign_i_1025_n_0
    );
sum_sign_i_1026: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[594]\,
      I1 => \mantissa_b_aux_reg_n_0_[594]\,
      I2 => \mantissa_b_aux_reg_n_0_[595]\,
      I3 => \mantissa_a_aux_reg_n_0_[595]\,
      O => sum_sign_i_1026_n_0
    );
sum_sign_i_1027: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[592]\,
      I1 => \mantissa_b_aux_reg_n_0_[592]\,
      I2 => \mantissa_b_aux_reg_n_0_[593]\,
      I3 => \mantissa_a_aux_reg_n_0_[593]\,
      O => sum_sign_i_1027_n_0
    );
sum_sign_i_1028: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[598]\,
      I1 => \mantissa_b_aux_reg_n_0_[598]\,
      I2 => \mantissa_a_aux_reg_n_0_[599]\,
      I3 => \mantissa_b_aux_reg_n_0_[599]\,
      O => sum_sign_i_1028_n_0
    );
sum_sign_i_1029: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[596]\,
      I1 => \mantissa_b_aux_reg_n_0_[596]\,
      I2 => \mantissa_a_aux_reg_n_0_[597]\,
      I3 => \mantissa_b_aux_reg_n_0_[597]\,
      O => sum_sign_i_1029_n_0
    );
sum_sign_i_103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1002]\,
      I1 => \mantissa_a_aux_reg_n_0_[1002]\,
      I2 => \mantissa_b_aux_reg_n_0_[1003]\,
      I3 => \mantissa_a_aux_reg_n_0_[1003]\,
      O => sum_sign_i_103_n_0
    );
sum_sign_i_1030: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[594]\,
      I1 => \mantissa_b_aux_reg_n_0_[594]\,
      I2 => \mantissa_a_aux_reg_n_0_[595]\,
      I3 => \mantissa_b_aux_reg_n_0_[595]\,
      O => sum_sign_i_1030_n_0
    );
sum_sign_i_1031: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[592]\,
      I1 => \mantissa_b_aux_reg_n_0_[592]\,
      I2 => \mantissa_a_aux_reg_n_0_[593]\,
      I3 => \mantissa_b_aux_reg_n_0_[593]\,
      O => sum_sign_i_1031_n_0
    );
sum_sign_i_1033: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[590]\,
      I1 => \mantissa_a_aux_reg_n_0_[590]\,
      I2 => \mantissa_a_aux_reg_n_0_[591]\,
      I3 => \mantissa_b_aux_reg_n_0_[591]\,
      O => sum_sign_i_1033_n_0
    );
sum_sign_i_1034: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[588]\,
      I1 => \mantissa_a_aux_reg_n_0_[588]\,
      I2 => \mantissa_a_aux_reg_n_0_[589]\,
      I3 => \mantissa_b_aux_reg_n_0_[589]\,
      O => sum_sign_i_1034_n_0
    );
sum_sign_i_1035: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[586]\,
      I1 => \mantissa_a_aux_reg_n_0_[586]\,
      I2 => \mantissa_a_aux_reg_n_0_[587]\,
      I3 => \mantissa_b_aux_reg_n_0_[587]\,
      O => sum_sign_i_1035_n_0
    );
sum_sign_i_1036: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[584]\,
      I1 => \mantissa_a_aux_reg_n_0_[584]\,
      I2 => \mantissa_a_aux_reg_n_0_[585]\,
      I3 => \mantissa_b_aux_reg_n_0_[585]\,
      O => sum_sign_i_1036_n_0
    );
sum_sign_i_1037: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[590]\,
      I1 => \mantissa_a_aux_reg_n_0_[590]\,
      I2 => \mantissa_b_aux_reg_n_0_[591]\,
      I3 => \mantissa_a_aux_reg_n_0_[591]\,
      O => sum_sign_i_1037_n_0
    );
sum_sign_i_1038: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[588]\,
      I1 => \mantissa_a_aux_reg_n_0_[588]\,
      I2 => \mantissa_b_aux_reg_n_0_[589]\,
      I3 => \mantissa_a_aux_reg_n_0_[589]\,
      O => sum_sign_i_1038_n_0
    );
sum_sign_i_1039: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[586]\,
      I1 => \mantissa_a_aux_reg_n_0_[586]\,
      I2 => \mantissa_b_aux_reg_n_0_[587]\,
      I3 => \mantissa_a_aux_reg_n_0_[587]\,
      O => sum_sign_i_1039_n_0
    );
sum_sign_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1000]\,
      I1 => \mantissa_a_aux_reg_n_0_[1000]\,
      I2 => \mantissa_b_aux_reg_n_0_[1001]\,
      I3 => \mantissa_a_aux_reg_n_0_[1001]\,
      O => sum_sign_i_104_n_0
    );
sum_sign_i_1040: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[584]\,
      I1 => \mantissa_a_aux_reg_n_0_[584]\,
      I2 => \mantissa_b_aux_reg_n_0_[585]\,
      I3 => \mantissa_a_aux_reg_n_0_[585]\,
      O => sum_sign_i_1040_n_0
    );
sum_sign_i_1042: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[590]\,
      I1 => \mantissa_b_aux_reg_n_0_[590]\,
      I2 => \mantissa_b_aux_reg_n_0_[591]\,
      I3 => \mantissa_a_aux_reg_n_0_[591]\,
      O => sum_sign_i_1042_n_0
    );
sum_sign_i_1043: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[588]\,
      I1 => \mantissa_b_aux_reg_n_0_[588]\,
      I2 => \mantissa_b_aux_reg_n_0_[589]\,
      I3 => \mantissa_a_aux_reg_n_0_[589]\,
      O => sum_sign_i_1043_n_0
    );
sum_sign_i_1044: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[586]\,
      I1 => \mantissa_b_aux_reg_n_0_[586]\,
      I2 => \mantissa_b_aux_reg_n_0_[587]\,
      I3 => \mantissa_a_aux_reg_n_0_[587]\,
      O => sum_sign_i_1044_n_0
    );
sum_sign_i_1045: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[584]\,
      I1 => \mantissa_b_aux_reg_n_0_[584]\,
      I2 => \mantissa_b_aux_reg_n_0_[585]\,
      I3 => \mantissa_a_aux_reg_n_0_[585]\,
      O => sum_sign_i_1045_n_0
    );
sum_sign_i_1046: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[590]\,
      I1 => \mantissa_b_aux_reg_n_0_[590]\,
      I2 => \mantissa_a_aux_reg_n_0_[591]\,
      I3 => \mantissa_b_aux_reg_n_0_[591]\,
      O => sum_sign_i_1046_n_0
    );
sum_sign_i_1047: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[588]\,
      I1 => \mantissa_b_aux_reg_n_0_[588]\,
      I2 => \mantissa_a_aux_reg_n_0_[589]\,
      I3 => \mantissa_b_aux_reg_n_0_[589]\,
      O => sum_sign_i_1047_n_0
    );
sum_sign_i_1048: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[586]\,
      I1 => \mantissa_b_aux_reg_n_0_[586]\,
      I2 => \mantissa_a_aux_reg_n_0_[587]\,
      I3 => \mantissa_b_aux_reg_n_0_[587]\,
      O => sum_sign_i_1048_n_0
    );
sum_sign_i_1049: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[584]\,
      I1 => \mantissa_b_aux_reg_n_0_[584]\,
      I2 => \mantissa_a_aux_reg_n_0_[585]\,
      I3 => \mantissa_b_aux_reg_n_0_[585]\,
      O => sum_sign_i_1049_n_0
    );
sum_sign_i_1051: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[582]\,
      I1 => \mantissa_a_aux_reg_n_0_[582]\,
      I2 => \mantissa_a_aux_reg_n_0_[583]\,
      I3 => \mantissa_b_aux_reg_n_0_[583]\,
      O => sum_sign_i_1051_n_0
    );
sum_sign_i_1052: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[580]\,
      I1 => \mantissa_a_aux_reg_n_0_[580]\,
      I2 => \mantissa_a_aux_reg_n_0_[581]\,
      I3 => \mantissa_b_aux_reg_n_0_[581]\,
      O => sum_sign_i_1052_n_0
    );
sum_sign_i_1053: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[578]\,
      I1 => \mantissa_a_aux_reg_n_0_[578]\,
      I2 => \mantissa_a_aux_reg_n_0_[579]\,
      I3 => \mantissa_b_aux_reg_n_0_[579]\,
      O => sum_sign_i_1053_n_0
    );
sum_sign_i_1054: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[576]\,
      I1 => \mantissa_a_aux_reg_n_0_[576]\,
      I2 => \mantissa_a_aux_reg_n_0_[577]\,
      I3 => \mantissa_b_aux_reg_n_0_[577]\,
      O => sum_sign_i_1054_n_0
    );
sum_sign_i_1055: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[582]\,
      I1 => \mantissa_a_aux_reg_n_0_[582]\,
      I2 => \mantissa_b_aux_reg_n_0_[583]\,
      I3 => \mantissa_a_aux_reg_n_0_[583]\,
      O => sum_sign_i_1055_n_0
    );
sum_sign_i_1056: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[580]\,
      I1 => \mantissa_a_aux_reg_n_0_[580]\,
      I2 => \mantissa_b_aux_reg_n_0_[581]\,
      I3 => \mantissa_a_aux_reg_n_0_[581]\,
      O => sum_sign_i_1056_n_0
    );
sum_sign_i_1057: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[578]\,
      I1 => \mantissa_a_aux_reg_n_0_[578]\,
      I2 => \mantissa_b_aux_reg_n_0_[579]\,
      I3 => \mantissa_a_aux_reg_n_0_[579]\,
      O => sum_sign_i_1057_n_0
    );
sum_sign_i_1058: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[576]\,
      I1 => \mantissa_a_aux_reg_n_0_[576]\,
      I2 => \mantissa_b_aux_reg_n_0_[577]\,
      I3 => \mantissa_a_aux_reg_n_0_[577]\,
      O => sum_sign_i_1058_n_0
    );
sum_sign_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1006]\,
      I1 => \mantissa_b_aux_reg_n_0_[1006]\,
      I2 => \mantissa_b_aux_reg_n_0_[1007]\,
      I3 => \mantissa_a_aux_reg_n_0_[1007]\,
      O => sum_sign_i_106_n_0
    );
sum_sign_i_1060: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[582]\,
      I1 => \mantissa_b_aux_reg_n_0_[582]\,
      I2 => \mantissa_b_aux_reg_n_0_[583]\,
      I3 => \mantissa_a_aux_reg_n_0_[583]\,
      O => sum_sign_i_1060_n_0
    );
sum_sign_i_1061: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[580]\,
      I1 => \mantissa_b_aux_reg_n_0_[580]\,
      I2 => \mantissa_b_aux_reg_n_0_[581]\,
      I3 => \mantissa_a_aux_reg_n_0_[581]\,
      O => sum_sign_i_1061_n_0
    );
sum_sign_i_1062: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[578]\,
      I1 => \mantissa_b_aux_reg_n_0_[578]\,
      I2 => \mantissa_b_aux_reg_n_0_[579]\,
      I3 => \mantissa_a_aux_reg_n_0_[579]\,
      O => sum_sign_i_1062_n_0
    );
sum_sign_i_1063: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[576]\,
      I1 => \mantissa_b_aux_reg_n_0_[576]\,
      I2 => \mantissa_b_aux_reg_n_0_[577]\,
      I3 => \mantissa_a_aux_reg_n_0_[577]\,
      O => sum_sign_i_1063_n_0
    );
sum_sign_i_1064: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[582]\,
      I1 => \mantissa_b_aux_reg_n_0_[582]\,
      I2 => \mantissa_a_aux_reg_n_0_[583]\,
      I3 => \mantissa_b_aux_reg_n_0_[583]\,
      O => sum_sign_i_1064_n_0
    );
sum_sign_i_1065: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[580]\,
      I1 => \mantissa_b_aux_reg_n_0_[580]\,
      I2 => \mantissa_a_aux_reg_n_0_[581]\,
      I3 => \mantissa_b_aux_reg_n_0_[581]\,
      O => sum_sign_i_1065_n_0
    );
sum_sign_i_1066: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[578]\,
      I1 => \mantissa_b_aux_reg_n_0_[578]\,
      I2 => \mantissa_a_aux_reg_n_0_[579]\,
      I3 => \mantissa_b_aux_reg_n_0_[579]\,
      O => sum_sign_i_1066_n_0
    );
sum_sign_i_1067: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[576]\,
      I1 => \mantissa_b_aux_reg_n_0_[576]\,
      I2 => \mantissa_a_aux_reg_n_0_[577]\,
      I3 => \mantissa_b_aux_reg_n_0_[577]\,
      O => sum_sign_i_1067_n_0
    );
sum_sign_i_1069: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[574]\,
      I1 => \mantissa_a_aux_reg_n_0_[574]\,
      I2 => \mantissa_a_aux_reg_n_0_[575]\,
      I3 => \mantissa_b_aux_reg_n_0_[575]\,
      O => sum_sign_i_1069_n_0
    );
sum_sign_i_107: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1004]\,
      I1 => \mantissa_b_aux_reg_n_0_[1004]\,
      I2 => \mantissa_b_aux_reg_n_0_[1005]\,
      I3 => \mantissa_a_aux_reg_n_0_[1005]\,
      O => sum_sign_i_107_n_0
    );
sum_sign_i_1070: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[572]\,
      I1 => \mantissa_a_aux_reg_n_0_[572]\,
      I2 => \mantissa_a_aux_reg_n_0_[573]\,
      I3 => \mantissa_b_aux_reg_n_0_[573]\,
      O => sum_sign_i_1070_n_0
    );
sum_sign_i_1071: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[570]\,
      I1 => \mantissa_a_aux_reg_n_0_[570]\,
      I2 => \mantissa_a_aux_reg_n_0_[571]\,
      I3 => \mantissa_b_aux_reg_n_0_[571]\,
      O => sum_sign_i_1071_n_0
    );
sum_sign_i_1072: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[568]\,
      I1 => \mantissa_a_aux_reg_n_0_[568]\,
      I2 => \mantissa_a_aux_reg_n_0_[569]\,
      I3 => \mantissa_b_aux_reg_n_0_[569]\,
      O => sum_sign_i_1072_n_0
    );
sum_sign_i_1073: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[574]\,
      I1 => \mantissa_a_aux_reg_n_0_[574]\,
      I2 => \mantissa_b_aux_reg_n_0_[575]\,
      I3 => \mantissa_a_aux_reg_n_0_[575]\,
      O => sum_sign_i_1073_n_0
    );
sum_sign_i_1074: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[572]\,
      I1 => \mantissa_a_aux_reg_n_0_[572]\,
      I2 => \mantissa_b_aux_reg_n_0_[573]\,
      I3 => \mantissa_a_aux_reg_n_0_[573]\,
      O => sum_sign_i_1074_n_0
    );
sum_sign_i_1075: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[570]\,
      I1 => \mantissa_a_aux_reg_n_0_[570]\,
      I2 => \mantissa_b_aux_reg_n_0_[571]\,
      I3 => \mantissa_a_aux_reg_n_0_[571]\,
      O => sum_sign_i_1075_n_0
    );
sum_sign_i_1076: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[568]\,
      I1 => \mantissa_a_aux_reg_n_0_[568]\,
      I2 => \mantissa_b_aux_reg_n_0_[569]\,
      I3 => \mantissa_a_aux_reg_n_0_[569]\,
      O => sum_sign_i_1076_n_0
    );
sum_sign_i_1078: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[574]\,
      I1 => \mantissa_b_aux_reg_n_0_[574]\,
      I2 => \mantissa_b_aux_reg_n_0_[575]\,
      I3 => \mantissa_a_aux_reg_n_0_[575]\,
      O => sum_sign_i_1078_n_0
    );
sum_sign_i_1079: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[572]\,
      I1 => \mantissa_b_aux_reg_n_0_[572]\,
      I2 => \mantissa_b_aux_reg_n_0_[573]\,
      I3 => \mantissa_a_aux_reg_n_0_[573]\,
      O => sum_sign_i_1079_n_0
    );
sum_sign_i_108: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1002]\,
      I1 => \mantissa_b_aux_reg_n_0_[1002]\,
      I2 => \mantissa_b_aux_reg_n_0_[1003]\,
      I3 => \mantissa_a_aux_reg_n_0_[1003]\,
      O => sum_sign_i_108_n_0
    );
sum_sign_i_1080: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[570]\,
      I1 => \mantissa_b_aux_reg_n_0_[570]\,
      I2 => \mantissa_b_aux_reg_n_0_[571]\,
      I3 => \mantissa_a_aux_reg_n_0_[571]\,
      O => sum_sign_i_1080_n_0
    );
sum_sign_i_1081: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[568]\,
      I1 => \mantissa_b_aux_reg_n_0_[568]\,
      I2 => \mantissa_b_aux_reg_n_0_[569]\,
      I3 => \mantissa_a_aux_reg_n_0_[569]\,
      O => sum_sign_i_1081_n_0
    );
sum_sign_i_1082: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[574]\,
      I1 => \mantissa_b_aux_reg_n_0_[574]\,
      I2 => \mantissa_a_aux_reg_n_0_[575]\,
      I3 => \mantissa_b_aux_reg_n_0_[575]\,
      O => sum_sign_i_1082_n_0
    );
sum_sign_i_1083: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[572]\,
      I1 => \mantissa_b_aux_reg_n_0_[572]\,
      I2 => \mantissa_a_aux_reg_n_0_[573]\,
      I3 => \mantissa_b_aux_reg_n_0_[573]\,
      O => sum_sign_i_1083_n_0
    );
sum_sign_i_1084: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[570]\,
      I1 => \mantissa_b_aux_reg_n_0_[570]\,
      I2 => \mantissa_a_aux_reg_n_0_[571]\,
      I3 => \mantissa_b_aux_reg_n_0_[571]\,
      O => sum_sign_i_1084_n_0
    );
sum_sign_i_1085: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[568]\,
      I1 => \mantissa_b_aux_reg_n_0_[568]\,
      I2 => \mantissa_a_aux_reg_n_0_[569]\,
      I3 => \mantissa_b_aux_reg_n_0_[569]\,
      O => sum_sign_i_1085_n_0
    );
sum_sign_i_1087: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[566]\,
      I1 => \mantissa_a_aux_reg_n_0_[566]\,
      I2 => \mantissa_a_aux_reg_n_0_[567]\,
      I3 => \mantissa_b_aux_reg_n_0_[567]\,
      O => sum_sign_i_1087_n_0
    );
sum_sign_i_1088: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[564]\,
      I1 => \mantissa_a_aux_reg_n_0_[564]\,
      I2 => \mantissa_a_aux_reg_n_0_[565]\,
      I3 => \mantissa_b_aux_reg_n_0_[565]\,
      O => sum_sign_i_1088_n_0
    );
sum_sign_i_1089: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[562]\,
      I1 => \mantissa_a_aux_reg_n_0_[562]\,
      I2 => \mantissa_a_aux_reg_n_0_[563]\,
      I3 => \mantissa_b_aux_reg_n_0_[563]\,
      O => sum_sign_i_1089_n_0
    );
sum_sign_i_109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1000]\,
      I1 => \mantissa_b_aux_reg_n_0_[1000]\,
      I2 => \mantissa_b_aux_reg_n_0_[1001]\,
      I3 => \mantissa_a_aux_reg_n_0_[1001]\,
      O => sum_sign_i_109_n_0
    );
sum_sign_i_1090: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[560]\,
      I1 => \mantissa_a_aux_reg_n_0_[560]\,
      I2 => \mantissa_a_aux_reg_n_0_[561]\,
      I3 => \mantissa_b_aux_reg_n_0_[561]\,
      O => sum_sign_i_1090_n_0
    );
sum_sign_i_1091: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[566]\,
      I1 => \mantissa_a_aux_reg_n_0_[566]\,
      I2 => \mantissa_b_aux_reg_n_0_[567]\,
      I3 => \mantissa_a_aux_reg_n_0_[567]\,
      O => sum_sign_i_1091_n_0
    );
sum_sign_i_1092: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[564]\,
      I1 => \mantissa_a_aux_reg_n_0_[564]\,
      I2 => \mantissa_b_aux_reg_n_0_[565]\,
      I3 => \mantissa_a_aux_reg_n_0_[565]\,
      O => sum_sign_i_1092_n_0
    );
sum_sign_i_1093: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[562]\,
      I1 => \mantissa_a_aux_reg_n_0_[562]\,
      I2 => \mantissa_b_aux_reg_n_0_[563]\,
      I3 => \mantissa_a_aux_reg_n_0_[563]\,
      O => sum_sign_i_1093_n_0
    );
sum_sign_i_1094: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[560]\,
      I1 => \mantissa_a_aux_reg_n_0_[560]\,
      I2 => \mantissa_b_aux_reg_n_0_[561]\,
      I3 => \mantissa_a_aux_reg_n_0_[561]\,
      O => sum_sign_i_1094_n_0
    );
sum_sign_i_1096: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[566]\,
      I1 => \mantissa_b_aux_reg_n_0_[566]\,
      I2 => \mantissa_b_aux_reg_n_0_[567]\,
      I3 => \mantissa_a_aux_reg_n_0_[567]\,
      O => sum_sign_i_1096_n_0
    );
sum_sign_i_1097: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[564]\,
      I1 => \mantissa_b_aux_reg_n_0_[564]\,
      I2 => \mantissa_b_aux_reg_n_0_[565]\,
      I3 => \mantissa_a_aux_reg_n_0_[565]\,
      O => sum_sign_i_1097_n_0
    );
sum_sign_i_1098: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[562]\,
      I1 => \mantissa_b_aux_reg_n_0_[562]\,
      I2 => \mantissa_b_aux_reg_n_0_[563]\,
      I3 => \mantissa_a_aux_reg_n_0_[563]\,
      O => sum_sign_i_1098_n_0
    );
sum_sign_i_1099: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[560]\,
      I1 => \mantissa_b_aux_reg_n_0_[560]\,
      I2 => \mantissa_b_aux_reg_n_0_[561]\,
      I3 => \mantissa_a_aux_reg_n_0_[561]\,
      O => sum_sign_i_1099_n_0
    );
sum_sign_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1046]\,
      I1 => \mantissa_b_aux_reg_n_0_[1046]\,
      O => sum_sign_i_11_n_0
    );
sum_sign_i_110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1006]\,
      I1 => \mantissa_b_aux_reg_n_0_[1006]\,
      I2 => \mantissa_a_aux_reg_n_0_[1007]\,
      I3 => \mantissa_b_aux_reg_n_0_[1007]\,
      O => sum_sign_i_110_n_0
    );
sum_sign_i_1100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[566]\,
      I1 => \mantissa_b_aux_reg_n_0_[566]\,
      I2 => \mantissa_a_aux_reg_n_0_[567]\,
      I3 => \mantissa_b_aux_reg_n_0_[567]\,
      O => sum_sign_i_1100_n_0
    );
sum_sign_i_1101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[564]\,
      I1 => \mantissa_b_aux_reg_n_0_[564]\,
      I2 => \mantissa_a_aux_reg_n_0_[565]\,
      I3 => \mantissa_b_aux_reg_n_0_[565]\,
      O => sum_sign_i_1101_n_0
    );
sum_sign_i_1102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[562]\,
      I1 => \mantissa_b_aux_reg_n_0_[562]\,
      I2 => \mantissa_a_aux_reg_n_0_[563]\,
      I3 => \mantissa_b_aux_reg_n_0_[563]\,
      O => sum_sign_i_1102_n_0
    );
sum_sign_i_1103: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[560]\,
      I1 => \mantissa_b_aux_reg_n_0_[560]\,
      I2 => \mantissa_a_aux_reg_n_0_[561]\,
      I3 => \mantissa_b_aux_reg_n_0_[561]\,
      O => sum_sign_i_1103_n_0
    );
sum_sign_i_1105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[558]\,
      I1 => \mantissa_a_aux_reg_n_0_[558]\,
      I2 => \mantissa_a_aux_reg_n_0_[559]\,
      I3 => \mantissa_b_aux_reg_n_0_[559]\,
      O => sum_sign_i_1105_n_0
    );
sum_sign_i_1106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[556]\,
      I1 => \mantissa_a_aux_reg_n_0_[556]\,
      I2 => \mantissa_a_aux_reg_n_0_[557]\,
      I3 => \mantissa_b_aux_reg_n_0_[557]\,
      O => sum_sign_i_1106_n_0
    );
sum_sign_i_1107: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[554]\,
      I1 => \mantissa_a_aux_reg_n_0_[554]\,
      I2 => \mantissa_a_aux_reg_n_0_[555]\,
      I3 => \mantissa_b_aux_reg_n_0_[555]\,
      O => sum_sign_i_1107_n_0
    );
sum_sign_i_1108: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[552]\,
      I1 => \mantissa_a_aux_reg_n_0_[552]\,
      I2 => \mantissa_a_aux_reg_n_0_[553]\,
      I3 => \mantissa_b_aux_reg_n_0_[553]\,
      O => sum_sign_i_1108_n_0
    );
sum_sign_i_1109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[558]\,
      I1 => \mantissa_a_aux_reg_n_0_[558]\,
      I2 => \mantissa_b_aux_reg_n_0_[559]\,
      I3 => \mantissa_a_aux_reg_n_0_[559]\,
      O => sum_sign_i_1109_n_0
    );
sum_sign_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1004]\,
      I1 => \mantissa_b_aux_reg_n_0_[1004]\,
      I2 => \mantissa_a_aux_reg_n_0_[1005]\,
      I3 => \mantissa_b_aux_reg_n_0_[1005]\,
      O => sum_sign_i_111_n_0
    );
sum_sign_i_1110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[556]\,
      I1 => \mantissa_a_aux_reg_n_0_[556]\,
      I2 => \mantissa_b_aux_reg_n_0_[557]\,
      I3 => \mantissa_a_aux_reg_n_0_[557]\,
      O => sum_sign_i_1110_n_0
    );
sum_sign_i_1111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[554]\,
      I1 => \mantissa_a_aux_reg_n_0_[554]\,
      I2 => \mantissa_b_aux_reg_n_0_[555]\,
      I3 => \mantissa_a_aux_reg_n_0_[555]\,
      O => sum_sign_i_1111_n_0
    );
sum_sign_i_1112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[552]\,
      I1 => \mantissa_a_aux_reg_n_0_[552]\,
      I2 => \mantissa_b_aux_reg_n_0_[553]\,
      I3 => \mantissa_a_aux_reg_n_0_[553]\,
      O => sum_sign_i_1112_n_0
    );
sum_sign_i_1114: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[558]\,
      I1 => \mantissa_b_aux_reg_n_0_[558]\,
      I2 => \mantissa_b_aux_reg_n_0_[559]\,
      I3 => \mantissa_a_aux_reg_n_0_[559]\,
      O => sum_sign_i_1114_n_0
    );
sum_sign_i_1115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[556]\,
      I1 => \mantissa_b_aux_reg_n_0_[556]\,
      I2 => \mantissa_b_aux_reg_n_0_[557]\,
      I3 => \mantissa_a_aux_reg_n_0_[557]\,
      O => sum_sign_i_1115_n_0
    );
sum_sign_i_1116: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[554]\,
      I1 => \mantissa_b_aux_reg_n_0_[554]\,
      I2 => \mantissa_b_aux_reg_n_0_[555]\,
      I3 => \mantissa_a_aux_reg_n_0_[555]\,
      O => sum_sign_i_1116_n_0
    );
sum_sign_i_1117: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[552]\,
      I1 => \mantissa_b_aux_reg_n_0_[552]\,
      I2 => \mantissa_b_aux_reg_n_0_[553]\,
      I3 => \mantissa_a_aux_reg_n_0_[553]\,
      O => sum_sign_i_1117_n_0
    );
sum_sign_i_1118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[558]\,
      I1 => \mantissa_b_aux_reg_n_0_[558]\,
      I2 => \mantissa_a_aux_reg_n_0_[559]\,
      I3 => \mantissa_b_aux_reg_n_0_[559]\,
      O => sum_sign_i_1118_n_0
    );
sum_sign_i_1119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[556]\,
      I1 => \mantissa_b_aux_reg_n_0_[556]\,
      I2 => \mantissa_a_aux_reg_n_0_[557]\,
      I3 => \mantissa_b_aux_reg_n_0_[557]\,
      O => sum_sign_i_1119_n_0
    );
sum_sign_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1002]\,
      I1 => \mantissa_b_aux_reg_n_0_[1002]\,
      I2 => \mantissa_a_aux_reg_n_0_[1003]\,
      I3 => \mantissa_b_aux_reg_n_0_[1003]\,
      O => sum_sign_i_112_n_0
    );
sum_sign_i_1120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[554]\,
      I1 => \mantissa_b_aux_reg_n_0_[554]\,
      I2 => \mantissa_a_aux_reg_n_0_[555]\,
      I3 => \mantissa_b_aux_reg_n_0_[555]\,
      O => sum_sign_i_1120_n_0
    );
sum_sign_i_1121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[552]\,
      I1 => \mantissa_b_aux_reg_n_0_[552]\,
      I2 => \mantissa_a_aux_reg_n_0_[553]\,
      I3 => \mantissa_b_aux_reg_n_0_[553]\,
      O => sum_sign_i_1121_n_0
    );
sum_sign_i_1123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[550]\,
      I1 => \mantissa_a_aux_reg_n_0_[550]\,
      I2 => \mantissa_a_aux_reg_n_0_[551]\,
      I3 => \mantissa_b_aux_reg_n_0_[551]\,
      O => sum_sign_i_1123_n_0
    );
sum_sign_i_1124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[548]\,
      I1 => \mantissa_a_aux_reg_n_0_[548]\,
      I2 => \mantissa_a_aux_reg_n_0_[549]\,
      I3 => \mantissa_b_aux_reg_n_0_[549]\,
      O => sum_sign_i_1124_n_0
    );
sum_sign_i_1125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[546]\,
      I1 => \mantissa_a_aux_reg_n_0_[546]\,
      I2 => \mantissa_a_aux_reg_n_0_[547]\,
      I3 => \mantissa_b_aux_reg_n_0_[547]\,
      O => sum_sign_i_1125_n_0
    );
sum_sign_i_1126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[544]\,
      I1 => \mantissa_a_aux_reg_n_0_[544]\,
      I2 => \mantissa_a_aux_reg_n_0_[545]\,
      I3 => \mantissa_b_aux_reg_n_0_[545]\,
      O => sum_sign_i_1126_n_0
    );
sum_sign_i_1127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[550]\,
      I1 => \mantissa_a_aux_reg_n_0_[550]\,
      I2 => \mantissa_b_aux_reg_n_0_[551]\,
      I3 => \mantissa_a_aux_reg_n_0_[551]\,
      O => sum_sign_i_1127_n_0
    );
sum_sign_i_1128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[548]\,
      I1 => \mantissa_a_aux_reg_n_0_[548]\,
      I2 => \mantissa_b_aux_reg_n_0_[549]\,
      I3 => \mantissa_a_aux_reg_n_0_[549]\,
      O => sum_sign_i_1128_n_0
    );
sum_sign_i_1129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[546]\,
      I1 => \mantissa_a_aux_reg_n_0_[546]\,
      I2 => \mantissa_b_aux_reg_n_0_[547]\,
      I3 => \mantissa_a_aux_reg_n_0_[547]\,
      O => sum_sign_i_1129_n_0
    );
sum_sign_i_113: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1000]\,
      I1 => \mantissa_b_aux_reg_n_0_[1000]\,
      I2 => \mantissa_a_aux_reg_n_0_[1001]\,
      I3 => \mantissa_b_aux_reg_n_0_[1001]\,
      O => sum_sign_i_113_n_0
    );
sum_sign_i_1130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[544]\,
      I1 => \mantissa_a_aux_reg_n_0_[544]\,
      I2 => \mantissa_b_aux_reg_n_0_[545]\,
      I3 => \mantissa_a_aux_reg_n_0_[545]\,
      O => sum_sign_i_1130_n_0
    );
sum_sign_i_1132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[550]\,
      I1 => \mantissa_b_aux_reg_n_0_[550]\,
      I2 => \mantissa_b_aux_reg_n_0_[551]\,
      I3 => \mantissa_a_aux_reg_n_0_[551]\,
      O => sum_sign_i_1132_n_0
    );
sum_sign_i_1133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[548]\,
      I1 => \mantissa_b_aux_reg_n_0_[548]\,
      I2 => \mantissa_b_aux_reg_n_0_[549]\,
      I3 => \mantissa_a_aux_reg_n_0_[549]\,
      O => sum_sign_i_1133_n_0
    );
sum_sign_i_1134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[546]\,
      I1 => \mantissa_b_aux_reg_n_0_[546]\,
      I2 => \mantissa_b_aux_reg_n_0_[547]\,
      I3 => \mantissa_a_aux_reg_n_0_[547]\,
      O => sum_sign_i_1134_n_0
    );
sum_sign_i_1135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[544]\,
      I1 => \mantissa_b_aux_reg_n_0_[544]\,
      I2 => \mantissa_b_aux_reg_n_0_[545]\,
      I3 => \mantissa_a_aux_reg_n_0_[545]\,
      O => sum_sign_i_1135_n_0
    );
sum_sign_i_1136: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[550]\,
      I1 => \mantissa_b_aux_reg_n_0_[550]\,
      I2 => \mantissa_a_aux_reg_n_0_[551]\,
      I3 => \mantissa_b_aux_reg_n_0_[551]\,
      O => sum_sign_i_1136_n_0
    );
sum_sign_i_1137: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[548]\,
      I1 => \mantissa_b_aux_reg_n_0_[548]\,
      I2 => \mantissa_a_aux_reg_n_0_[549]\,
      I3 => \mantissa_b_aux_reg_n_0_[549]\,
      O => sum_sign_i_1137_n_0
    );
sum_sign_i_1138: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[546]\,
      I1 => \mantissa_b_aux_reg_n_0_[546]\,
      I2 => \mantissa_a_aux_reg_n_0_[547]\,
      I3 => \mantissa_b_aux_reg_n_0_[547]\,
      O => sum_sign_i_1138_n_0
    );
sum_sign_i_1139: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[544]\,
      I1 => \mantissa_b_aux_reg_n_0_[544]\,
      I2 => \mantissa_a_aux_reg_n_0_[545]\,
      I3 => \mantissa_b_aux_reg_n_0_[545]\,
      O => sum_sign_i_1139_n_0
    );
sum_sign_i_1141: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[542]\,
      I1 => \mantissa_a_aux_reg_n_0_[542]\,
      I2 => \mantissa_a_aux_reg_n_0_[543]\,
      I3 => \mantissa_b_aux_reg_n_0_[543]\,
      O => sum_sign_i_1141_n_0
    );
sum_sign_i_1142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[540]\,
      I1 => \mantissa_a_aux_reg_n_0_[540]\,
      I2 => \mantissa_a_aux_reg_n_0_[541]\,
      I3 => \mantissa_b_aux_reg_n_0_[541]\,
      O => sum_sign_i_1142_n_0
    );
sum_sign_i_1143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[538]\,
      I1 => \mantissa_a_aux_reg_n_0_[538]\,
      I2 => \mantissa_a_aux_reg_n_0_[539]\,
      I3 => \mantissa_b_aux_reg_n_0_[539]\,
      O => sum_sign_i_1143_n_0
    );
sum_sign_i_1144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[536]\,
      I1 => \mantissa_a_aux_reg_n_0_[536]\,
      I2 => \mantissa_a_aux_reg_n_0_[537]\,
      I3 => \mantissa_b_aux_reg_n_0_[537]\,
      O => sum_sign_i_1144_n_0
    );
sum_sign_i_1145: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[542]\,
      I1 => \mantissa_a_aux_reg_n_0_[542]\,
      I2 => \mantissa_b_aux_reg_n_0_[543]\,
      I3 => \mantissa_a_aux_reg_n_0_[543]\,
      O => sum_sign_i_1145_n_0
    );
sum_sign_i_1146: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[540]\,
      I1 => \mantissa_a_aux_reg_n_0_[540]\,
      I2 => \mantissa_b_aux_reg_n_0_[541]\,
      I3 => \mantissa_a_aux_reg_n_0_[541]\,
      O => sum_sign_i_1146_n_0
    );
sum_sign_i_1147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[538]\,
      I1 => \mantissa_a_aux_reg_n_0_[538]\,
      I2 => \mantissa_b_aux_reg_n_0_[539]\,
      I3 => \mantissa_a_aux_reg_n_0_[539]\,
      O => sum_sign_i_1147_n_0
    );
sum_sign_i_1148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[536]\,
      I1 => \mantissa_a_aux_reg_n_0_[536]\,
      I2 => \mantissa_b_aux_reg_n_0_[537]\,
      I3 => \mantissa_a_aux_reg_n_0_[537]\,
      O => sum_sign_i_1148_n_0
    );
sum_sign_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[998]\,
      I1 => \mantissa_a_aux_reg_n_0_[998]\,
      I2 => \mantissa_a_aux_reg_n_0_[999]\,
      I3 => \mantissa_b_aux_reg_n_0_[999]\,
      O => sum_sign_i_115_n_0
    );
sum_sign_i_1150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[542]\,
      I1 => \mantissa_b_aux_reg_n_0_[542]\,
      I2 => \mantissa_b_aux_reg_n_0_[543]\,
      I3 => \mantissa_a_aux_reg_n_0_[543]\,
      O => sum_sign_i_1150_n_0
    );
sum_sign_i_1151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[540]\,
      I1 => \mantissa_b_aux_reg_n_0_[540]\,
      I2 => \mantissa_b_aux_reg_n_0_[541]\,
      I3 => \mantissa_a_aux_reg_n_0_[541]\,
      O => sum_sign_i_1151_n_0
    );
sum_sign_i_1152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[538]\,
      I1 => \mantissa_b_aux_reg_n_0_[538]\,
      I2 => \mantissa_b_aux_reg_n_0_[539]\,
      I3 => \mantissa_a_aux_reg_n_0_[539]\,
      O => sum_sign_i_1152_n_0
    );
sum_sign_i_1153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[536]\,
      I1 => \mantissa_b_aux_reg_n_0_[536]\,
      I2 => \mantissa_b_aux_reg_n_0_[537]\,
      I3 => \mantissa_a_aux_reg_n_0_[537]\,
      O => sum_sign_i_1153_n_0
    );
sum_sign_i_1154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[542]\,
      I1 => \mantissa_b_aux_reg_n_0_[542]\,
      I2 => \mantissa_a_aux_reg_n_0_[543]\,
      I3 => \mantissa_b_aux_reg_n_0_[543]\,
      O => sum_sign_i_1154_n_0
    );
sum_sign_i_1155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[540]\,
      I1 => \mantissa_b_aux_reg_n_0_[540]\,
      I2 => \mantissa_a_aux_reg_n_0_[541]\,
      I3 => \mantissa_b_aux_reg_n_0_[541]\,
      O => sum_sign_i_1155_n_0
    );
sum_sign_i_1156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[538]\,
      I1 => \mantissa_b_aux_reg_n_0_[538]\,
      I2 => \mantissa_a_aux_reg_n_0_[539]\,
      I3 => \mantissa_b_aux_reg_n_0_[539]\,
      O => sum_sign_i_1156_n_0
    );
sum_sign_i_1157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[536]\,
      I1 => \mantissa_b_aux_reg_n_0_[536]\,
      I2 => \mantissa_a_aux_reg_n_0_[537]\,
      I3 => \mantissa_b_aux_reg_n_0_[537]\,
      O => sum_sign_i_1157_n_0
    );
sum_sign_i_1159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[534]\,
      I1 => \mantissa_a_aux_reg_n_0_[534]\,
      I2 => \mantissa_a_aux_reg_n_0_[535]\,
      I3 => \mantissa_b_aux_reg_n_0_[535]\,
      O => sum_sign_i_1159_n_0
    );
sum_sign_i_116: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[996]\,
      I1 => \mantissa_a_aux_reg_n_0_[996]\,
      I2 => \mantissa_a_aux_reg_n_0_[997]\,
      I3 => \mantissa_b_aux_reg_n_0_[997]\,
      O => sum_sign_i_116_n_0
    );
sum_sign_i_1160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[532]\,
      I1 => \mantissa_a_aux_reg_n_0_[532]\,
      I2 => \mantissa_a_aux_reg_n_0_[533]\,
      I3 => \mantissa_b_aux_reg_n_0_[533]\,
      O => sum_sign_i_1160_n_0
    );
sum_sign_i_1161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[530]\,
      I1 => \mantissa_a_aux_reg_n_0_[530]\,
      I2 => \mantissa_a_aux_reg_n_0_[531]\,
      I3 => \mantissa_b_aux_reg_n_0_[531]\,
      O => sum_sign_i_1161_n_0
    );
sum_sign_i_1162: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[528]\,
      I1 => \mantissa_a_aux_reg_n_0_[528]\,
      I2 => \mantissa_a_aux_reg_n_0_[529]\,
      I3 => \mantissa_b_aux_reg_n_0_[529]\,
      O => sum_sign_i_1162_n_0
    );
sum_sign_i_1163: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[534]\,
      I1 => \mantissa_a_aux_reg_n_0_[534]\,
      I2 => \mantissa_b_aux_reg_n_0_[535]\,
      I3 => \mantissa_a_aux_reg_n_0_[535]\,
      O => sum_sign_i_1163_n_0
    );
sum_sign_i_1164: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[532]\,
      I1 => \mantissa_a_aux_reg_n_0_[532]\,
      I2 => \mantissa_b_aux_reg_n_0_[533]\,
      I3 => \mantissa_a_aux_reg_n_0_[533]\,
      O => sum_sign_i_1164_n_0
    );
sum_sign_i_1165: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[530]\,
      I1 => \mantissa_a_aux_reg_n_0_[530]\,
      I2 => \mantissa_b_aux_reg_n_0_[531]\,
      I3 => \mantissa_a_aux_reg_n_0_[531]\,
      O => sum_sign_i_1165_n_0
    );
sum_sign_i_1166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[528]\,
      I1 => \mantissa_a_aux_reg_n_0_[528]\,
      I2 => \mantissa_b_aux_reg_n_0_[529]\,
      I3 => \mantissa_a_aux_reg_n_0_[529]\,
      O => sum_sign_i_1166_n_0
    );
sum_sign_i_1168: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[534]\,
      I1 => \mantissa_b_aux_reg_n_0_[534]\,
      I2 => \mantissa_b_aux_reg_n_0_[535]\,
      I3 => \mantissa_a_aux_reg_n_0_[535]\,
      O => sum_sign_i_1168_n_0
    );
sum_sign_i_1169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[532]\,
      I1 => \mantissa_b_aux_reg_n_0_[532]\,
      I2 => \mantissa_b_aux_reg_n_0_[533]\,
      I3 => \mantissa_a_aux_reg_n_0_[533]\,
      O => sum_sign_i_1169_n_0
    );
sum_sign_i_117: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[994]\,
      I1 => \mantissa_a_aux_reg_n_0_[994]\,
      I2 => \mantissa_a_aux_reg_n_0_[995]\,
      I3 => \mantissa_b_aux_reg_n_0_[995]\,
      O => sum_sign_i_117_n_0
    );
sum_sign_i_1170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[530]\,
      I1 => \mantissa_b_aux_reg_n_0_[530]\,
      I2 => \mantissa_b_aux_reg_n_0_[531]\,
      I3 => \mantissa_a_aux_reg_n_0_[531]\,
      O => sum_sign_i_1170_n_0
    );
sum_sign_i_1171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[528]\,
      I1 => \mantissa_b_aux_reg_n_0_[528]\,
      I2 => \mantissa_b_aux_reg_n_0_[529]\,
      I3 => \mantissa_a_aux_reg_n_0_[529]\,
      O => sum_sign_i_1171_n_0
    );
sum_sign_i_1172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[534]\,
      I1 => \mantissa_b_aux_reg_n_0_[534]\,
      I2 => \mantissa_a_aux_reg_n_0_[535]\,
      I3 => \mantissa_b_aux_reg_n_0_[535]\,
      O => sum_sign_i_1172_n_0
    );
sum_sign_i_1173: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[532]\,
      I1 => \mantissa_b_aux_reg_n_0_[532]\,
      I2 => \mantissa_a_aux_reg_n_0_[533]\,
      I3 => \mantissa_b_aux_reg_n_0_[533]\,
      O => sum_sign_i_1173_n_0
    );
sum_sign_i_1174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[530]\,
      I1 => \mantissa_b_aux_reg_n_0_[530]\,
      I2 => \mantissa_a_aux_reg_n_0_[531]\,
      I3 => \mantissa_b_aux_reg_n_0_[531]\,
      O => sum_sign_i_1174_n_0
    );
sum_sign_i_1175: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[528]\,
      I1 => \mantissa_b_aux_reg_n_0_[528]\,
      I2 => \mantissa_a_aux_reg_n_0_[529]\,
      I3 => \mantissa_b_aux_reg_n_0_[529]\,
      O => sum_sign_i_1175_n_0
    );
sum_sign_i_1177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[526]\,
      I1 => \mantissa_a_aux_reg_n_0_[526]\,
      I2 => \mantissa_a_aux_reg_n_0_[527]\,
      I3 => \mantissa_b_aux_reg_n_0_[527]\,
      O => sum_sign_i_1177_n_0
    );
sum_sign_i_1178: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[524]\,
      I1 => \mantissa_a_aux_reg_n_0_[524]\,
      I2 => \mantissa_a_aux_reg_n_0_[525]\,
      I3 => \mantissa_b_aux_reg_n_0_[525]\,
      O => sum_sign_i_1178_n_0
    );
sum_sign_i_1179: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[522]\,
      I1 => \mantissa_a_aux_reg_n_0_[522]\,
      I2 => \mantissa_a_aux_reg_n_0_[523]\,
      I3 => \mantissa_b_aux_reg_n_0_[523]\,
      O => sum_sign_i_1179_n_0
    );
sum_sign_i_118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[992]\,
      I1 => \mantissa_a_aux_reg_n_0_[992]\,
      I2 => \mantissa_a_aux_reg_n_0_[993]\,
      I3 => \mantissa_b_aux_reg_n_0_[993]\,
      O => sum_sign_i_118_n_0
    );
sum_sign_i_1180: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[520]\,
      I1 => \mantissa_a_aux_reg_n_0_[520]\,
      I2 => \mantissa_a_aux_reg_n_0_[521]\,
      I3 => \mantissa_b_aux_reg_n_0_[521]\,
      O => sum_sign_i_1180_n_0
    );
sum_sign_i_1181: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[526]\,
      I1 => \mantissa_a_aux_reg_n_0_[526]\,
      I2 => \mantissa_b_aux_reg_n_0_[527]\,
      I3 => \mantissa_a_aux_reg_n_0_[527]\,
      O => sum_sign_i_1181_n_0
    );
sum_sign_i_1182: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[524]\,
      I1 => \mantissa_a_aux_reg_n_0_[524]\,
      I2 => \mantissa_b_aux_reg_n_0_[525]\,
      I3 => \mantissa_a_aux_reg_n_0_[525]\,
      O => sum_sign_i_1182_n_0
    );
sum_sign_i_1183: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[522]\,
      I1 => \mantissa_a_aux_reg_n_0_[522]\,
      I2 => \mantissa_b_aux_reg_n_0_[523]\,
      I3 => \mantissa_a_aux_reg_n_0_[523]\,
      O => sum_sign_i_1183_n_0
    );
sum_sign_i_1184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[520]\,
      I1 => \mantissa_a_aux_reg_n_0_[520]\,
      I2 => \mantissa_b_aux_reg_n_0_[521]\,
      I3 => \mantissa_a_aux_reg_n_0_[521]\,
      O => sum_sign_i_1184_n_0
    );
sum_sign_i_1186: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[526]\,
      I1 => \mantissa_b_aux_reg_n_0_[526]\,
      I2 => \mantissa_b_aux_reg_n_0_[527]\,
      I3 => \mantissa_a_aux_reg_n_0_[527]\,
      O => sum_sign_i_1186_n_0
    );
sum_sign_i_1187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[524]\,
      I1 => \mantissa_b_aux_reg_n_0_[524]\,
      I2 => \mantissa_b_aux_reg_n_0_[525]\,
      I3 => \mantissa_a_aux_reg_n_0_[525]\,
      O => sum_sign_i_1187_n_0
    );
sum_sign_i_1188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[522]\,
      I1 => \mantissa_b_aux_reg_n_0_[522]\,
      I2 => \mantissa_b_aux_reg_n_0_[523]\,
      I3 => \mantissa_a_aux_reg_n_0_[523]\,
      O => sum_sign_i_1188_n_0
    );
sum_sign_i_1189: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[520]\,
      I1 => \mantissa_b_aux_reg_n_0_[520]\,
      I2 => \mantissa_b_aux_reg_n_0_[521]\,
      I3 => \mantissa_a_aux_reg_n_0_[521]\,
      O => sum_sign_i_1189_n_0
    );
sum_sign_i_119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[998]\,
      I1 => \mantissa_a_aux_reg_n_0_[998]\,
      I2 => \mantissa_b_aux_reg_n_0_[999]\,
      I3 => \mantissa_a_aux_reg_n_0_[999]\,
      O => sum_sign_i_119_n_0
    );
sum_sign_i_1190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[526]\,
      I1 => \mantissa_b_aux_reg_n_0_[526]\,
      I2 => \mantissa_a_aux_reg_n_0_[527]\,
      I3 => \mantissa_b_aux_reg_n_0_[527]\,
      O => sum_sign_i_1190_n_0
    );
sum_sign_i_1191: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[524]\,
      I1 => \mantissa_b_aux_reg_n_0_[524]\,
      I2 => \mantissa_a_aux_reg_n_0_[525]\,
      I3 => \mantissa_b_aux_reg_n_0_[525]\,
      O => sum_sign_i_1191_n_0
    );
sum_sign_i_1192: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[522]\,
      I1 => \mantissa_b_aux_reg_n_0_[522]\,
      I2 => \mantissa_a_aux_reg_n_0_[523]\,
      I3 => \mantissa_b_aux_reg_n_0_[523]\,
      O => sum_sign_i_1192_n_0
    );
sum_sign_i_1193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[520]\,
      I1 => \mantissa_b_aux_reg_n_0_[520]\,
      I2 => \mantissa_a_aux_reg_n_0_[521]\,
      I3 => \mantissa_b_aux_reg_n_0_[521]\,
      O => sum_sign_i_1193_n_0
    );
sum_sign_i_1194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[518]\,
      I1 => \mantissa_a_aux_reg_n_0_[518]\,
      I2 => \mantissa_a_aux_reg_n_0_[519]\,
      I3 => \mantissa_b_aux_reg_n_0_[519]\,
      O => sum_sign_i_1194_n_0
    );
sum_sign_i_1195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[516]\,
      I1 => \mantissa_a_aux_reg_n_0_[516]\,
      I2 => \mantissa_a_aux_reg_n_0_[517]\,
      I3 => \mantissa_b_aux_reg_n_0_[517]\,
      O => sum_sign_i_1195_n_0
    );
sum_sign_i_1196: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[514]\,
      I1 => \mantissa_a_aux_reg_n_0_[514]\,
      I2 => \mantissa_a_aux_reg_n_0_[515]\,
      I3 => \mantissa_b_aux_reg_n_0_[515]\,
      O => sum_sign_i_1196_n_0
    );
sum_sign_i_1197: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[512]\,
      I1 => \mantissa_a_aux_reg_n_0_[512]\,
      I2 => \mantissa_a_aux_reg_n_0_[513]\,
      I3 => \mantissa_b_aux_reg_n_0_[513]\,
      O => sum_sign_i_1197_n_0
    );
sum_sign_i_1198: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[518]\,
      I1 => \mantissa_a_aux_reg_n_0_[518]\,
      I2 => \mantissa_b_aux_reg_n_0_[519]\,
      I3 => \mantissa_a_aux_reg_n_0_[519]\,
      O => sum_sign_i_1198_n_0
    );
sum_sign_i_1199: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[516]\,
      I1 => \mantissa_a_aux_reg_n_0_[516]\,
      I2 => \mantissa_b_aux_reg_n_0_[517]\,
      I3 => \mantissa_a_aux_reg_n_0_[517]\,
      O => sum_sign_i_1199_n_0
    );
sum_sign_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1044]\,
      I1 => \mantissa_a_aux_reg_n_0_[1044]\,
      I2 => \mantissa_b_aux_reg_n_0_[1045]\,
      I3 => \mantissa_a_aux_reg_n_0_[1045]\,
      O => sum_sign_i_12_n_0
    );
sum_sign_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[996]\,
      I1 => \mantissa_a_aux_reg_n_0_[996]\,
      I2 => \mantissa_b_aux_reg_n_0_[997]\,
      I3 => \mantissa_a_aux_reg_n_0_[997]\,
      O => sum_sign_i_120_n_0
    );
sum_sign_i_1200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[514]\,
      I1 => \mantissa_a_aux_reg_n_0_[514]\,
      I2 => \mantissa_b_aux_reg_n_0_[515]\,
      I3 => \mantissa_a_aux_reg_n_0_[515]\,
      O => sum_sign_i_1200_n_0
    );
sum_sign_i_1201: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[512]\,
      I1 => \mantissa_a_aux_reg_n_0_[512]\,
      I2 => \mantissa_b_aux_reg_n_0_[513]\,
      I3 => \mantissa_a_aux_reg_n_0_[513]\,
      O => sum_sign_i_1201_n_0
    );
sum_sign_i_1202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[518]\,
      I1 => \mantissa_b_aux_reg_n_0_[518]\,
      I2 => \mantissa_b_aux_reg_n_0_[519]\,
      I3 => \mantissa_a_aux_reg_n_0_[519]\,
      O => sum_sign_i_1202_n_0
    );
sum_sign_i_1203: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[516]\,
      I1 => \mantissa_b_aux_reg_n_0_[516]\,
      I2 => \mantissa_b_aux_reg_n_0_[517]\,
      I3 => \mantissa_a_aux_reg_n_0_[517]\,
      O => sum_sign_i_1203_n_0
    );
sum_sign_i_1204: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[514]\,
      I1 => \mantissa_b_aux_reg_n_0_[514]\,
      I2 => \mantissa_b_aux_reg_n_0_[515]\,
      I3 => \mantissa_a_aux_reg_n_0_[515]\,
      O => sum_sign_i_1204_n_0
    );
sum_sign_i_1205: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[512]\,
      I1 => \mantissa_b_aux_reg_n_0_[512]\,
      I2 => \mantissa_b_aux_reg_n_0_[513]\,
      I3 => \mantissa_a_aux_reg_n_0_[513]\,
      O => sum_sign_i_1205_n_0
    );
sum_sign_i_1206: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[518]\,
      I1 => \mantissa_b_aux_reg_n_0_[518]\,
      I2 => \mantissa_a_aux_reg_n_0_[519]\,
      I3 => \mantissa_b_aux_reg_n_0_[519]\,
      O => sum_sign_i_1206_n_0
    );
sum_sign_i_1207: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[516]\,
      I1 => \mantissa_b_aux_reg_n_0_[516]\,
      I2 => \mantissa_a_aux_reg_n_0_[517]\,
      I3 => \mantissa_b_aux_reg_n_0_[517]\,
      O => sum_sign_i_1207_n_0
    );
sum_sign_i_1208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[514]\,
      I1 => \mantissa_b_aux_reg_n_0_[514]\,
      I2 => \mantissa_a_aux_reg_n_0_[515]\,
      I3 => \mantissa_b_aux_reg_n_0_[515]\,
      O => sum_sign_i_1208_n_0
    );
sum_sign_i_1209: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[512]\,
      I1 => \mantissa_b_aux_reg_n_0_[512]\,
      I2 => \mantissa_a_aux_reg_n_0_[513]\,
      I3 => \mantissa_b_aux_reg_n_0_[513]\,
      O => sum_sign_i_1209_n_0
    );
sum_sign_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[994]\,
      I1 => \mantissa_a_aux_reg_n_0_[994]\,
      I2 => \mantissa_b_aux_reg_n_0_[995]\,
      I3 => \mantissa_a_aux_reg_n_0_[995]\,
      O => sum_sign_i_121_n_0
    );
sum_sign_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[992]\,
      I1 => \mantissa_a_aux_reg_n_0_[992]\,
      I2 => \mantissa_b_aux_reg_n_0_[993]\,
      I3 => \mantissa_a_aux_reg_n_0_[993]\,
      O => sum_sign_i_122_n_0
    );
sum_sign_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[998]\,
      I1 => \mantissa_b_aux_reg_n_0_[998]\,
      I2 => \mantissa_b_aux_reg_n_0_[999]\,
      I3 => \mantissa_a_aux_reg_n_0_[999]\,
      O => sum_sign_i_124_n_0
    );
sum_sign_i_125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[996]\,
      I1 => \mantissa_b_aux_reg_n_0_[996]\,
      I2 => \mantissa_b_aux_reg_n_0_[997]\,
      I3 => \mantissa_a_aux_reg_n_0_[997]\,
      O => sum_sign_i_125_n_0
    );
sum_sign_i_126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[994]\,
      I1 => \mantissa_b_aux_reg_n_0_[994]\,
      I2 => \mantissa_b_aux_reg_n_0_[995]\,
      I3 => \mantissa_a_aux_reg_n_0_[995]\,
      O => sum_sign_i_126_n_0
    );
sum_sign_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[992]\,
      I1 => \mantissa_b_aux_reg_n_0_[992]\,
      I2 => \mantissa_b_aux_reg_n_0_[993]\,
      I3 => \mantissa_a_aux_reg_n_0_[993]\,
      O => sum_sign_i_127_n_0
    );
sum_sign_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[998]\,
      I1 => \mantissa_b_aux_reg_n_0_[998]\,
      I2 => \mantissa_a_aux_reg_n_0_[999]\,
      I3 => \mantissa_b_aux_reg_n_0_[999]\,
      O => sum_sign_i_128_n_0
    );
sum_sign_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[996]\,
      I1 => \mantissa_b_aux_reg_n_0_[996]\,
      I2 => \mantissa_a_aux_reg_n_0_[997]\,
      I3 => \mantissa_b_aux_reg_n_0_[997]\,
      O => sum_sign_i_129_n_0
    );
sum_sign_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1042]\,
      I1 => \mantissa_a_aux_reg_n_0_[1042]\,
      I2 => \mantissa_b_aux_reg_n_0_[1043]\,
      I3 => \mantissa_a_aux_reg_n_0_[1043]\,
      O => sum_sign_i_13_n_0
    );
sum_sign_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[994]\,
      I1 => \mantissa_b_aux_reg_n_0_[994]\,
      I2 => \mantissa_a_aux_reg_n_0_[995]\,
      I3 => \mantissa_b_aux_reg_n_0_[995]\,
      O => sum_sign_i_130_n_0
    );
sum_sign_i_131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[992]\,
      I1 => \mantissa_b_aux_reg_n_0_[992]\,
      I2 => \mantissa_a_aux_reg_n_0_[993]\,
      I3 => \mantissa_b_aux_reg_n_0_[993]\,
      O => sum_sign_i_131_n_0
    );
sum_sign_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[990]\,
      I1 => \mantissa_a_aux_reg_n_0_[990]\,
      I2 => \mantissa_a_aux_reg_n_0_[991]\,
      I3 => \mantissa_b_aux_reg_n_0_[991]\,
      O => sum_sign_i_133_n_0
    );
sum_sign_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[988]\,
      I1 => \mantissa_a_aux_reg_n_0_[988]\,
      I2 => \mantissa_a_aux_reg_n_0_[989]\,
      I3 => \mantissa_b_aux_reg_n_0_[989]\,
      O => sum_sign_i_134_n_0
    );
sum_sign_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[986]\,
      I1 => \mantissa_a_aux_reg_n_0_[986]\,
      I2 => \mantissa_a_aux_reg_n_0_[987]\,
      I3 => \mantissa_b_aux_reg_n_0_[987]\,
      O => sum_sign_i_135_n_0
    );
sum_sign_i_136: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[984]\,
      I1 => \mantissa_a_aux_reg_n_0_[984]\,
      I2 => \mantissa_a_aux_reg_n_0_[985]\,
      I3 => \mantissa_b_aux_reg_n_0_[985]\,
      O => sum_sign_i_136_n_0
    );
sum_sign_i_137: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[990]\,
      I1 => \mantissa_a_aux_reg_n_0_[990]\,
      I2 => \mantissa_b_aux_reg_n_0_[991]\,
      I3 => \mantissa_a_aux_reg_n_0_[991]\,
      O => sum_sign_i_137_n_0
    );
sum_sign_i_138: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[988]\,
      I1 => \mantissa_a_aux_reg_n_0_[988]\,
      I2 => \mantissa_b_aux_reg_n_0_[989]\,
      I3 => \mantissa_a_aux_reg_n_0_[989]\,
      O => sum_sign_i_138_n_0
    );
sum_sign_i_139: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[986]\,
      I1 => \mantissa_a_aux_reg_n_0_[986]\,
      I2 => \mantissa_b_aux_reg_n_0_[987]\,
      I3 => \mantissa_a_aux_reg_n_0_[987]\,
      O => sum_sign_i_139_n_0
    );
sum_sign_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1040]\,
      I1 => \mantissa_a_aux_reg_n_0_[1040]\,
      I2 => \mantissa_b_aux_reg_n_0_[1041]\,
      I3 => \mantissa_a_aux_reg_n_0_[1041]\,
      O => sum_sign_i_14_n_0
    );
sum_sign_i_140: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[984]\,
      I1 => \mantissa_a_aux_reg_n_0_[984]\,
      I2 => \mantissa_b_aux_reg_n_0_[985]\,
      I3 => \mantissa_a_aux_reg_n_0_[985]\,
      O => sum_sign_i_140_n_0
    );
sum_sign_i_142: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[990]\,
      I1 => \mantissa_b_aux_reg_n_0_[990]\,
      I2 => \mantissa_b_aux_reg_n_0_[991]\,
      I3 => \mantissa_a_aux_reg_n_0_[991]\,
      O => sum_sign_i_142_n_0
    );
sum_sign_i_143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[988]\,
      I1 => \mantissa_b_aux_reg_n_0_[988]\,
      I2 => \mantissa_b_aux_reg_n_0_[989]\,
      I3 => \mantissa_a_aux_reg_n_0_[989]\,
      O => sum_sign_i_143_n_0
    );
sum_sign_i_144: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[986]\,
      I1 => \mantissa_b_aux_reg_n_0_[986]\,
      I2 => \mantissa_b_aux_reg_n_0_[987]\,
      I3 => \mantissa_a_aux_reg_n_0_[987]\,
      O => sum_sign_i_144_n_0
    );
sum_sign_i_145: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[984]\,
      I1 => \mantissa_b_aux_reg_n_0_[984]\,
      I2 => \mantissa_b_aux_reg_n_0_[985]\,
      I3 => \mantissa_a_aux_reg_n_0_[985]\,
      O => sum_sign_i_145_n_0
    );
sum_sign_i_146: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[990]\,
      I1 => \mantissa_b_aux_reg_n_0_[990]\,
      I2 => \mantissa_a_aux_reg_n_0_[991]\,
      I3 => \mantissa_b_aux_reg_n_0_[991]\,
      O => sum_sign_i_146_n_0
    );
sum_sign_i_147: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[988]\,
      I1 => \mantissa_b_aux_reg_n_0_[988]\,
      I2 => \mantissa_a_aux_reg_n_0_[989]\,
      I3 => \mantissa_b_aux_reg_n_0_[989]\,
      O => sum_sign_i_147_n_0
    );
sum_sign_i_148: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[986]\,
      I1 => \mantissa_b_aux_reg_n_0_[986]\,
      I2 => \mantissa_a_aux_reg_n_0_[987]\,
      I3 => \mantissa_b_aux_reg_n_0_[987]\,
      O => sum_sign_i_148_n_0
    );
sum_sign_i_149: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[984]\,
      I1 => \mantissa_b_aux_reg_n_0_[984]\,
      I2 => \mantissa_a_aux_reg_n_0_[985]\,
      I3 => \mantissa_b_aux_reg_n_0_[985]\,
      O => sum_sign_i_149_n_0
    );
sum_sign_i_151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[982]\,
      I1 => \mantissa_a_aux_reg_n_0_[982]\,
      I2 => \mantissa_a_aux_reg_n_0_[983]\,
      I3 => \mantissa_b_aux_reg_n_0_[983]\,
      O => sum_sign_i_151_n_0
    );
sum_sign_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[980]\,
      I1 => \mantissa_a_aux_reg_n_0_[980]\,
      I2 => \mantissa_a_aux_reg_n_0_[981]\,
      I3 => \mantissa_b_aux_reg_n_0_[981]\,
      O => sum_sign_i_152_n_0
    );
sum_sign_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[978]\,
      I1 => \mantissa_a_aux_reg_n_0_[978]\,
      I2 => \mantissa_a_aux_reg_n_0_[979]\,
      I3 => \mantissa_b_aux_reg_n_0_[979]\,
      O => sum_sign_i_153_n_0
    );
sum_sign_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[976]\,
      I1 => \mantissa_a_aux_reg_n_0_[976]\,
      I2 => \mantissa_a_aux_reg_n_0_[977]\,
      I3 => \mantissa_b_aux_reg_n_0_[977]\,
      O => sum_sign_i_154_n_0
    );
sum_sign_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[982]\,
      I1 => \mantissa_a_aux_reg_n_0_[982]\,
      I2 => \mantissa_b_aux_reg_n_0_[983]\,
      I3 => \mantissa_a_aux_reg_n_0_[983]\,
      O => sum_sign_i_155_n_0
    );
sum_sign_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[980]\,
      I1 => \mantissa_a_aux_reg_n_0_[980]\,
      I2 => \mantissa_b_aux_reg_n_0_[981]\,
      I3 => \mantissa_a_aux_reg_n_0_[981]\,
      O => sum_sign_i_156_n_0
    );
sum_sign_i_157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[978]\,
      I1 => \mantissa_a_aux_reg_n_0_[978]\,
      I2 => \mantissa_b_aux_reg_n_0_[979]\,
      I3 => \mantissa_a_aux_reg_n_0_[979]\,
      O => sum_sign_i_157_n_0
    );
sum_sign_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[976]\,
      I1 => \mantissa_a_aux_reg_n_0_[976]\,
      I2 => \mantissa_b_aux_reg_n_0_[977]\,
      I3 => \mantissa_a_aux_reg_n_0_[977]\,
      O => sum_sign_i_158_n_0
    );
sum_sign_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1046]\,
      I1 => \mantissa_b_aux_reg_n_0_[1046]\,
      O => sum_sign_i_16_n_0
    );
sum_sign_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[982]\,
      I1 => \mantissa_b_aux_reg_n_0_[982]\,
      I2 => \mantissa_b_aux_reg_n_0_[983]\,
      I3 => \mantissa_a_aux_reg_n_0_[983]\,
      O => sum_sign_i_160_n_0
    );
sum_sign_i_161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[980]\,
      I1 => \mantissa_b_aux_reg_n_0_[980]\,
      I2 => \mantissa_b_aux_reg_n_0_[981]\,
      I3 => \mantissa_a_aux_reg_n_0_[981]\,
      O => sum_sign_i_161_n_0
    );
sum_sign_i_162: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[978]\,
      I1 => \mantissa_b_aux_reg_n_0_[978]\,
      I2 => \mantissa_b_aux_reg_n_0_[979]\,
      I3 => \mantissa_a_aux_reg_n_0_[979]\,
      O => sum_sign_i_162_n_0
    );
sum_sign_i_163: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[976]\,
      I1 => \mantissa_b_aux_reg_n_0_[976]\,
      I2 => \mantissa_b_aux_reg_n_0_[977]\,
      I3 => \mantissa_a_aux_reg_n_0_[977]\,
      O => sum_sign_i_163_n_0
    );
sum_sign_i_164: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[982]\,
      I1 => \mantissa_b_aux_reg_n_0_[982]\,
      I2 => \mantissa_a_aux_reg_n_0_[983]\,
      I3 => \mantissa_b_aux_reg_n_0_[983]\,
      O => sum_sign_i_164_n_0
    );
sum_sign_i_165: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[980]\,
      I1 => \mantissa_b_aux_reg_n_0_[980]\,
      I2 => \mantissa_a_aux_reg_n_0_[981]\,
      I3 => \mantissa_b_aux_reg_n_0_[981]\,
      O => sum_sign_i_165_n_0
    );
sum_sign_i_166: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[978]\,
      I1 => \mantissa_b_aux_reg_n_0_[978]\,
      I2 => \mantissa_a_aux_reg_n_0_[979]\,
      I3 => \mantissa_b_aux_reg_n_0_[979]\,
      O => sum_sign_i_166_n_0
    );
sum_sign_i_167: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[976]\,
      I1 => \mantissa_b_aux_reg_n_0_[976]\,
      I2 => \mantissa_a_aux_reg_n_0_[977]\,
      I3 => \mantissa_b_aux_reg_n_0_[977]\,
      O => sum_sign_i_167_n_0
    );
sum_sign_i_169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[974]\,
      I1 => \mantissa_a_aux_reg_n_0_[974]\,
      I2 => \mantissa_a_aux_reg_n_0_[975]\,
      I3 => \mantissa_b_aux_reg_n_0_[975]\,
      O => sum_sign_i_169_n_0
    );
sum_sign_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1044]\,
      I1 => \mantissa_b_aux_reg_n_0_[1044]\,
      I2 => \mantissa_b_aux_reg_n_0_[1045]\,
      I3 => \mantissa_a_aux_reg_n_0_[1045]\,
      O => sum_sign_i_17_n_0
    );
sum_sign_i_170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[972]\,
      I1 => \mantissa_a_aux_reg_n_0_[972]\,
      I2 => \mantissa_a_aux_reg_n_0_[973]\,
      I3 => \mantissa_b_aux_reg_n_0_[973]\,
      O => sum_sign_i_170_n_0
    );
sum_sign_i_171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[970]\,
      I1 => \mantissa_a_aux_reg_n_0_[970]\,
      I2 => \mantissa_a_aux_reg_n_0_[971]\,
      I3 => \mantissa_b_aux_reg_n_0_[971]\,
      O => sum_sign_i_171_n_0
    );
sum_sign_i_172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[968]\,
      I1 => \mantissa_a_aux_reg_n_0_[968]\,
      I2 => \mantissa_a_aux_reg_n_0_[969]\,
      I3 => \mantissa_b_aux_reg_n_0_[969]\,
      O => sum_sign_i_172_n_0
    );
sum_sign_i_173: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[974]\,
      I1 => \mantissa_a_aux_reg_n_0_[974]\,
      I2 => \mantissa_b_aux_reg_n_0_[975]\,
      I3 => \mantissa_a_aux_reg_n_0_[975]\,
      O => sum_sign_i_173_n_0
    );
sum_sign_i_174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[972]\,
      I1 => \mantissa_a_aux_reg_n_0_[972]\,
      I2 => \mantissa_b_aux_reg_n_0_[973]\,
      I3 => \mantissa_a_aux_reg_n_0_[973]\,
      O => sum_sign_i_174_n_0
    );
sum_sign_i_175: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[970]\,
      I1 => \mantissa_a_aux_reg_n_0_[970]\,
      I2 => \mantissa_b_aux_reg_n_0_[971]\,
      I3 => \mantissa_a_aux_reg_n_0_[971]\,
      O => sum_sign_i_175_n_0
    );
sum_sign_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[968]\,
      I1 => \mantissa_a_aux_reg_n_0_[968]\,
      I2 => \mantissa_b_aux_reg_n_0_[969]\,
      I3 => \mantissa_a_aux_reg_n_0_[969]\,
      O => sum_sign_i_176_n_0
    );
sum_sign_i_178: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[974]\,
      I1 => \mantissa_b_aux_reg_n_0_[974]\,
      I2 => \mantissa_b_aux_reg_n_0_[975]\,
      I3 => \mantissa_a_aux_reg_n_0_[975]\,
      O => sum_sign_i_178_n_0
    );
sum_sign_i_179: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[972]\,
      I1 => \mantissa_b_aux_reg_n_0_[972]\,
      I2 => \mantissa_b_aux_reg_n_0_[973]\,
      I3 => \mantissa_a_aux_reg_n_0_[973]\,
      O => sum_sign_i_179_n_0
    );
sum_sign_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1042]\,
      I1 => \mantissa_b_aux_reg_n_0_[1042]\,
      I2 => \mantissa_b_aux_reg_n_0_[1043]\,
      I3 => \mantissa_a_aux_reg_n_0_[1043]\,
      O => sum_sign_i_18_n_0
    );
sum_sign_i_180: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[970]\,
      I1 => \mantissa_b_aux_reg_n_0_[970]\,
      I2 => \mantissa_b_aux_reg_n_0_[971]\,
      I3 => \mantissa_a_aux_reg_n_0_[971]\,
      O => sum_sign_i_180_n_0
    );
sum_sign_i_181: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[968]\,
      I1 => \mantissa_b_aux_reg_n_0_[968]\,
      I2 => \mantissa_b_aux_reg_n_0_[969]\,
      I3 => \mantissa_a_aux_reg_n_0_[969]\,
      O => sum_sign_i_181_n_0
    );
sum_sign_i_182: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[974]\,
      I1 => \mantissa_b_aux_reg_n_0_[974]\,
      I2 => \mantissa_a_aux_reg_n_0_[975]\,
      I3 => \mantissa_b_aux_reg_n_0_[975]\,
      O => sum_sign_i_182_n_0
    );
sum_sign_i_183: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[972]\,
      I1 => \mantissa_b_aux_reg_n_0_[972]\,
      I2 => \mantissa_a_aux_reg_n_0_[973]\,
      I3 => \mantissa_b_aux_reg_n_0_[973]\,
      O => sum_sign_i_183_n_0
    );
sum_sign_i_184: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[970]\,
      I1 => \mantissa_b_aux_reg_n_0_[970]\,
      I2 => \mantissa_a_aux_reg_n_0_[971]\,
      I3 => \mantissa_b_aux_reg_n_0_[971]\,
      O => sum_sign_i_184_n_0
    );
sum_sign_i_185: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[968]\,
      I1 => \mantissa_b_aux_reg_n_0_[968]\,
      I2 => \mantissa_a_aux_reg_n_0_[969]\,
      I3 => \mantissa_b_aux_reg_n_0_[969]\,
      O => sum_sign_i_185_n_0
    );
sum_sign_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[966]\,
      I1 => \mantissa_a_aux_reg_n_0_[966]\,
      I2 => \mantissa_a_aux_reg_n_0_[967]\,
      I3 => \mantissa_b_aux_reg_n_0_[967]\,
      O => sum_sign_i_187_n_0
    );
sum_sign_i_188: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[964]\,
      I1 => \mantissa_a_aux_reg_n_0_[964]\,
      I2 => \mantissa_a_aux_reg_n_0_[965]\,
      I3 => \mantissa_b_aux_reg_n_0_[965]\,
      O => sum_sign_i_188_n_0
    );
sum_sign_i_189: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[962]\,
      I1 => \mantissa_a_aux_reg_n_0_[962]\,
      I2 => \mantissa_a_aux_reg_n_0_[963]\,
      I3 => \mantissa_b_aux_reg_n_0_[963]\,
      O => sum_sign_i_189_n_0
    );
sum_sign_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1040]\,
      I1 => \mantissa_b_aux_reg_n_0_[1040]\,
      I2 => \mantissa_b_aux_reg_n_0_[1041]\,
      I3 => \mantissa_a_aux_reg_n_0_[1041]\,
      O => sum_sign_i_19_n_0
    );
sum_sign_i_190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[960]\,
      I1 => \mantissa_a_aux_reg_n_0_[960]\,
      I2 => \mantissa_a_aux_reg_n_0_[961]\,
      I3 => \mantissa_b_aux_reg_n_0_[961]\,
      O => sum_sign_i_190_n_0
    );
sum_sign_i_191: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[966]\,
      I1 => \mantissa_a_aux_reg_n_0_[966]\,
      I2 => \mantissa_b_aux_reg_n_0_[967]\,
      I3 => \mantissa_a_aux_reg_n_0_[967]\,
      O => sum_sign_i_191_n_0
    );
sum_sign_i_192: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[964]\,
      I1 => \mantissa_a_aux_reg_n_0_[964]\,
      I2 => \mantissa_b_aux_reg_n_0_[965]\,
      I3 => \mantissa_a_aux_reg_n_0_[965]\,
      O => sum_sign_i_192_n_0
    );
sum_sign_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[962]\,
      I1 => \mantissa_a_aux_reg_n_0_[962]\,
      I2 => \mantissa_b_aux_reg_n_0_[963]\,
      I3 => \mantissa_a_aux_reg_n_0_[963]\,
      O => sum_sign_i_193_n_0
    );
sum_sign_i_194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[960]\,
      I1 => \mantissa_a_aux_reg_n_0_[960]\,
      I2 => \mantissa_b_aux_reg_n_0_[961]\,
      I3 => \mantissa_a_aux_reg_n_0_[961]\,
      O => sum_sign_i_194_n_0
    );
sum_sign_i_196: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[966]\,
      I1 => \mantissa_b_aux_reg_n_0_[966]\,
      I2 => \mantissa_b_aux_reg_n_0_[967]\,
      I3 => \mantissa_a_aux_reg_n_0_[967]\,
      O => sum_sign_i_196_n_0
    );
sum_sign_i_197: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[964]\,
      I1 => \mantissa_b_aux_reg_n_0_[964]\,
      I2 => \mantissa_b_aux_reg_n_0_[965]\,
      I3 => \mantissa_a_aux_reg_n_0_[965]\,
      O => sum_sign_i_197_n_0
    );
sum_sign_i_198: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[962]\,
      I1 => \mantissa_b_aux_reg_n_0_[962]\,
      I2 => \mantissa_b_aux_reg_n_0_[963]\,
      I3 => \mantissa_a_aux_reg_n_0_[963]\,
      O => sum_sign_i_198_n_0
    );
sum_sign_i_199: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[960]\,
      I1 => \mantissa_b_aux_reg_n_0_[960]\,
      I2 => \mantissa_b_aux_reg_n_0_[961]\,
      I3 => \mantissa_a_aux_reg_n_0_[961]\,
      O => sum_sign_i_199_n_0
    );
sum_sign_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => sum_sign_reg_i_4_n_0,
      I3 => current_state(0),
      O => sum_sign_i_2_n_0
    );
sum_sign_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1046]\,
      I1 => \mantissa_a_aux_reg_n_0_[1046]\,
      O => sum_sign_i_20_n_0
    );
sum_sign_i_200: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[966]\,
      I1 => \mantissa_b_aux_reg_n_0_[966]\,
      I2 => \mantissa_a_aux_reg_n_0_[967]\,
      I3 => \mantissa_b_aux_reg_n_0_[967]\,
      O => sum_sign_i_200_n_0
    );
sum_sign_i_201: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[964]\,
      I1 => \mantissa_b_aux_reg_n_0_[964]\,
      I2 => \mantissa_a_aux_reg_n_0_[965]\,
      I3 => \mantissa_b_aux_reg_n_0_[965]\,
      O => sum_sign_i_201_n_0
    );
sum_sign_i_202: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[962]\,
      I1 => \mantissa_b_aux_reg_n_0_[962]\,
      I2 => \mantissa_a_aux_reg_n_0_[963]\,
      I3 => \mantissa_b_aux_reg_n_0_[963]\,
      O => sum_sign_i_202_n_0
    );
sum_sign_i_203: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[960]\,
      I1 => \mantissa_b_aux_reg_n_0_[960]\,
      I2 => \mantissa_a_aux_reg_n_0_[961]\,
      I3 => \mantissa_b_aux_reg_n_0_[961]\,
      O => sum_sign_i_203_n_0
    );
sum_sign_i_205: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[958]\,
      I1 => \mantissa_a_aux_reg_n_0_[958]\,
      I2 => \mantissa_a_aux_reg_n_0_[959]\,
      I3 => \mantissa_b_aux_reg_n_0_[959]\,
      O => sum_sign_i_205_n_0
    );
sum_sign_i_206: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[956]\,
      I1 => \mantissa_a_aux_reg_n_0_[956]\,
      I2 => \mantissa_a_aux_reg_n_0_[957]\,
      I3 => \mantissa_b_aux_reg_n_0_[957]\,
      O => sum_sign_i_206_n_0
    );
sum_sign_i_207: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[954]\,
      I1 => \mantissa_a_aux_reg_n_0_[954]\,
      I2 => \mantissa_a_aux_reg_n_0_[955]\,
      I3 => \mantissa_b_aux_reg_n_0_[955]\,
      O => sum_sign_i_207_n_0
    );
sum_sign_i_208: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[952]\,
      I1 => \mantissa_a_aux_reg_n_0_[952]\,
      I2 => \mantissa_a_aux_reg_n_0_[953]\,
      I3 => \mantissa_b_aux_reg_n_0_[953]\,
      O => sum_sign_i_208_n_0
    );
sum_sign_i_209: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[958]\,
      I1 => \mantissa_a_aux_reg_n_0_[958]\,
      I2 => \mantissa_b_aux_reg_n_0_[959]\,
      I3 => \mantissa_a_aux_reg_n_0_[959]\,
      O => sum_sign_i_209_n_0
    );
sum_sign_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1044]\,
      I1 => \mantissa_b_aux_reg_n_0_[1044]\,
      I2 => \mantissa_a_aux_reg_n_0_[1045]\,
      I3 => \mantissa_b_aux_reg_n_0_[1045]\,
      O => sum_sign_i_21_n_0
    );
sum_sign_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[956]\,
      I1 => \mantissa_a_aux_reg_n_0_[956]\,
      I2 => \mantissa_b_aux_reg_n_0_[957]\,
      I3 => \mantissa_a_aux_reg_n_0_[957]\,
      O => sum_sign_i_210_n_0
    );
sum_sign_i_211: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[954]\,
      I1 => \mantissa_a_aux_reg_n_0_[954]\,
      I2 => \mantissa_b_aux_reg_n_0_[955]\,
      I3 => \mantissa_a_aux_reg_n_0_[955]\,
      O => sum_sign_i_211_n_0
    );
sum_sign_i_212: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[952]\,
      I1 => \mantissa_a_aux_reg_n_0_[952]\,
      I2 => \mantissa_b_aux_reg_n_0_[953]\,
      I3 => \mantissa_a_aux_reg_n_0_[953]\,
      O => sum_sign_i_212_n_0
    );
sum_sign_i_214: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[958]\,
      I1 => \mantissa_b_aux_reg_n_0_[958]\,
      I2 => \mantissa_b_aux_reg_n_0_[959]\,
      I3 => \mantissa_a_aux_reg_n_0_[959]\,
      O => sum_sign_i_214_n_0
    );
sum_sign_i_215: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[956]\,
      I1 => \mantissa_b_aux_reg_n_0_[956]\,
      I2 => \mantissa_b_aux_reg_n_0_[957]\,
      I3 => \mantissa_a_aux_reg_n_0_[957]\,
      O => sum_sign_i_215_n_0
    );
sum_sign_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[954]\,
      I1 => \mantissa_b_aux_reg_n_0_[954]\,
      I2 => \mantissa_b_aux_reg_n_0_[955]\,
      I3 => \mantissa_a_aux_reg_n_0_[955]\,
      O => sum_sign_i_216_n_0
    );
sum_sign_i_217: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[952]\,
      I1 => \mantissa_b_aux_reg_n_0_[952]\,
      I2 => \mantissa_b_aux_reg_n_0_[953]\,
      I3 => \mantissa_a_aux_reg_n_0_[953]\,
      O => sum_sign_i_217_n_0
    );
sum_sign_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[958]\,
      I1 => \mantissa_b_aux_reg_n_0_[958]\,
      I2 => \mantissa_a_aux_reg_n_0_[959]\,
      I3 => \mantissa_b_aux_reg_n_0_[959]\,
      O => sum_sign_i_218_n_0
    );
sum_sign_i_219: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[956]\,
      I1 => \mantissa_b_aux_reg_n_0_[956]\,
      I2 => \mantissa_a_aux_reg_n_0_[957]\,
      I3 => \mantissa_b_aux_reg_n_0_[957]\,
      O => sum_sign_i_219_n_0
    );
sum_sign_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1042]\,
      I1 => \mantissa_b_aux_reg_n_0_[1042]\,
      I2 => \mantissa_a_aux_reg_n_0_[1043]\,
      I3 => \mantissa_b_aux_reg_n_0_[1043]\,
      O => sum_sign_i_22_n_0
    );
sum_sign_i_220: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[954]\,
      I1 => \mantissa_b_aux_reg_n_0_[954]\,
      I2 => \mantissa_a_aux_reg_n_0_[955]\,
      I3 => \mantissa_b_aux_reg_n_0_[955]\,
      O => sum_sign_i_220_n_0
    );
sum_sign_i_221: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[952]\,
      I1 => \mantissa_b_aux_reg_n_0_[952]\,
      I2 => \mantissa_a_aux_reg_n_0_[953]\,
      I3 => \mantissa_b_aux_reg_n_0_[953]\,
      O => sum_sign_i_221_n_0
    );
sum_sign_i_223: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[950]\,
      I1 => \mantissa_a_aux_reg_n_0_[950]\,
      I2 => \mantissa_a_aux_reg_n_0_[951]\,
      I3 => \mantissa_b_aux_reg_n_0_[951]\,
      O => sum_sign_i_223_n_0
    );
sum_sign_i_224: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[948]\,
      I1 => \mantissa_a_aux_reg_n_0_[948]\,
      I2 => \mantissa_a_aux_reg_n_0_[949]\,
      I3 => \mantissa_b_aux_reg_n_0_[949]\,
      O => sum_sign_i_224_n_0
    );
sum_sign_i_225: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[946]\,
      I1 => \mantissa_a_aux_reg_n_0_[946]\,
      I2 => \mantissa_a_aux_reg_n_0_[947]\,
      I3 => \mantissa_b_aux_reg_n_0_[947]\,
      O => sum_sign_i_225_n_0
    );
sum_sign_i_226: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[944]\,
      I1 => \mantissa_a_aux_reg_n_0_[944]\,
      I2 => \mantissa_a_aux_reg_n_0_[945]\,
      I3 => \mantissa_b_aux_reg_n_0_[945]\,
      O => sum_sign_i_226_n_0
    );
sum_sign_i_227: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[950]\,
      I1 => \mantissa_a_aux_reg_n_0_[950]\,
      I2 => \mantissa_b_aux_reg_n_0_[951]\,
      I3 => \mantissa_a_aux_reg_n_0_[951]\,
      O => sum_sign_i_227_n_0
    );
sum_sign_i_228: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[948]\,
      I1 => \mantissa_a_aux_reg_n_0_[948]\,
      I2 => \mantissa_b_aux_reg_n_0_[949]\,
      I3 => \mantissa_a_aux_reg_n_0_[949]\,
      O => sum_sign_i_228_n_0
    );
sum_sign_i_229: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[946]\,
      I1 => \mantissa_a_aux_reg_n_0_[946]\,
      I2 => \mantissa_b_aux_reg_n_0_[947]\,
      I3 => \mantissa_a_aux_reg_n_0_[947]\,
      O => sum_sign_i_229_n_0
    );
sum_sign_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1040]\,
      I1 => \mantissa_b_aux_reg_n_0_[1040]\,
      I2 => \mantissa_a_aux_reg_n_0_[1041]\,
      I3 => \mantissa_b_aux_reg_n_0_[1041]\,
      O => sum_sign_i_23_n_0
    );
sum_sign_i_230: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[944]\,
      I1 => \mantissa_a_aux_reg_n_0_[944]\,
      I2 => \mantissa_b_aux_reg_n_0_[945]\,
      I3 => \mantissa_a_aux_reg_n_0_[945]\,
      O => sum_sign_i_230_n_0
    );
sum_sign_i_232: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[950]\,
      I1 => \mantissa_b_aux_reg_n_0_[950]\,
      I2 => \mantissa_b_aux_reg_n_0_[951]\,
      I3 => \mantissa_a_aux_reg_n_0_[951]\,
      O => sum_sign_i_232_n_0
    );
sum_sign_i_233: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[948]\,
      I1 => \mantissa_b_aux_reg_n_0_[948]\,
      I2 => \mantissa_b_aux_reg_n_0_[949]\,
      I3 => \mantissa_a_aux_reg_n_0_[949]\,
      O => sum_sign_i_233_n_0
    );
sum_sign_i_234: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[946]\,
      I1 => \mantissa_b_aux_reg_n_0_[946]\,
      I2 => \mantissa_b_aux_reg_n_0_[947]\,
      I3 => \mantissa_a_aux_reg_n_0_[947]\,
      O => sum_sign_i_234_n_0
    );
sum_sign_i_235: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[944]\,
      I1 => \mantissa_b_aux_reg_n_0_[944]\,
      I2 => \mantissa_b_aux_reg_n_0_[945]\,
      I3 => \mantissa_a_aux_reg_n_0_[945]\,
      O => sum_sign_i_235_n_0
    );
sum_sign_i_236: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[950]\,
      I1 => \mantissa_b_aux_reg_n_0_[950]\,
      I2 => \mantissa_a_aux_reg_n_0_[951]\,
      I3 => \mantissa_b_aux_reg_n_0_[951]\,
      O => sum_sign_i_236_n_0
    );
sum_sign_i_237: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[948]\,
      I1 => \mantissa_b_aux_reg_n_0_[948]\,
      I2 => \mantissa_a_aux_reg_n_0_[949]\,
      I3 => \mantissa_b_aux_reg_n_0_[949]\,
      O => sum_sign_i_237_n_0
    );
sum_sign_i_238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[946]\,
      I1 => \mantissa_b_aux_reg_n_0_[946]\,
      I2 => \mantissa_a_aux_reg_n_0_[947]\,
      I3 => \mantissa_b_aux_reg_n_0_[947]\,
      O => sum_sign_i_238_n_0
    );
sum_sign_i_239: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[944]\,
      I1 => \mantissa_b_aux_reg_n_0_[944]\,
      I2 => \mantissa_a_aux_reg_n_0_[945]\,
      I3 => \mantissa_b_aux_reg_n_0_[945]\,
      O => sum_sign_i_239_n_0
    );
sum_sign_i_241: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[942]\,
      I1 => \mantissa_a_aux_reg_n_0_[942]\,
      I2 => \mantissa_a_aux_reg_n_0_[943]\,
      I3 => \mantissa_b_aux_reg_n_0_[943]\,
      O => sum_sign_i_241_n_0
    );
sum_sign_i_242: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[940]\,
      I1 => \mantissa_a_aux_reg_n_0_[940]\,
      I2 => \mantissa_a_aux_reg_n_0_[941]\,
      I3 => \mantissa_b_aux_reg_n_0_[941]\,
      O => sum_sign_i_242_n_0
    );
sum_sign_i_243: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[938]\,
      I1 => \mantissa_a_aux_reg_n_0_[938]\,
      I2 => \mantissa_a_aux_reg_n_0_[939]\,
      I3 => \mantissa_b_aux_reg_n_0_[939]\,
      O => sum_sign_i_243_n_0
    );
sum_sign_i_244: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[936]\,
      I1 => \mantissa_a_aux_reg_n_0_[936]\,
      I2 => \mantissa_a_aux_reg_n_0_[937]\,
      I3 => \mantissa_b_aux_reg_n_0_[937]\,
      O => sum_sign_i_244_n_0
    );
sum_sign_i_245: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[942]\,
      I1 => \mantissa_a_aux_reg_n_0_[942]\,
      I2 => \mantissa_b_aux_reg_n_0_[943]\,
      I3 => \mantissa_a_aux_reg_n_0_[943]\,
      O => sum_sign_i_245_n_0
    );
sum_sign_i_246: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[940]\,
      I1 => \mantissa_a_aux_reg_n_0_[940]\,
      I2 => \mantissa_b_aux_reg_n_0_[941]\,
      I3 => \mantissa_a_aux_reg_n_0_[941]\,
      O => sum_sign_i_246_n_0
    );
sum_sign_i_247: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[938]\,
      I1 => \mantissa_a_aux_reg_n_0_[938]\,
      I2 => \mantissa_b_aux_reg_n_0_[939]\,
      I3 => \mantissa_a_aux_reg_n_0_[939]\,
      O => sum_sign_i_247_n_0
    );
sum_sign_i_248: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[936]\,
      I1 => \mantissa_a_aux_reg_n_0_[936]\,
      I2 => \mantissa_b_aux_reg_n_0_[937]\,
      I3 => \mantissa_a_aux_reg_n_0_[937]\,
      O => sum_sign_i_248_n_0
    );
sum_sign_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1038]\,
      I1 => \mantissa_a_aux_reg_n_0_[1038]\,
      I2 => \mantissa_a_aux_reg_n_0_[1039]\,
      I3 => \mantissa_b_aux_reg_n_0_[1039]\,
      O => sum_sign_i_25_n_0
    );
sum_sign_i_250: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[942]\,
      I1 => \mantissa_b_aux_reg_n_0_[942]\,
      I2 => \mantissa_b_aux_reg_n_0_[943]\,
      I3 => \mantissa_a_aux_reg_n_0_[943]\,
      O => sum_sign_i_250_n_0
    );
sum_sign_i_251: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[940]\,
      I1 => \mantissa_b_aux_reg_n_0_[940]\,
      I2 => \mantissa_b_aux_reg_n_0_[941]\,
      I3 => \mantissa_a_aux_reg_n_0_[941]\,
      O => sum_sign_i_251_n_0
    );
sum_sign_i_252: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[938]\,
      I1 => \mantissa_b_aux_reg_n_0_[938]\,
      I2 => \mantissa_b_aux_reg_n_0_[939]\,
      I3 => \mantissa_a_aux_reg_n_0_[939]\,
      O => sum_sign_i_252_n_0
    );
sum_sign_i_253: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[936]\,
      I1 => \mantissa_b_aux_reg_n_0_[936]\,
      I2 => \mantissa_b_aux_reg_n_0_[937]\,
      I3 => \mantissa_a_aux_reg_n_0_[937]\,
      O => sum_sign_i_253_n_0
    );
sum_sign_i_254: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[942]\,
      I1 => \mantissa_b_aux_reg_n_0_[942]\,
      I2 => \mantissa_a_aux_reg_n_0_[943]\,
      I3 => \mantissa_b_aux_reg_n_0_[943]\,
      O => sum_sign_i_254_n_0
    );
sum_sign_i_255: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[940]\,
      I1 => \mantissa_b_aux_reg_n_0_[940]\,
      I2 => \mantissa_a_aux_reg_n_0_[941]\,
      I3 => \mantissa_b_aux_reg_n_0_[941]\,
      O => sum_sign_i_255_n_0
    );
sum_sign_i_256: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[938]\,
      I1 => \mantissa_b_aux_reg_n_0_[938]\,
      I2 => \mantissa_a_aux_reg_n_0_[939]\,
      I3 => \mantissa_b_aux_reg_n_0_[939]\,
      O => sum_sign_i_256_n_0
    );
sum_sign_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[936]\,
      I1 => \mantissa_b_aux_reg_n_0_[936]\,
      I2 => \mantissa_a_aux_reg_n_0_[937]\,
      I3 => \mantissa_b_aux_reg_n_0_[937]\,
      O => sum_sign_i_257_n_0
    );
sum_sign_i_259: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[934]\,
      I1 => \mantissa_a_aux_reg_n_0_[934]\,
      I2 => \mantissa_a_aux_reg_n_0_[935]\,
      I3 => \mantissa_b_aux_reg_n_0_[935]\,
      O => sum_sign_i_259_n_0
    );
sum_sign_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1036]\,
      I1 => \mantissa_a_aux_reg_n_0_[1036]\,
      I2 => \mantissa_a_aux_reg_n_0_[1037]\,
      I3 => \mantissa_b_aux_reg_n_0_[1037]\,
      O => sum_sign_i_26_n_0
    );
sum_sign_i_260: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[932]\,
      I1 => \mantissa_a_aux_reg_n_0_[932]\,
      I2 => \mantissa_a_aux_reg_n_0_[933]\,
      I3 => \mantissa_b_aux_reg_n_0_[933]\,
      O => sum_sign_i_260_n_0
    );
sum_sign_i_261: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[930]\,
      I1 => \mantissa_a_aux_reg_n_0_[930]\,
      I2 => \mantissa_a_aux_reg_n_0_[931]\,
      I3 => \mantissa_b_aux_reg_n_0_[931]\,
      O => sum_sign_i_261_n_0
    );
sum_sign_i_262: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[928]\,
      I1 => \mantissa_a_aux_reg_n_0_[928]\,
      I2 => \mantissa_a_aux_reg_n_0_[929]\,
      I3 => \mantissa_b_aux_reg_n_0_[929]\,
      O => sum_sign_i_262_n_0
    );
sum_sign_i_263: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[934]\,
      I1 => \mantissa_a_aux_reg_n_0_[934]\,
      I2 => \mantissa_b_aux_reg_n_0_[935]\,
      I3 => \mantissa_a_aux_reg_n_0_[935]\,
      O => sum_sign_i_263_n_0
    );
sum_sign_i_264: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[932]\,
      I1 => \mantissa_a_aux_reg_n_0_[932]\,
      I2 => \mantissa_b_aux_reg_n_0_[933]\,
      I3 => \mantissa_a_aux_reg_n_0_[933]\,
      O => sum_sign_i_264_n_0
    );
sum_sign_i_265: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[930]\,
      I1 => \mantissa_a_aux_reg_n_0_[930]\,
      I2 => \mantissa_b_aux_reg_n_0_[931]\,
      I3 => \mantissa_a_aux_reg_n_0_[931]\,
      O => sum_sign_i_265_n_0
    );
sum_sign_i_266: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[928]\,
      I1 => \mantissa_a_aux_reg_n_0_[928]\,
      I2 => \mantissa_b_aux_reg_n_0_[929]\,
      I3 => \mantissa_a_aux_reg_n_0_[929]\,
      O => sum_sign_i_266_n_0
    );
sum_sign_i_268: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[934]\,
      I1 => \mantissa_b_aux_reg_n_0_[934]\,
      I2 => \mantissa_b_aux_reg_n_0_[935]\,
      I3 => \mantissa_a_aux_reg_n_0_[935]\,
      O => sum_sign_i_268_n_0
    );
sum_sign_i_269: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[932]\,
      I1 => \mantissa_b_aux_reg_n_0_[932]\,
      I2 => \mantissa_b_aux_reg_n_0_[933]\,
      I3 => \mantissa_a_aux_reg_n_0_[933]\,
      O => sum_sign_i_269_n_0
    );
sum_sign_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1034]\,
      I1 => \mantissa_a_aux_reg_n_0_[1034]\,
      I2 => \mantissa_a_aux_reg_n_0_[1035]\,
      I3 => \mantissa_b_aux_reg_n_0_[1035]\,
      O => sum_sign_i_27_n_0
    );
sum_sign_i_270: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[930]\,
      I1 => \mantissa_b_aux_reg_n_0_[930]\,
      I2 => \mantissa_b_aux_reg_n_0_[931]\,
      I3 => \mantissa_a_aux_reg_n_0_[931]\,
      O => sum_sign_i_270_n_0
    );
sum_sign_i_271: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[928]\,
      I1 => \mantissa_b_aux_reg_n_0_[928]\,
      I2 => \mantissa_b_aux_reg_n_0_[929]\,
      I3 => \mantissa_a_aux_reg_n_0_[929]\,
      O => sum_sign_i_271_n_0
    );
sum_sign_i_272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[934]\,
      I1 => \mantissa_b_aux_reg_n_0_[934]\,
      I2 => \mantissa_a_aux_reg_n_0_[935]\,
      I3 => \mantissa_b_aux_reg_n_0_[935]\,
      O => sum_sign_i_272_n_0
    );
sum_sign_i_273: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[932]\,
      I1 => \mantissa_b_aux_reg_n_0_[932]\,
      I2 => \mantissa_a_aux_reg_n_0_[933]\,
      I3 => \mantissa_b_aux_reg_n_0_[933]\,
      O => sum_sign_i_273_n_0
    );
sum_sign_i_274: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[930]\,
      I1 => \mantissa_b_aux_reg_n_0_[930]\,
      I2 => \mantissa_a_aux_reg_n_0_[931]\,
      I3 => \mantissa_b_aux_reg_n_0_[931]\,
      O => sum_sign_i_274_n_0
    );
sum_sign_i_275: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[928]\,
      I1 => \mantissa_b_aux_reg_n_0_[928]\,
      I2 => \mantissa_a_aux_reg_n_0_[929]\,
      I3 => \mantissa_b_aux_reg_n_0_[929]\,
      O => sum_sign_i_275_n_0
    );
sum_sign_i_277: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[926]\,
      I1 => \mantissa_a_aux_reg_n_0_[926]\,
      I2 => \mantissa_a_aux_reg_n_0_[927]\,
      I3 => \mantissa_b_aux_reg_n_0_[927]\,
      O => sum_sign_i_277_n_0
    );
sum_sign_i_278: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[924]\,
      I1 => \mantissa_a_aux_reg_n_0_[924]\,
      I2 => \mantissa_a_aux_reg_n_0_[925]\,
      I3 => \mantissa_b_aux_reg_n_0_[925]\,
      O => sum_sign_i_278_n_0
    );
sum_sign_i_279: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[922]\,
      I1 => \mantissa_a_aux_reg_n_0_[922]\,
      I2 => \mantissa_a_aux_reg_n_0_[923]\,
      I3 => \mantissa_b_aux_reg_n_0_[923]\,
      O => sum_sign_i_279_n_0
    );
sum_sign_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1032]\,
      I1 => \mantissa_a_aux_reg_n_0_[1032]\,
      I2 => \mantissa_a_aux_reg_n_0_[1033]\,
      I3 => \mantissa_b_aux_reg_n_0_[1033]\,
      O => sum_sign_i_28_n_0
    );
sum_sign_i_280: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[920]\,
      I1 => \mantissa_a_aux_reg_n_0_[920]\,
      I2 => \mantissa_a_aux_reg_n_0_[921]\,
      I3 => \mantissa_b_aux_reg_n_0_[921]\,
      O => sum_sign_i_280_n_0
    );
sum_sign_i_281: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[926]\,
      I1 => \mantissa_a_aux_reg_n_0_[926]\,
      I2 => \mantissa_b_aux_reg_n_0_[927]\,
      I3 => \mantissa_a_aux_reg_n_0_[927]\,
      O => sum_sign_i_281_n_0
    );
sum_sign_i_282: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[924]\,
      I1 => \mantissa_a_aux_reg_n_0_[924]\,
      I2 => \mantissa_b_aux_reg_n_0_[925]\,
      I3 => \mantissa_a_aux_reg_n_0_[925]\,
      O => sum_sign_i_282_n_0
    );
sum_sign_i_283: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[922]\,
      I1 => \mantissa_a_aux_reg_n_0_[922]\,
      I2 => \mantissa_b_aux_reg_n_0_[923]\,
      I3 => \mantissa_a_aux_reg_n_0_[923]\,
      O => sum_sign_i_283_n_0
    );
sum_sign_i_284: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[920]\,
      I1 => \mantissa_a_aux_reg_n_0_[920]\,
      I2 => \mantissa_b_aux_reg_n_0_[921]\,
      I3 => \mantissa_a_aux_reg_n_0_[921]\,
      O => sum_sign_i_284_n_0
    );
sum_sign_i_286: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[926]\,
      I1 => \mantissa_b_aux_reg_n_0_[926]\,
      I2 => \mantissa_b_aux_reg_n_0_[927]\,
      I3 => \mantissa_a_aux_reg_n_0_[927]\,
      O => sum_sign_i_286_n_0
    );
sum_sign_i_287: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[924]\,
      I1 => \mantissa_b_aux_reg_n_0_[924]\,
      I2 => \mantissa_b_aux_reg_n_0_[925]\,
      I3 => \mantissa_a_aux_reg_n_0_[925]\,
      O => sum_sign_i_287_n_0
    );
sum_sign_i_288: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[922]\,
      I1 => \mantissa_b_aux_reg_n_0_[922]\,
      I2 => \mantissa_b_aux_reg_n_0_[923]\,
      I3 => \mantissa_a_aux_reg_n_0_[923]\,
      O => sum_sign_i_288_n_0
    );
sum_sign_i_289: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[920]\,
      I1 => \mantissa_b_aux_reg_n_0_[920]\,
      I2 => \mantissa_b_aux_reg_n_0_[921]\,
      I3 => \mantissa_a_aux_reg_n_0_[921]\,
      O => sum_sign_i_289_n_0
    );
sum_sign_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1038]\,
      I1 => \mantissa_a_aux_reg_n_0_[1038]\,
      I2 => \mantissa_b_aux_reg_n_0_[1039]\,
      I3 => \mantissa_a_aux_reg_n_0_[1039]\,
      O => sum_sign_i_29_n_0
    );
sum_sign_i_290: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[926]\,
      I1 => \mantissa_b_aux_reg_n_0_[926]\,
      I2 => \mantissa_a_aux_reg_n_0_[927]\,
      I3 => \mantissa_b_aux_reg_n_0_[927]\,
      O => sum_sign_i_290_n_0
    );
sum_sign_i_291: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[924]\,
      I1 => \mantissa_b_aux_reg_n_0_[924]\,
      I2 => \mantissa_a_aux_reg_n_0_[925]\,
      I3 => \mantissa_b_aux_reg_n_0_[925]\,
      O => sum_sign_i_291_n_0
    );
sum_sign_i_292: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[922]\,
      I1 => \mantissa_b_aux_reg_n_0_[922]\,
      I2 => \mantissa_a_aux_reg_n_0_[923]\,
      I3 => \mantissa_b_aux_reg_n_0_[923]\,
      O => sum_sign_i_292_n_0
    );
sum_sign_i_293: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[920]\,
      I1 => \mantissa_b_aux_reg_n_0_[920]\,
      I2 => \mantissa_a_aux_reg_n_0_[921]\,
      I3 => \mantissa_b_aux_reg_n_0_[921]\,
      O => sum_sign_i_293_n_0
    );
sum_sign_i_295: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[918]\,
      I1 => \mantissa_a_aux_reg_n_0_[918]\,
      I2 => \mantissa_a_aux_reg_n_0_[919]\,
      I3 => \mantissa_b_aux_reg_n_0_[919]\,
      O => sum_sign_i_295_n_0
    );
sum_sign_i_296: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[916]\,
      I1 => \mantissa_a_aux_reg_n_0_[916]\,
      I2 => \mantissa_a_aux_reg_n_0_[917]\,
      I3 => \mantissa_b_aux_reg_n_0_[917]\,
      O => sum_sign_i_296_n_0
    );
sum_sign_i_297: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[914]\,
      I1 => \mantissa_a_aux_reg_n_0_[914]\,
      I2 => \mantissa_a_aux_reg_n_0_[915]\,
      I3 => \mantissa_b_aux_reg_n_0_[915]\,
      O => sum_sign_i_297_n_0
    );
sum_sign_i_298: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[912]\,
      I1 => \mantissa_a_aux_reg_n_0_[912]\,
      I2 => \mantissa_a_aux_reg_n_0_[913]\,
      I3 => \mantissa_b_aux_reg_n_0_[913]\,
      O => sum_sign_i_298_n_0
    );
sum_sign_i_299: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[918]\,
      I1 => \mantissa_a_aux_reg_n_0_[918]\,
      I2 => \mantissa_b_aux_reg_n_0_[919]\,
      I3 => \mantissa_a_aux_reg_n_0_[919]\,
      O => sum_sign_i_299_n_0
    );
sum_sign_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFF099"
    )
        port map (
      I0 => \sign_b_reg_rep__11_n_0\,
      I1 => \sign_a_reg_rep__11_n_0\,
      I2 => \sum_mantissa[1047]_i_7_n_0\,
      I3 => current_state(0),
      I4 => sum_sign_reg_i_5_n_0,
      I5 => sum_sign_reg_i_4_n_0,
      O => sum_sign_i_3_n_0
    );
sum_sign_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1036]\,
      I1 => \mantissa_a_aux_reg_n_0_[1036]\,
      I2 => \mantissa_b_aux_reg_n_0_[1037]\,
      I3 => \mantissa_a_aux_reg_n_0_[1037]\,
      O => sum_sign_i_30_n_0
    );
sum_sign_i_300: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[916]\,
      I1 => \mantissa_a_aux_reg_n_0_[916]\,
      I2 => \mantissa_b_aux_reg_n_0_[917]\,
      I3 => \mantissa_a_aux_reg_n_0_[917]\,
      O => sum_sign_i_300_n_0
    );
sum_sign_i_301: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[914]\,
      I1 => \mantissa_a_aux_reg_n_0_[914]\,
      I2 => \mantissa_b_aux_reg_n_0_[915]\,
      I3 => \mantissa_a_aux_reg_n_0_[915]\,
      O => sum_sign_i_301_n_0
    );
sum_sign_i_302: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[912]\,
      I1 => \mantissa_a_aux_reg_n_0_[912]\,
      I2 => \mantissa_b_aux_reg_n_0_[913]\,
      I3 => \mantissa_a_aux_reg_n_0_[913]\,
      O => sum_sign_i_302_n_0
    );
sum_sign_i_304: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[918]\,
      I1 => \mantissa_b_aux_reg_n_0_[918]\,
      I2 => \mantissa_b_aux_reg_n_0_[919]\,
      I3 => \mantissa_a_aux_reg_n_0_[919]\,
      O => sum_sign_i_304_n_0
    );
sum_sign_i_305: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[916]\,
      I1 => \mantissa_b_aux_reg_n_0_[916]\,
      I2 => \mantissa_b_aux_reg_n_0_[917]\,
      I3 => \mantissa_a_aux_reg_n_0_[917]\,
      O => sum_sign_i_305_n_0
    );
sum_sign_i_306: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[914]\,
      I1 => \mantissa_b_aux_reg_n_0_[914]\,
      I2 => \mantissa_b_aux_reg_n_0_[915]\,
      I3 => \mantissa_a_aux_reg_n_0_[915]\,
      O => sum_sign_i_306_n_0
    );
sum_sign_i_307: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[912]\,
      I1 => \mantissa_b_aux_reg_n_0_[912]\,
      I2 => \mantissa_b_aux_reg_n_0_[913]\,
      I3 => \mantissa_a_aux_reg_n_0_[913]\,
      O => sum_sign_i_307_n_0
    );
sum_sign_i_308: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[918]\,
      I1 => \mantissa_b_aux_reg_n_0_[918]\,
      I2 => \mantissa_a_aux_reg_n_0_[919]\,
      I3 => \mantissa_b_aux_reg_n_0_[919]\,
      O => sum_sign_i_308_n_0
    );
sum_sign_i_309: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[916]\,
      I1 => \mantissa_b_aux_reg_n_0_[916]\,
      I2 => \mantissa_a_aux_reg_n_0_[917]\,
      I3 => \mantissa_b_aux_reg_n_0_[917]\,
      O => sum_sign_i_309_n_0
    );
sum_sign_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1034]\,
      I1 => \mantissa_a_aux_reg_n_0_[1034]\,
      I2 => \mantissa_b_aux_reg_n_0_[1035]\,
      I3 => \mantissa_a_aux_reg_n_0_[1035]\,
      O => sum_sign_i_31_n_0
    );
sum_sign_i_310: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[914]\,
      I1 => \mantissa_b_aux_reg_n_0_[914]\,
      I2 => \mantissa_a_aux_reg_n_0_[915]\,
      I3 => \mantissa_b_aux_reg_n_0_[915]\,
      O => sum_sign_i_310_n_0
    );
sum_sign_i_311: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[912]\,
      I1 => \mantissa_b_aux_reg_n_0_[912]\,
      I2 => \mantissa_a_aux_reg_n_0_[913]\,
      I3 => \mantissa_b_aux_reg_n_0_[913]\,
      O => sum_sign_i_311_n_0
    );
sum_sign_i_313: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[910]\,
      I1 => \mantissa_a_aux_reg_n_0_[910]\,
      I2 => \mantissa_a_aux_reg_n_0_[911]\,
      I3 => \mantissa_b_aux_reg_n_0_[911]\,
      O => sum_sign_i_313_n_0
    );
sum_sign_i_314: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[908]\,
      I1 => \mantissa_a_aux_reg_n_0_[908]\,
      I2 => \mantissa_a_aux_reg_n_0_[909]\,
      I3 => \mantissa_b_aux_reg_n_0_[909]\,
      O => sum_sign_i_314_n_0
    );
sum_sign_i_315: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[906]\,
      I1 => \mantissa_a_aux_reg_n_0_[906]\,
      I2 => \mantissa_a_aux_reg_n_0_[907]\,
      I3 => \mantissa_b_aux_reg_n_0_[907]\,
      O => sum_sign_i_315_n_0
    );
sum_sign_i_316: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[904]\,
      I1 => \mantissa_a_aux_reg_n_0_[904]\,
      I2 => \mantissa_a_aux_reg_n_0_[905]\,
      I3 => \mantissa_b_aux_reg_n_0_[905]\,
      O => sum_sign_i_316_n_0
    );
sum_sign_i_317: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[910]\,
      I1 => \mantissa_a_aux_reg_n_0_[910]\,
      I2 => \mantissa_b_aux_reg_n_0_[911]\,
      I3 => \mantissa_a_aux_reg_n_0_[911]\,
      O => sum_sign_i_317_n_0
    );
sum_sign_i_318: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[908]\,
      I1 => \mantissa_a_aux_reg_n_0_[908]\,
      I2 => \mantissa_b_aux_reg_n_0_[909]\,
      I3 => \mantissa_a_aux_reg_n_0_[909]\,
      O => sum_sign_i_318_n_0
    );
sum_sign_i_319: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[906]\,
      I1 => \mantissa_a_aux_reg_n_0_[906]\,
      I2 => \mantissa_b_aux_reg_n_0_[907]\,
      I3 => \mantissa_a_aux_reg_n_0_[907]\,
      O => sum_sign_i_319_n_0
    );
sum_sign_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1032]\,
      I1 => \mantissa_a_aux_reg_n_0_[1032]\,
      I2 => \mantissa_b_aux_reg_n_0_[1033]\,
      I3 => \mantissa_a_aux_reg_n_0_[1033]\,
      O => sum_sign_i_32_n_0
    );
sum_sign_i_320: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[904]\,
      I1 => \mantissa_a_aux_reg_n_0_[904]\,
      I2 => \mantissa_b_aux_reg_n_0_[905]\,
      I3 => \mantissa_a_aux_reg_n_0_[905]\,
      O => sum_sign_i_320_n_0
    );
sum_sign_i_322: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[910]\,
      I1 => \mantissa_b_aux_reg_n_0_[910]\,
      I2 => \mantissa_b_aux_reg_n_0_[911]\,
      I3 => \mantissa_a_aux_reg_n_0_[911]\,
      O => sum_sign_i_322_n_0
    );
sum_sign_i_323: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[908]\,
      I1 => \mantissa_b_aux_reg_n_0_[908]\,
      I2 => \mantissa_b_aux_reg_n_0_[909]\,
      I3 => \mantissa_a_aux_reg_n_0_[909]\,
      O => sum_sign_i_323_n_0
    );
sum_sign_i_324: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[906]\,
      I1 => \mantissa_b_aux_reg_n_0_[906]\,
      I2 => \mantissa_b_aux_reg_n_0_[907]\,
      I3 => \mantissa_a_aux_reg_n_0_[907]\,
      O => sum_sign_i_324_n_0
    );
sum_sign_i_325: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[904]\,
      I1 => \mantissa_b_aux_reg_n_0_[904]\,
      I2 => \mantissa_b_aux_reg_n_0_[905]\,
      I3 => \mantissa_a_aux_reg_n_0_[905]\,
      O => sum_sign_i_325_n_0
    );
sum_sign_i_326: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[910]\,
      I1 => \mantissa_b_aux_reg_n_0_[910]\,
      I2 => \mantissa_a_aux_reg_n_0_[911]\,
      I3 => \mantissa_b_aux_reg_n_0_[911]\,
      O => sum_sign_i_326_n_0
    );
sum_sign_i_327: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[908]\,
      I1 => \mantissa_b_aux_reg_n_0_[908]\,
      I2 => \mantissa_a_aux_reg_n_0_[909]\,
      I3 => \mantissa_b_aux_reg_n_0_[909]\,
      O => sum_sign_i_327_n_0
    );
sum_sign_i_328: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[906]\,
      I1 => \mantissa_b_aux_reg_n_0_[906]\,
      I2 => \mantissa_a_aux_reg_n_0_[907]\,
      I3 => \mantissa_b_aux_reg_n_0_[907]\,
      O => sum_sign_i_328_n_0
    );
sum_sign_i_329: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[904]\,
      I1 => \mantissa_b_aux_reg_n_0_[904]\,
      I2 => \mantissa_a_aux_reg_n_0_[905]\,
      I3 => \mantissa_b_aux_reg_n_0_[905]\,
      O => sum_sign_i_329_n_0
    );
sum_sign_i_331: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[902]\,
      I1 => \mantissa_a_aux_reg_n_0_[902]\,
      I2 => \mantissa_a_aux_reg_n_0_[903]\,
      I3 => \mantissa_b_aux_reg_n_0_[903]\,
      O => sum_sign_i_331_n_0
    );
sum_sign_i_332: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[900]\,
      I1 => \mantissa_a_aux_reg_n_0_[900]\,
      I2 => \mantissa_a_aux_reg_n_0_[901]\,
      I3 => \mantissa_b_aux_reg_n_0_[901]\,
      O => sum_sign_i_332_n_0
    );
sum_sign_i_333: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[898]\,
      I1 => \mantissa_a_aux_reg_n_0_[898]\,
      I2 => \mantissa_a_aux_reg_n_0_[899]\,
      I3 => \mantissa_b_aux_reg_n_0_[899]\,
      O => sum_sign_i_333_n_0
    );
sum_sign_i_334: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[896]\,
      I1 => \mantissa_a_aux_reg_n_0_[896]\,
      I2 => \mantissa_a_aux_reg_n_0_[897]\,
      I3 => \mantissa_b_aux_reg_n_0_[897]\,
      O => sum_sign_i_334_n_0
    );
sum_sign_i_335: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[902]\,
      I1 => \mantissa_a_aux_reg_n_0_[902]\,
      I2 => \mantissa_b_aux_reg_n_0_[903]\,
      I3 => \mantissa_a_aux_reg_n_0_[903]\,
      O => sum_sign_i_335_n_0
    );
sum_sign_i_336: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[900]\,
      I1 => \mantissa_a_aux_reg_n_0_[900]\,
      I2 => \mantissa_b_aux_reg_n_0_[901]\,
      I3 => \mantissa_a_aux_reg_n_0_[901]\,
      O => sum_sign_i_336_n_0
    );
sum_sign_i_337: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[898]\,
      I1 => \mantissa_a_aux_reg_n_0_[898]\,
      I2 => \mantissa_b_aux_reg_n_0_[899]\,
      I3 => \mantissa_a_aux_reg_n_0_[899]\,
      O => sum_sign_i_337_n_0
    );
sum_sign_i_338: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[896]\,
      I1 => \mantissa_a_aux_reg_n_0_[896]\,
      I2 => \mantissa_b_aux_reg_n_0_[897]\,
      I3 => \mantissa_a_aux_reg_n_0_[897]\,
      O => sum_sign_i_338_n_0
    );
sum_sign_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1038]\,
      I1 => \mantissa_b_aux_reg_n_0_[1038]\,
      I2 => \mantissa_b_aux_reg_n_0_[1039]\,
      I3 => \mantissa_a_aux_reg_n_0_[1039]\,
      O => sum_sign_i_34_n_0
    );
sum_sign_i_340: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[902]\,
      I1 => \mantissa_b_aux_reg_n_0_[902]\,
      I2 => \mantissa_b_aux_reg_n_0_[903]\,
      I3 => \mantissa_a_aux_reg_n_0_[903]\,
      O => sum_sign_i_340_n_0
    );
sum_sign_i_341: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[900]\,
      I1 => \mantissa_b_aux_reg_n_0_[900]\,
      I2 => \mantissa_b_aux_reg_n_0_[901]\,
      I3 => \mantissa_a_aux_reg_n_0_[901]\,
      O => sum_sign_i_341_n_0
    );
sum_sign_i_342: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[898]\,
      I1 => \mantissa_b_aux_reg_n_0_[898]\,
      I2 => \mantissa_b_aux_reg_n_0_[899]\,
      I3 => \mantissa_a_aux_reg_n_0_[899]\,
      O => sum_sign_i_342_n_0
    );
sum_sign_i_343: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[896]\,
      I1 => \mantissa_b_aux_reg_n_0_[896]\,
      I2 => \mantissa_b_aux_reg_n_0_[897]\,
      I3 => \mantissa_a_aux_reg_n_0_[897]\,
      O => sum_sign_i_343_n_0
    );
sum_sign_i_344: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[902]\,
      I1 => \mantissa_b_aux_reg_n_0_[902]\,
      I2 => \mantissa_a_aux_reg_n_0_[903]\,
      I3 => \mantissa_b_aux_reg_n_0_[903]\,
      O => sum_sign_i_344_n_0
    );
sum_sign_i_345: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[900]\,
      I1 => \mantissa_b_aux_reg_n_0_[900]\,
      I2 => \mantissa_a_aux_reg_n_0_[901]\,
      I3 => \mantissa_b_aux_reg_n_0_[901]\,
      O => sum_sign_i_345_n_0
    );
sum_sign_i_346: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[898]\,
      I1 => \mantissa_b_aux_reg_n_0_[898]\,
      I2 => \mantissa_a_aux_reg_n_0_[899]\,
      I3 => \mantissa_b_aux_reg_n_0_[899]\,
      O => sum_sign_i_346_n_0
    );
sum_sign_i_347: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[896]\,
      I1 => \mantissa_b_aux_reg_n_0_[896]\,
      I2 => \mantissa_a_aux_reg_n_0_[897]\,
      I3 => \mantissa_b_aux_reg_n_0_[897]\,
      O => sum_sign_i_347_n_0
    );
sum_sign_i_349: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[894]\,
      I1 => \mantissa_a_aux_reg_n_0_[894]\,
      I2 => \mantissa_a_aux_reg_n_0_[895]\,
      I3 => \mantissa_b_aux_reg_n_0_[895]\,
      O => sum_sign_i_349_n_0
    );
sum_sign_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1036]\,
      I1 => \mantissa_b_aux_reg_n_0_[1036]\,
      I2 => \mantissa_b_aux_reg_n_0_[1037]\,
      I3 => \mantissa_a_aux_reg_n_0_[1037]\,
      O => sum_sign_i_35_n_0
    );
sum_sign_i_350: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[892]\,
      I1 => \mantissa_a_aux_reg_n_0_[892]\,
      I2 => \mantissa_a_aux_reg_n_0_[893]\,
      I3 => \mantissa_b_aux_reg_n_0_[893]\,
      O => sum_sign_i_350_n_0
    );
sum_sign_i_351: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[890]\,
      I1 => \mantissa_a_aux_reg_n_0_[890]\,
      I2 => \mantissa_a_aux_reg_n_0_[891]\,
      I3 => \mantissa_b_aux_reg_n_0_[891]\,
      O => sum_sign_i_351_n_0
    );
sum_sign_i_352: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[888]\,
      I1 => \mantissa_a_aux_reg_n_0_[888]\,
      I2 => \mantissa_a_aux_reg_n_0_[889]\,
      I3 => \mantissa_b_aux_reg_n_0_[889]\,
      O => sum_sign_i_352_n_0
    );
sum_sign_i_353: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[894]\,
      I1 => \mantissa_a_aux_reg_n_0_[894]\,
      I2 => \mantissa_b_aux_reg_n_0_[895]\,
      I3 => \mantissa_a_aux_reg_n_0_[895]\,
      O => sum_sign_i_353_n_0
    );
sum_sign_i_354: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[892]\,
      I1 => \mantissa_a_aux_reg_n_0_[892]\,
      I2 => \mantissa_b_aux_reg_n_0_[893]\,
      I3 => \mantissa_a_aux_reg_n_0_[893]\,
      O => sum_sign_i_354_n_0
    );
sum_sign_i_355: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[890]\,
      I1 => \mantissa_a_aux_reg_n_0_[890]\,
      I2 => \mantissa_b_aux_reg_n_0_[891]\,
      I3 => \mantissa_a_aux_reg_n_0_[891]\,
      O => sum_sign_i_355_n_0
    );
sum_sign_i_356: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[888]\,
      I1 => \mantissa_a_aux_reg_n_0_[888]\,
      I2 => \mantissa_b_aux_reg_n_0_[889]\,
      I3 => \mantissa_a_aux_reg_n_0_[889]\,
      O => sum_sign_i_356_n_0
    );
sum_sign_i_358: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[894]\,
      I1 => \mantissa_b_aux_reg_n_0_[894]\,
      I2 => \mantissa_b_aux_reg_n_0_[895]\,
      I3 => \mantissa_a_aux_reg_n_0_[895]\,
      O => sum_sign_i_358_n_0
    );
sum_sign_i_359: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[892]\,
      I1 => \mantissa_b_aux_reg_n_0_[892]\,
      I2 => \mantissa_b_aux_reg_n_0_[893]\,
      I3 => \mantissa_a_aux_reg_n_0_[893]\,
      O => sum_sign_i_359_n_0
    );
sum_sign_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1034]\,
      I1 => \mantissa_b_aux_reg_n_0_[1034]\,
      I2 => \mantissa_b_aux_reg_n_0_[1035]\,
      I3 => \mantissa_a_aux_reg_n_0_[1035]\,
      O => sum_sign_i_36_n_0
    );
sum_sign_i_360: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[890]\,
      I1 => \mantissa_b_aux_reg_n_0_[890]\,
      I2 => \mantissa_b_aux_reg_n_0_[891]\,
      I3 => \mantissa_a_aux_reg_n_0_[891]\,
      O => sum_sign_i_360_n_0
    );
sum_sign_i_361: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[888]\,
      I1 => \mantissa_b_aux_reg_n_0_[888]\,
      I2 => \mantissa_b_aux_reg_n_0_[889]\,
      I3 => \mantissa_a_aux_reg_n_0_[889]\,
      O => sum_sign_i_361_n_0
    );
sum_sign_i_362: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[894]\,
      I1 => \mantissa_b_aux_reg_n_0_[894]\,
      I2 => \mantissa_a_aux_reg_n_0_[895]\,
      I3 => \mantissa_b_aux_reg_n_0_[895]\,
      O => sum_sign_i_362_n_0
    );
sum_sign_i_363: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[892]\,
      I1 => \mantissa_b_aux_reg_n_0_[892]\,
      I2 => \mantissa_a_aux_reg_n_0_[893]\,
      I3 => \mantissa_b_aux_reg_n_0_[893]\,
      O => sum_sign_i_363_n_0
    );
sum_sign_i_364: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[890]\,
      I1 => \mantissa_b_aux_reg_n_0_[890]\,
      I2 => \mantissa_a_aux_reg_n_0_[891]\,
      I3 => \mantissa_b_aux_reg_n_0_[891]\,
      O => sum_sign_i_364_n_0
    );
sum_sign_i_365: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[888]\,
      I1 => \mantissa_b_aux_reg_n_0_[888]\,
      I2 => \mantissa_a_aux_reg_n_0_[889]\,
      I3 => \mantissa_b_aux_reg_n_0_[889]\,
      O => sum_sign_i_365_n_0
    );
sum_sign_i_367: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[886]\,
      I1 => \mantissa_a_aux_reg_n_0_[886]\,
      I2 => \mantissa_a_aux_reg_n_0_[887]\,
      I3 => \mantissa_b_aux_reg_n_0_[887]\,
      O => sum_sign_i_367_n_0
    );
sum_sign_i_368: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[884]\,
      I1 => \mantissa_a_aux_reg_n_0_[884]\,
      I2 => \mantissa_a_aux_reg_n_0_[885]\,
      I3 => \mantissa_b_aux_reg_n_0_[885]\,
      O => sum_sign_i_368_n_0
    );
sum_sign_i_369: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[882]\,
      I1 => \mantissa_a_aux_reg_n_0_[882]\,
      I2 => \mantissa_a_aux_reg_n_0_[883]\,
      I3 => \mantissa_b_aux_reg_n_0_[883]\,
      O => sum_sign_i_369_n_0
    );
sum_sign_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1032]\,
      I1 => \mantissa_b_aux_reg_n_0_[1032]\,
      I2 => \mantissa_b_aux_reg_n_0_[1033]\,
      I3 => \mantissa_a_aux_reg_n_0_[1033]\,
      O => sum_sign_i_37_n_0
    );
sum_sign_i_370: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[880]\,
      I1 => \mantissa_a_aux_reg_n_0_[880]\,
      I2 => \mantissa_a_aux_reg_n_0_[881]\,
      I3 => \mantissa_b_aux_reg_n_0_[881]\,
      O => sum_sign_i_370_n_0
    );
sum_sign_i_371: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[886]\,
      I1 => \mantissa_a_aux_reg_n_0_[886]\,
      I2 => \mantissa_b_aux_reg_n_0_[887]\,
      I3 => \mantissa_a_aux_reg_n_0_[887]\,
      O => sum_sign_i_371_n_0
    );
sum_sign_i_372: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[884]\,
      I1 => \mantissa_a_aux_reg_n_0_[884]\,
      I2 => \mantissa_b_aux_reg_n_0_[885]\,
      I3 => \mantissa_a_aux_reg_n_0_[885]\,
      O => sum_sign_i_372_n_0
    );
sum_sign_i_373: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[882]\,
      I1 => \mantissa_a_aux_reg_n_0_[882]\,
      I2 => \mantissa_b_aux_reg_n_0_[883]\,
      I3 => \mantissa_a_aux_reg_n_0_[883]\,
      O => sum_sign_i_373_n_0
    );
sum_sign_i_374: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[880]\,
      I1 => \mantissa_a_aux_reg_n_0_[880]\,
      I2 => \mantissa_b_aux_reg_n_0_[881]\,
      I3 => \mantissa_a_aux_reg_n_0_[881]\,
      O => sum_sign_i_374_n_0
    );
sum_sign_i_376: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[886]\,
      I1 => \mantissa_b_aux_reg_n_0_[886]\,
      I2 => \mantissa_b_aux_reg_n_0_[887]\,
      I3 => \mantissa_a_aux_reg_n_0_[887]\,
      O => sum_sign_i_376_n_0
    );
sum_sign_i_377: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[884]\,
      I1 => \mantissa_b_aux_reg_n_0_[884]\,
      I2 => \mantissa_b_aux_reg_n_0_[885]\,
      I3 => \mantissa_a_aux_reg_n_0_[885]\,
      O => sum_sign_i_377_n_0
    );
sum_sign_i_378: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[882]\,
      I1 => \mantissa_b_aux_reg_n_0_[882]\,
      I2 => \mantissa_b_aux_reg_n_0_[883]\,
      I3 => \mantissa_a_aux_reg_n_0_[883]\,
      O => sum_sign_i_378_n_0
    );
sum_sign_i_379: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[880]\,
      I1 => \mantissa_b_aux_reg_n_0_[880]\,
      I2 => \mantissa_b_aux_reg_n_0_[881]\,
      I3 => \mantissa_a_aux_reg_n_0_[881]\,
      O => sum_sign_i_379_n_0
    );
sum_sign_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1038]\,
      I1 => \mantissa_b_aux_reg_n_0_[1038]\,
      I2 => \mantissa_a_aux_reg_n_0_[1039]\,
      I3 => \mantissa_b_aux_reg_n_0_[1039]\,
      O => sum_sign_i_38_n_0
    );
sum_sign_i_380: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[886]\,
      I1 => \mantissa_b_aux_reg_n_0_[886]\,
      I2 => \mantissa_a_aux_reg_n_0_[887]\,
      I3 => \mantissa_b_aux_reg_n_0_[887]\,
      O => sum_sign_i_380_n_0
    );
sum_sign_i_381: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[884]\,
      I1 => \mantissa_b_aux_reg_n_0_[884]\,
      I2 => \mantissa_a_aux_reg_n_0_[885]\,
      I3 => \mantissa_b_aux_reg_n_0_[885]\,
      O => sum_sign_i_381_n_0
    );
sum_sign_i_382: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[882]\,
      I1 => \mantissa_b_aux_reg_n_0_[882]\,
      I2 => \mantissa_a_aux_reg_n_0_[883]\,
      I3 => \mantissa_b_aux_reg_n_0_[883]\,
      O => sum_sign_i_382_n_0
    );
sum_sign_i_383: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[880]\,
      I1 => \mantissa_b_aux_reg_n_0_[880]\,
      I2 => \mantissa_a_aux_reg_n_0_[881]\,
      I3 => \mantissa_b_aux_reg_n_0_[881]\,
      O => sum_sign_i_383_n_0
    );
sum_sign_i_385: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[878]\,
      I1 => \mantissa_a_aux_reg_n_0_[878]\,
      I2 => \mantissa_a_aux_reg_n_0_[879]\,
      I3 => \mantissa_b_aux_reg_n_0_[879]\,
      O => sum_sign_i_385_n_0
    );
sum_sign_i_386: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[876]\,
      I1 => \mantissa_a_aux_reg_n_0_[876]\,
      I2 => \mantissa_a_aux_reg_n_0_[877]\,
      I3 => \mantissa_b_aux_reg_n_0_[877]\,
      O => sum_sign_i_386_n_0
    );
sum_sign_i_387: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[874]\,
      I1 => \mantissa_a_aux_reg_n_0_[874]\,
      I2 => \mantissa_a_aux_reg_n_0_[875]\,
      I3 => \mantissa_b_aux_reg_n_0_[875]\,
      O => sum_sign_i_387_n_0
    );
sum_sign_i_388: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[872]\,
      I1 => \mantissa_a_aux_reg_n_0_[872]\,
      I2 => \mantissa_a_aux_reg_n_0_[873]\,
      I3 => \mantissa_b_aux_reg_n_0_[873]\,
      O => sum_sign_i_388_n_0
    );
sum_sign_i_389: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[878]\,
      I1 => \mantissa_a_aux_reg_n_0_[878]\,
      I2 => \mantissa_b_aux_reg_n_0_[879]\,
      I3 => \mantissa_a_aux_reg_n_0_[879]\,
      O => sum_sign_i_389_n_0
    );
sum_sign_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1036]\,
      I1 => \mantissa_b_aux_reg_n_0_[1036]\,
      I2 => \mantissa_a_aux_reg_n_0_[1037]\,
      I3 => \mantissa_b_aux_reg_n_0_[1037]\,
      O => sum_sign_i_39_n_0
    );
sum_sign_i_390: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[876]\,
      I1 => \mantissa_a_aux_reg_n_0_[876]\,
      I2 => \mantissa_b_aux_reg_n_0_[877]\,
      I3 => \mantissa_a_aux_reg_n_0_[877]\,
      O => sum_sign_i_390_n_0
    );
sum_sign_i_391: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[874]\,
      I1 => \mantissa_a_aux_reg_n_0_[874]\,
      I2 => \mantissa_b_aux_reg_n_0_[875]\,
      I3 => \mantissa_a_aux_reg_n_0_[875]\,
      O => sum_sign_i_391_n_0
    );
sum_sign_i_392: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[872]\,
      I1 => \mantissa_a_aux_reg_n_0_[872]\,
      I2 => \mantissa_b_aux_reg_n_0_[873]\,
      I3 => \mantissa_a_aux_reg_n_0_[873]\,
      O => sum_sign_i_392_n_0
    );
sum_sign_i_394: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[878]\,
      I1 => \mantissa_b_aux_reg_n_0_[878]\,
      I2 => \mantissa_b_aux_reg_n_0_[879]\,
      I3 => \mantissa_a_aux_reg_n_0_[879]\,
      O => sum_sign_i_394_n_0
    );
sum_sign_i_395: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[876]\,
      I1 => \mantissa_b_aux_reg_n_0_[876]\,
      I2 => \mantissa_b_aux_reg_n_0_[877]\,
      I3 => \mantissa_a_aux_reg_n_0_[877]\,
      O => sum_sign_i_395_n_0
    );
sum_sign_i_396: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[874]\,
      I1 => \mantissa_b_aux_reg_n_0_[874]\,
      I2 => \mantissa_b_aux_reg_n_0_[875]\,
      I3 => \mantissa_a_aux_reg_n_0_[875]\,
      O => sum_sign_i_396_n_0
    );
sum_sign_i_397: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[872]\,
      I1 => \mantissa_b_aux_reg_n_0_[872]\,
      I2 => \mantissa_b_aux_reg_n_0_[873]\,
      I3 => \mantissa_a_aux_reg_n_0_[873]\,
      O => sum_sign_i_397_n_0
    );
sum_sign_i_398: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[878]\,
      I1 => \mantissa_b_aux_reg_n_0_[878]\,
      I2 => \mantissa_a_aux_reg_n_0_[879]\,
      I3 => \mantissa_b_aux_reg_n_0_[879]\,
      O => sum_sign_i_398_n_0
    );
sum_sign_i_399: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[876]\,
      I1 => \mantissa_b_aux_reg_n_0_[876]\,
      I2 => \mantissa_a_aux_reg_n_0_[877]\,
      I3 => \mantissa_b_aux_reg_n_0_[877]\,
      O => sum_sign_i_399_n_0
    );
sum_sign_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1034]\,
      I1 => \mantissa_b_aux_reg_n_0_[1034]\,
      I2 => \mantissa_a_aux_reg_n_0_[1035]\,
      I3 => \mantissa_b_aux_reg_n_0_[1035]\,
      O => sum_sign_i_40_n_0
    );
sum_sign_i_400: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[874]\,
      I1 => \mantissa_b_aux_reg_n_0_[874]\,
      I2 => \mantissa_a_aux_reg_n_0_[875]\,
      I3 => \mantissa_b_aux_reg_n_0_[875]\,
      O => sum_sign_i_400_n_0
    );
sum_sign_i_401: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[872]\,
      I1 => \mantissa_b_aux_reg_n_0_[872]\,
      I2 => \mantissa_a_aux_reg_n_0_[873]\,
      I3 => \mantissa_b_aux_reg_n_0_[873]\,
      O => sum_sign_i_401_n_0
    );
sum_sign_i_403: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[870]\,
      I1 => \mantissa_a_aux_reg_n_0_[870]\,
      I2 => \mantissa_a_aux_reg_n_0_[871]\,
      I3 => \mantissa_b_aux_reg_n_0_[871]\,
      O => sum_sign_i_403_n_0
    );
sum_sign_i_404: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[868]\,
      I1 => \mantissa_a_aux_reg_n_0_[868]\,
      I2 => \mantissa_a_aux_reg_n_0_[869]\,
      I3 => \mantissa_b_aux_reg_n_0_[869]\,
      O => sum_sign_i_404_n_0
    );
sum_sign_i_405: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[866]\,
      I1 => \mantissa_a_aux_reg_n_0_[866]\,
      I2 => \mantissa_a_aux_reg_n_0_[867]\,
      I3 => \mantissa_b_aux_reg_n_0_[867]\,
      O => sum_sign_i_405_n_0
    );
sum_sign_i_406: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[864]\,
      I1 => \mantissa_a_aux_reg_n_0_[864]\,
      I2 => \mantissa_a_aux_reg_n_0_[865]\,
      I3 => \mantissa_b_aux_reg_n_0_[865]\,
      O => sum_sign_i_406_n_0
    );
sum_sign_i_407: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[870]\,
      I1 => \mantissa_a_aux_reg_n_0_[870]\,
      I2 => \mantissa_b_aux_reg_n_0_[871]\,
      I3 => \mantissa_a_aux_reg_n_0_[871]\,
      O => sum_sign_i_407_n_0
    );
sum_sign_i_408: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[868]\,
      I1 => \mantissa_a_aux_reg_n_0_[868]\,
      I2 => \mantissa_b_aux_reg_n_0_[869]\,
      I3 => \mantissa_a_aux_reg_n_0_[869]\,
      O => sum_sign_i_408_n_0
    );
sum_sign_i_409: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[866]\,
      I1 => \mantissa_a_aux_reg_n_0_[866]\,
      I2 => \mantissa_b_aux_reg_n_0_[867]\,
      I3 => \mantissa_a_aux_reg_n_0_[867]\,
      O => sum_sign_i_409_n_0
    );
sum_sign_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1032]\,
      I1 => \mantissa_b_aux_reg_n_0_[1032]\,
      I2 => \mantissa_a_aux_reg_n_0_[1033]\,
      I3 => \mantissa_b_aux_reg_n_0_[1033]\,
      O => sum_sign_i_41_n_0
    );
sum_sign_i_410: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[864]\,
      I1 => \mantissa_a_aux_reg_n_0_[864]\,
      I2 => \mantissa_b_aux_reg_n_0_[865]\,
      I3 => \mantissa_a_aux_reg_n_0_[865]\,
      O => sum_sign_i_410_n_0
    );
sum_sign_i_412: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[870]\,
      I1 => \mantissa_b_aux_reg_n_0_[870]\,
      I2 => \mantissa_b_aux_reg_n_0_[871]\,
      I3 => \mantissa_a_aux_reg_n_0_[871]\,
      O => sum_sign_i_412_n_0
    );
sum_sign_i_413: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[868]\,
      I1 => \mantissa_b_aux_reg_n_0_[868]\,
      I2 => \mantissa_b_aux_reg_n_0_[869]\,
      I3 => \mantissa_a_aux_reg_n_0_[869]\,
      O => sum_sign_i_413_n_0
    );
sum_sign_i_414: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[866]\,
      I1 => \mantissa_b_aux_reg_n_0_[866]\,
      I2 => \mantissa_b_aux_reg_n_0_[867]\,
      I3 => \mantissa_a_aux_reg_n_0_[867]\,
      O => sum_sign_i_414_n_0
    );
sum_sign_i_415: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[864]\,
      I1 => \mantissa_b_aux_reg_n_0_[864]\,
      I2 => \mantissa_b_aux_reg_n_0_[865]\,
      I3 => \mantissa_a_aux_reg_n_0_[865]\,
      O => sum_sign_i_415_n_0
    );
sum_sign_i_416: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[870]\,
      I1 => \mantissa_b_aux_reg_n_0_[870]\,
      I2 => \mantissa_a_aux_reg_n_0_[871]\,
      I3 => \mantissa_b_aux_reg_n_0_[871]\,
      O => sum_sign_i_416_n_0
    );
sum_sign_i_417: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[868]\,
      I1 => \mantissa_b_aux_reg_n_0_[868]\,
      I2 => \mantissa_a_aux_reg_n_0_[869]\,
      I3 => \mantissa_b_aux_reg_n_0_[869]\,
      O => sum_sign_i_417_n_0
    );
sum_sign_i_418: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[866]\,
      I1 => \mantissa_b_aux_reg_n_0_[866]\,
      I2 => \mantissa_a_aux_reg_n_0_[867]\,
      I3 => \mantissa_b_aux_reg_n_0_[867]\,
      O => sum_sign_i_418_n_0
    );
sum_sign_i_419: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[864]\,
      I1 => \mantissa_b_aux_reg_n_0_[864]\,
      I2 => \mantissa_a_aux_reg_n_0_[865]\,
      I3 => \mantissa_b_aux_reg_n_0_[865]\,
      O => sum_sign_i_419_n_0
    );
sum_sign_i_421: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[862]\,
      I1 => \mantissa_a_aux_reg_n_0_[862]\,
      I2 => \mantissa_a_aux_reg_n_0_[863]\,
      I3 => \mantissa_b_aux_reg_n_0_[863]\,
      O => sum_sign_i_421_n_0
    );
sum_sign_i_422: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[860]\,
      I1 => \mantissa_a_aux_reg_n_0_[860]\,
      I2 => \mantissa_a_aux_reg_n_0_[861]\,
      I3 => \mantissa_b_aux_reg_n_0_[861]\,
      O => sum_sign_i_422_n_0
    );
sum_sign_i_423: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[858]\,
      I1 => \mantissa_a_aux_reg_n_0_[858]\,
      I2 => \mantissa_a_aux_reg_n_0_[859]\,
      I3 => \mantissa_b_aux_reg_n_0_[859]\,
      O => sum_sign_i_423_n_0
    );
sum_sign_i_424: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[856]\,
      I1 => \mantissa_a_aux_reg_n_0_[856]\,
      I2 => \mantissa_a_aux_reg_n_0_[857]\,
      I3 => \mantissa_b_aux_reg_n_0_[857]\,
      O => sum_sign_i_424_n_0
    );
sum_sign_i_425: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[862]\,
      I1 => \mantissa_a_aux_reg_n_0_[862]\,
      I2 => \mantissa_b_aux_reg_n_0_[863]\,
      I3 => \mantissa_a_aux_reg_n_0_[863]\,
      O => sum_sign_i_425_n_0
    );
sum_sign_i_426: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[860]\,
      I1 => \mantissa_a_aux_reg_n_0_[860]\,
      I2 => \mantissa_b_aux_reg_n_0_[861]\,
      I3 => \mantissa_a_aux_reg_n_0_[861]\,
      O => sum_sign_i_426_n_0
    );
sum_sign_i_427: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[858]\,
      I1 => \mantissa_a_aux_reg_n_0_[858]\,
      I2 => \mantissa_b_aux_reg_n_0_[859]\,
      I3 => \mantissa_a_aux_reg_n_0_[859]\,
      O => sum_sign_i_427_n_0
    );
sum_sign_i_428: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[856]\,
      I1 => \mantissa_a_aux_reg_n_0_[856]\,
      I2 => \mantissa_b_aux_reg_n_0_[857]\,
      I3 => \mantissa_a_aux_reg_n_0_[857]\,
      O => sum_sign_i_428_n_0
    );
sum_sign_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1030]\,
      I1 => \mantissa_a_aux_reg_n_0_[1030]\,
      I2 => \mantissa_a_aux_reg_n_0_[1031]\,
      I3 => \mantissa_b_aux_reg_n_0_[1031]\,
      O => sum_sign_i_43_n_0
    );
sum_sign_i_430: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[862]\,
      I1 => \mantissa_b_aux_reg_n_0_[862]\,
      I2 => \mantissa_b_aux_reg_n_0_[863]\,
      I3 => \mantissa_a_aux_reg_n_0_[863]\,
      O => sum_sign_i_430_n_0
    );
sum_sign_i_431: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[860]\,
      I1 => \mantissa_b_aux_reg_n_0_[860]\,
      I2 => \mantissa_b_aux_reg_n_0_[861]\,
      I3 => \mantissa_a_aux_reg_n_0_[861]\,
      O => sum_sign_i_431_n_0
    );
sum_sign_i_432: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[858]\,
      I1 => \mantissa_b_aux_reg_n_0_[858]\,
      I2 => \mantissa_b_aux_reg_n_0_[859]\,
      I3 => \mantissa_a_aux_reg_n_0_[859]\,
      O => sum_sign_i_432_n_0
    );
sum_sign_i_433: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[856]\,
      I1 => \mantissa_b_aux_reg_n_0_[856]\,
      I2 => \mantissa_b_aux_reg_n_0_[857]\,
      I3 => \mantissa_a_aux_reg_n_0_[857]\,
      O => sum_sign_i_433_n_0
    );
sum_sign_i_434: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[862]\,
      I1 => \mantissa_b_aux_reg_n_0_[862]\,
      I2 => \mantissa_a_aux_reg_n_0_[863]\,
      I3 => \mantissa_b_aux_reg_n_0_[863]\,
      O => sum_sign_i_434_n_0
    );
sum_sign_i_435: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[860]\,
      I1 => \mantissa_b_aux_reg_n_0_[860]\,
      I2 => \mantissa_a_aux_reg_n_0_[861]\,
      I3 => \mantissa_b_aux_reg_n_0_[861]\,
      O => sum_sign_i_435_n_0
    );
sum_sign_i_436: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[858]\,
      I1 => \mantissa_b_aux_reg_n_0_[858]\,
      I2 => \mantissa_a_aux_reg_n_0_[859]\,
      I3 => \mantissa_b_aux_reg_n_0_[859]\,
      O => sum_sign_i_436_n_0
    );
sum_sign_i_437: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[856]\,
      I1 => \mantissa_b_aux_reg_n_0_[856]\,
      I2 => \mantissa_a_aux_reg_n_0_[857]\,
      I3 => \mantissa_b_aux_reg_n_0_[857]\,
      O => sum_sign_i_437_n_0
    );
sum_sign_i_439: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[854]\,
      I1 => \mantissa_a_aux_reg_n_0_[854]\,
      I2 => \mantissa_a_aux_reg_n_0_[855]\,
      I3 => \mantissa_b_aux_reg_n_0_[855]\,
      O => sum_sign_i_439_n_0
    );
sum_sign_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1028]\,
      I1 => \mantissa_a_aux_reg_n_0_[1028]\,
      I2 => \mantissa_a_aux_reg_n_0_[1029]\,
      I3 => \mantissa_b_aux_reg_n_0_[1029]\,
      O => sum_sign_i_44_n_0
    );
sum_sign_i_440: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[852]\,
      I1 => \mantissa_a_aux_reg_n_0_[852]\,
      I2 => \mantissa_a_aux_reg_n_0_[853]\,
      I3 => \mantissa_b_aux_reg_n_0_[853]\,
      O => sum_sign_i_440_n_0
    );
sum_sign_i_441: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[850]\,
      I1 => \mantissa_a_aux_reg_n_0_[850]\,
      I2 => \mantissa_a_aux_reg_n_0_[851]\,
      I3 => \mantissa_b_aux_reg_n_0_[851]\,
      O => sum_sign_i_441_n_0
    );
sum_sign_i_442: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[848]\,
      I1 => \mantissa_a_aux_reg_n_0_[848]\,
      I2 => \mantissa_a_aux_reg_n_0_[849]\,
      I3 => \mantissa_b_aux_reg_n_0_[849]\,
      O => sum_sign_i_442_n_0
    );
sum_sign_i_443: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[854]\,
      I1 => \mantissa_a_aux_reg_n_0_[854]\,
      I2 => \mantissa_b_aux_reg_n_0_[855]\,
      I3 => \mantissa_a_aux_reg_n_0_[855]\,
      O => sum_sign_i_443_n_0
    );
sum_sign_i_444: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[852]\,
      I1 => \mantissa_a_aux_reg_n_0_[852]\,
      I2 => \mantissa_b_aux_reg_n_0_[853]\,
      I3 => \mantissa_a_aux_reg_n_0_[853]\,
      O => sum_sign_i_444_n_0
    );
sum_sign_i_445: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[850]\,
      I1 => \mantissa_a_aux_reg_n_0_[850]\,
      I2 => \mantissa_b_aux_reg_n_0_[851]\,
      I3 => \mantissa_a_aux_reg_n_0_[851]\,
      O => sum_sign_i_445_n_0
    );
sum_sign_i_446: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[848]\,
      I1 => \mantissa_a_aux_reg_n_0_[848]\,
      I2 => \mantissa_b_aux_reg_n_0_[849]\,
      I3 => \mantissa_a_aux_reg_n_0_[849]\,
      O => sum_sign_i_446_n_0
    );
sum_sign_i_448: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[854]\,
      I1 => \mantissa_b_aux_reg_n_0_[854]\,
      I2 => \mantissa_b_aux_reg_n_0_[855]\,
      I3 => \mantissa_a_aux_reg_n_0_[855]\,
      O => sum_sign_i_448_n_0
    );
sum_sign_i_449: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[852]\,
      I1 => \mantissa_b_aux_reg_n_0_[852]\,
      I2 => \mantissa_b_aux_reg_n_0_[853]\,
      I3 => \mantissa_a_aux_reg_n_0_[853]\,
      O => sum_sign_i_449_n_0
    );
sum_sign_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1026]\,
      I1 => \mantissa_a_aux_reg_n_0_[1026]\,
      I2 => \mantissa_a_aux_reg_n_0_[1027]\,
      I3 => \mantissa_b_aux_reg_n_0_[1027]\,
      O => sum_sign_i_45_n_0
    );
sum_sign_i_450: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[850]\,
      I1 => \mantissa_b_aux_reg_n_0_[850]\,
      I2 => \mantissa_b_aux_reg_n_0_[851]\,
      I3 => \mantissa_a_aux_reg_n_0_[851]\,
      O => sum_sign_i_450_n_0
    );
sum_sign_i_451: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[848]\,
      I1 => \mantissa_b_aux_reg_n_0_[848]\,
      I2 => \mantissa_b_aux_reg_n_0_[849]\,
      I3 => \mantissa_a_aux_reg_n_0_[849]\,
      O => sum_sign_i_451_n_0
    );
sum_sign_i_452: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[854]\,
      I1 => \mantissa_b_aux_reg_n_0_[854]\,
      I2 => \mantissa_a_aux_reg_n_0_[855]\,
      I3 => \mantissa_b_aux_reg_n_0_[855]\,
      O => sum_sign_i_452_n_0
    );
sum_sign_i_453: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[852]\,
      I1 => \mantissa_b_aux_reg_n_0_[852]\,
      I2 => \mantissa_a_aux_reg_n_0_[853]\,
      I3 => \mantissa_b_aux_reg_n_0_[853]\,
      O => sum_sign_i_453_n_0
    );
sum_sign_i_454: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[850]\,
      I1 => \mantissa_b_aux_reg_n_0_[850]\,
      I2 => \mantissa_a_aux_reg_n_0_[851]\,
      I3 => \mantissa_b_aux_reg_n_0_[851]\,
      O => sum_sign_i_454_n_0
    );
sum_sign_i_455: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[848]\,
      I1 => \mantissa_b_aux_reg_n_0_[848]\,
      I2 => \mantissa_a_aux_reg_n_0_[849]\,
      I3 => \mantissa_b_aux_reg_n_0_[849]\,
      O => sum_sign_i_455_n_0
    );
sum_sign_i_457: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[846]\,
      I1 => \mantissa_a_aux_reg_n_0_[846]\,
      I2 => \mantissa_a_aux_reg_n_0_[847]\,
      I3 => \mantissa_b_aux_reg_n_0_[847]\,
      O => sum_sign_i_457_n_0
    );
sum_sign_i_458: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[844]\,
      I1 => \mantissa_a_aux_reg_n_0_[844]\,
      I2 => \mantissa_a_aux_reg_n_0_[845]\,
      I3 => \mantissa_b_aux_reg_n_0_[845]\,
      O => sum_sign_i_458_n_0
    );
sum_sign_i_459: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[842]\,
      I1 => \mantissa_a_aux_reg_n_0_[842]\,
      I2 => \mantissa_a_aux_reg_n_0_[843]\,
      I3 => \mantissa_b_aux_reg_n_0_[843]\,
      O => sum_sign_i_459_n_0
    );
sum_sign_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1024]\,
      I1 => \mantissa_a_aux_reg_n_0_[1024]\,
      I2 => \mantissa_a_aux_reg_n_0_[1025]\,
      I3 => \mantissa_b_aux_reg_n_0_[1025]\,
      O => sum_sign_i_46_n_0
    );
sum_sign_i_460: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[840]\,
      I1 => \mantissa_a_aux_reg_n_0_[840]\,
      I2 => \mantissa_a_aux_reg_n_0_[841]\,
      I3 => \mantissa_b_aux_reg_n_0_[841]\,
      O => sum_sign_i_460_n_0
    );
sum_sign_i_461: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[846]\,
      I1 => \mantissa_a_aux_reg_n_0_[846]\,
      I2 => \mantissa_b_aux_reg_n_0_[847]\,
      I3 => \mantissa_a_aux_reg_n_0_[847]\,
      O => sum_sign_i_461_n_0
    );
sum_sign_i_462: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[844]\,
      I1 => \mantissa_a_aux_reg_n_0_[844]\,
      I2 => \mantissa_b_aux_reg_n_0_[845]\,
      I3 => \mantissa_a_aux_reg_n_0_[845]\,
      O => sum_sign_i_462_n_0
    );
sum_sign_i_463: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[842]\,
      I1 => \mantissa_a_aux_reg_n_0_[842]\,
      I2 => \mantissa_b_aux_reg_n_0_[843]\,
      I3 => \mantissa_a_aux_reg_n_0_[843]\,
      O => sum_sign_i_463_n_0
    );
sum_sign_i_464: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[840]\,
      I1 => \mantissa_a_aux_reg_n_0_[840]\,
      I2 => \mantissa_b_aux_reg_n_0_[841]\,
      I3 => \mantissa_a_aux_reg_n_0_[841]\,
      O => sum_sign_i_464_n_0
    );
sum_sign_i_466: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[846]\,
      I1 => \mantissa_b_aux_reg_n_0_[846]\,
      I2 => \mantissa_b_aux_reg_n_0_[847]\,
      I3 => \mantissa_a_aux_reg_n_0_[847]\,
      O => sum_sign_i_466_n_0
    );
sum_sign_i_467: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[844]\,
      I1 => \mantissa_b_aux_reg_n_0_[844]\,
      I2 => \mantissa_b_aux_reg_n_0_[845]\,
      I3 => \mantissa_a_aux_reg_n_0_[845]\,
      O => sum_sign_i_467_n_0
    );
sum_sign_i_468: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[842]\,
      I1 => \mantissa_b_aux_reg_n_0_[842]\,
      I2 => \mantissa_b_aux_reg_n_0_[843]\,
      I3 => \mantissa_a_aux_reg_n_0_[843]\,
      O => sum_sign_i_468_n_0
    );
sum_sign_i_469: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[840]\,
      I1 => \mantissa_b_aux_reg_n_0_[840]\,
      I2 => \mantissa_b_aux_reg_n_0_[841]\,
      I3 => \mantissa_a_aux_reg_n_0_[841]\,
      O => sum_sign_i_469_n_0
    );
sum_sign_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1030]\,
      I1 => \mantissa_a_aux_reg_n_0_[1030]\,
      I2 => \mantissa_b_aux_reg_n_0_[1031]\,
      I3 => \mantissa_a_aux_reg_n_0_[1031]\,
      O => sum_sign_i_47_n_0
    );
sum_sign_i_470: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[846]\,
      I1 => \mantissa_b_aux_reg_n_0_[846]\,
      I2 => \mantissa_a_aux_reg_n_0_[847]\,
      I3 => \mantissa_b_aux_reg_n_0_[847]\,
      O => sum_sign_i_470_n_0
    );
sum_sign_i_471: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[844]\,
      I1 => \mantissa_b_aux_reg_n_0_[844]\,
      I2 => \mantissa_a_aux_reg_n_0_[845]\,
      I3 => \mantissa_b_aux_reg_n_0_[845]\,
      O => sum_sign_i_471_n_0
    );
sum_sign_i_472: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[842]\,
      I1 => \mantissa_b_aux_reg_n_0_[842]\,
      I2 => \mantissa_a_aux_reg_n_0_[843]\,
      I3 => \mantissa_b_aux_reg_n_0_[843]\,
      O => sum_sign_i_472_n_0
    );
sum_sign_i_473: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[840]\,
      I1 => \mantissa_b_aux_reg_n_0_[840]\,
      I2 => \mantissa_a_aux_reg_n_0_[841]\,
      I3 => \mantissa_b_aux_reg_n_0_[841]\,
      O => sum_sign_i_473_n_0
    );
sum_sign_i_475: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[838]\,
      I1 => \mantissa_a_aux_reg_n_0_[838]\,
      I2 => \mantissa_a_aux_reg_n_0_[839]\,
      I3 => \mantissa_b_aux_reg_n_0_[839]\,
      O => sum_sign_i_475_n_0
    );
sum_sign_i_476: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[836]\,
      I1 => \mantissa_a_aux_reg_n_0_[836]\,
      I2 => \mantissa_a_aux_reg_n_0_[837]\,
      I3 => \mantissa_b_aux_reg_n_0_[837]\,
      O => sum_sign_i_476_n_0
    );
sum_sign_i_477: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[834]\,
      I1 => \mantissa_a_aux_reg_n_0_[834]\,
      I2 => \mantissa_a_aux_reg_n_0_[835]\,
      I3 => \mantissa_b_aux_reg_n_0_[835]\,
      O => sum_sign_i_477_n_0
    );
sum_sign_i_478: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[832]\,
      I1 => \mantissa_a_aux_reg_n_0_[832]\,
      I2 => \mantissa_a_aux_reg_n_0_[833]\,
      I3 => \mantissa_b_aux_reg_n_0_[833]\,
      O => sum_sign_i_478_n_0
    );
sum_sign_i_479: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[838]\,
      I1 => \mantissa_a_aux_reg_n_0_[838]\,
      I2 => \mantissa_b_aux_reg_n_0_[839]\,
      I3 => \mantissa_a_aux_reg_n_0_[839]\,
      O => sum_sign_i_479_n_0
    );
sum_sign_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1028]\,
      I1 => \mantissa_a_aux_reg_n_0_[1028]\,
      I2 => \mantissa_b_aux_reg_n_0_[1029]\,
      I3 => \mantissa_a_aux_reg_n_0_[1029]\,
      O => sum_sign_i_48_n_0
    );
sum_sign_i_480: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[836]\,
      I1 => \mantissa_a_aux_reg_n_0_[836]\,
      I2 => \mantissa_b_aux_reg_n_0_[837]\,
      I3 => \mantissa_a_aux_reg_n_0_[837]\,
      O => sum_sign_i_480_n_0
    );
sum_sign_i_481: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[834]\,
      I1 => \mantissa_a_aux_reg_n_0_[834]\,
      I2 => \mantissa_b_aux_reg_n_0_[835]\,
      I3 => \mantissa_a_aux_reg_n_0_[835]\,
      O => sum_sign_i_481_n_0
    );
sum_sign_i_482: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[832]\,
      I1 => \mantissa_a_aux_reg_n_0_[832]\,
      I2 => \mantissa_b_aux_reg_n_0_[833]\,
      I3 => \mantissa_a_aux_reg_n_0_[833]\,
      O => sum_sign_i_482_n_0
    );
sum_sign_i_484: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[838]\,
      I1 => \mantissa_b_aux_reg_n_0_[838]\,
      I2 => \mantissa_b_aux_reg_n_0_[839]\,
      I3 => \mantissa_a_aux_reg_n_0_[839]\,
      O => sum_sign_i_484_n_0
    );
sum_sign_i_485: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[836]\,
      I1 => \mantissa_b_aux_reg_n_0_[836]\,
      I2 => \mantissa_b_aux_reg_n_0_[837]\,
      I3 => \mantissa_a_aux_reg_n_0_[837]\,
      O => sum_sign_i_485_n_0
    );
sum_sign_i_486: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[834]\,
      I1 => \mantissa_b_aux_reg_n_0_[834]\,
      I2 => \mantissa_b_aux_reg_n_0_[835]\,
      I3 => \mantissa_a_aux_reg_n_0_[835]\,
      O => sum_sign_i_486_n_0
    );
sum_sign_i_487: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[832]\,
      I1 => \mantissa_b_aux_reg_n_0_[832]\,
      I2 => \mantissa_b_aux_reg_n_0_[833]\,
      I3 => \mantissa_a_aux_reg_n_0_[833]\,
      O => sum_sign_i_487_n_0
    );
sum_sign_i_488: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[838]\,
      I1 => \mantissa_b_aux_reg_n_0_[838]\,
      I2 => \mantissa_a_aux_reg_n_0_[839]\,
      I3 => \mantissa_b_aux_reg_n_0_[839]\,
      O => sum_sign_i_488_n_0
    );
sum_sign_i_489: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[836]\,
      I1 => \mantissa_b_aux_reg_n_0_[836]\,
      I2 => \mantissa_a_aux_reg_n_0_[837]\,
      I3 => \mantissa_b_aux_reg_n_0_[837]\,
      O => sum_sign_i_489_n_0
    );
sum_sign_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1026]\,
      I1 => \mantissa_a_aux_reg_n_0_[1026]\,
      I2 => \mantissa_b_aux_reg_n_0_[1027]\,
      I3 => \mantissa_a_aux_reg_n_0_[1027]\,
      O => sum_sign_i_49_n_0
    );
sum_sign_i_490: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[834]\,
      I1 => \mantissa_b_aux_reg_n_0_[834]\,
      I2 => \mantissa_a_aux_reg_n_0_[835]\,
      I3 => \mantissa_b_aux_reg_n_0_[835]\,
      O => sum_sign_i_490_n_0
    );
sum_sign_i_491: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[832]\,
      I1 => \mantissa_b_aux_reg_n_0_[832]\,
      I2 => \mantissa_a_aux_reg_n_0_[833]\,
      I3 => \mantissa_b_aux_reg_n_0_[833]\,
      O => sum_sign_i_491_n_0
    );
sum_sign_i_493: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[830]\,
      I1 => \mantissa_a_aux_reg_n_0_[830]\,
      I2 => \mantissa_a_aux_reg_n_0_[831]\,
      I3 => \mantissa_b_aux_reg_n_0_[831]\,
      O => sum_sign_i_493_n_0
    );
sum_sign_i_494: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[828]\,
      I1 => \mantissa_a_aux_reg_n_0_[828]\,
      I2 => \mantissa_a_aux_reg_n_0_[829]\,
      I3 => \mantissa_b_aux_reg_n_0_[829]\,
      O => sum_sign_i_494_n_0
    );
sum_sign_i_495: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[826]\,
      I1 => \mantissa_a_aux_reg_n_0_[826]\,
      I2 => \mantissa_a_aux_reg_n_0_[827]\,
      I3 => \mantissa_b_aux_reg_n_0_[827]\,
      O => sum_sign_i_495_n_0
    );
sum_sign_i_496: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[824]\,
      I1 => \mantissa_a_aux_reg_n_0_[824]\,
      I2 => \mantissa_a_aux_reg_n_0_[825]\,
      I3 => \mantissa_b_aux_reg_n_0_[825]\,
      O => sum_sign_i_496_n_0
    );
sum_sign_i_497: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[830]\,
      I1 => \mantissa_a_aux_reg_n_0_[830]\,
      I2 => \mantissa_b_aux_reg_n_0_[831]\,
      I3 => \mantissa_a_aux_reg_n_0_[831]\,
      O => sum_sign_i_497_n_0
    );
sum_sign_i_498: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[828]\,
      I1 => \mantissa_a_aux_reg_n_0_[828]\,
      I2 => \mantissa_b_aux_reg_n_0_[829]\,
      I3 => \mantissa_a_aux_reg_n_0_[829]\,
      O => sum_sign_i_498_n_0
    );
sum_sign_i_499: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[826]\,
      I1 => \mantissa_a_aux_reg_n_0_[826]\,
      I2 => \mantissa_b_aux_reg_n_0_[827]\,
      I3 => \mantissa_a_aux_reg_n_0_[827]\,
      O => sum_sign_i_499_n_0
    );
sum_sign_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1024]\,
      I1 => \mantissa_a_aux_reg_n_0_[1024]\,
      I2 => \mantissa_b_aux_reg_n_0_[1025]\,
      I3 => \mantissa_a_aux_reg_n_0_[1025]\,
      O => sum_sign_i_50_n_0
    );
sum_sign_i_500: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[824]\,
      I1 => \mantissa_a_aux_reg_n_0_[824]\,
      I2 => \mantissa_b_aux_reg_n_0_[825]\,
      I3 => \mantissa_a_aux_reg_n_0_[825]\,
      O => sum_sign_i_500_n_0
    );
sum_sign_i_502: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[830]\,
      I1 => \mantissa_b_aux_reg_n_0_[830]\,
      I2 => \mantissa_b_aux_reg_n_0_[831]\,
      I3 => \mantissa_a_aux_reg_n_0_[831]\,
      O => sum_sign_i_502_n_0
    );
sum_sign_i_503: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[828]\,
      I1 => \mantissa_b_aux_reg_n_0_[828]\,
      I2 => \mantissa_b_aux_reg_n_0_[829]\,
      I3 => \mantissa_a_aux_reg_n_0_[829]\,
      O => sum_sign_i_503_n_0
    );
sum_sign_i_504: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[826]\,
      I1 => \mantissa_b_aux_reg_n_0_[826]\,
      I2 => \mantissa_b_aux_reg_n_0_[827]\,
      I3 => \mantissa_a_aux_reg_n_0_[827]\,
      O => sum_sign_i_504_n_0
    );
sum_sign_i_505: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[824]\,
      I1 => \mantissa_b_aux_reg_n_0_[824]\,
      I2 => \mantissa_b_aux_reg_n_0_[825]\,
      I3 => \mantissa_a_aux_reg_n_0_[825]\,
      O => sum_sign_i_505_n_0
    );
sum_sign_i_506: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[830]\,
      I1 => \mantissa_b_aux_reg_n_0_[830]\,
      I2 => \mantissa_a_aux_reg_n_0_[831]\,
      I3 => \mantissa_b_aux_reg_n_0_[831]\,
      O => sum_sign_i_506_n_0
    );
sum_sign_i_507: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[828]\,
      I1 => \mantissa_b_aux_reg_n_0_[828]\,
      I2 => \mantissa_a_aux_reg_n_0_[829]\,
      I3 => \mantissa_b_aux_reg_n_0_[829]\,
      O => sum_sign_i_507_n_0
    );
sum_sign_i_508: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[826]\,
      I1 => \mantissa_b_aux_reg_n_0_[826]\,
      I2 => \mantissa_a_aux_reg_n_0_[827]\,
      I3 => \mantissa_b_aux_reg_n_0_[827]\,
      O => sum_sign_i_508_n_0
    );
sum_sign_i_509: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[824]\,
      I1 => \mantissa_b_aux_reg_n_0_[824]\,
      I2 => \mantissa_a_aux_reg_n_0_[825]\,
      I3 => \mantissa_b_aux_reg_n_0_[825]\,
      O => sum_sign_i_509_n_0
    );
sum_sign_i_511: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[822]\,
      I1 => \mantissa_a_aux_reg_n_0_[822]\,
      I2 => \mantissa_a_aux_reg_n_0_[823]\,
      I3 => \mantissa_b_aux_reg_n_0_[823]\,
      O => sum_sign_i_511_n_0
    );
sum_sign_i_512: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[820]\,
      I1 => \mantissa_a_aux_reg_n_0_[820]\,
      I2 => \mantissa_a_aux_reg_n_0_[821]\,
      I3 => \mantissa_b_aux_reg_n_0_[821]\,
      O => sum_sign_i_512_n_0
    );
sum_sign_i_513: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[818]\,
      I1 => \mantissa_a_aux_reg_n_0_[818]\,
      I2 => \mantissa_a_aux_reg_n_0_[819]\,
      I3 => \mantissa_b_aux_reg_n_0_[819]\,
      O => sum_sign_i_513_n_0
    );
sum_sign_i_514: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[816]\,
      I1 => \mantissa_a_aux_reg_n_0_[816]\,
      I2 => \mantissa_a_aux_reg_n_0_[817]\,
      I3 => \mantissa_b_aux_reg_n_0_[817]\,
      O => sum_sign_i_514_n_0
    );
sum_sign_i_515: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[822]\,
      I1 => \mantissa_a_aux_reg_n_0_[822]\,
      I2 => \mantissa_b_aux_reg_n_0_[823]\,
      I3 => \mantissa_a_aux_reg_n_0_[823]\,
      O => sum_sign_i_515_n_0
    );
sum_sign_i_516: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[820]\,
      I1 => \mantissa_a_aux_reg_n_0_[820]\,
      I2 => \mantissa_b_aux_reg_n_0_[821]\,
      I3 => \mantissa_a_aux_reg_n_0_[821]\,
      O => sum_sign_i_516_n_0
    );
sum_sign_i_517: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[818]\,
      I1 => \mantissa_a_aux_reg_n_0_[818]\,
      I2 => \mantissa_b_aux_reg_n_0_[819]\,
      I3 => \mantissa_a_aux_reg_n_0_[819]\,
      O => sum_sign_i_517_n_0
    );
sum_sign_i_518: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[816]\,
      I1 => \mantissa_a_aux_reg_n_0_[816]\,
      I2 => \mantissa_b_aux_reg_n_0_[817]\,
      I3 => \mantissa_a_aux_reg_n_0_[817]\,
      O => sum_sign_i_518_n_0
    );
sum_sign_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1030]\,
      I1 => \mantissa_b_aux_reg_n_0_[1030]\,
      I2 => \mantissa_b_aux_reg_n_0_[1031]\,
      I3 => \mantissa_a_aux_reg_n_0_[1031]\,
      O => sum_sign_i_52_n_0
    );
sum_sign_i_520: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[822]\,
      I1 => \mantissa_b_aux_reg_n_0_[822]\,
      I2 => \mantissa_b_aux_reg_n_0_[823]\,
      I3 => \mantissa_a_aux_reg_n_0_[823]\,
      O => sum_sign_i_520_n_0
    );
sum_sign_i_521: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[820]\,
      I1 => \mantissa_b_aux_reg_n_0_[820]\,
      I2 => \mantissa_b_aux_reg_n_0_[821]\,
      I3 => \mantissa_a_aux_reg_n_0_[821]\,
      O => sum_sign_i_521_n_0
    );
sum_sign_i_522: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[818]\,
      I1 => \mantissa_b_aux_reg_n_0_[818]\,
      I2 => \mantissa_b_aux_reg_n_0_[819]\,
      I3 => \mantissa_a_aux_reg_n_0_[819]\,
      O => sum_sign_i_522_n_0
    );
sum_sign_i_523: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[816]\,
      I1 => \mantissa_b_aux_reg_n_0_[816]\,
      I2 => \mantissa_b_aux_reg_n_0_[817]\,
      I3 => \mantissa_a_aux_reg_n_0_[817]\,
      O => sum_sign_i_523_n_0
    );
sum_sign_i_524: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[822]\,
      I1 => \mantissa_b_aux_reg_n_0_[822]\,
      I2 => \mantissa_a_aux_reg_n_0_[823]\,
      I3 => \mantissa_b_aux_reg_n_0_[823]\,
      O => sum_sign_i_524_n_0
    );
sum_sign_i_525: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[820]\,
      I1 => \mantissa_b_aux_reg_n_0_[820]\,
      I2 => \mantissa_a_aux_reg_n_0_[821]\,
      I3 => \mantissa_b_aux_reg_n_0_[821]\,
      O => sum_sign_i_525_n_0
    );
sum_sign_i_526: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[818]\,
      I1 => \mantissa_b_aux_reg_n_0_[818]\,
      I2 => \mantissa_a_aux_reg_n_0_[819]\,
      I3 => \mantissa_b_aux_reg_n_0_[819]\,
      O => sum_sign_i_526_n_0
    );
sum_sign_i_527: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[816]\,
      I1 => \mantissa_b_aux_reg_n_0_[816]\,
      I2 => \mantissa_a_aux_reg_n_0_[817]\,
      I3 => \mantissa_b_aux_reg_n_0_[817]\,
      O => sum_sign_i_527_n_0
    );
sum_sign_i_529: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[814]\,
      I1 => \mantissa_a_aux_reg_n_0_[814]\,
      I2 => \mantissa_a_aux_reg_n_0_[815]\,
      I3 => \mantissa_b_aux_reg_n_0_[815]\,
      O => sum_sign_i_529_n_0
    );
sum_sign_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1028]\,
      I1 => \mantissa_b_aux_reg_n_0_[1028]\,
      I2 => \mantissa_b_aux_reg_n_0_[1029]\,
      I3 => \mantissa_a_aux_reg_n_0_[1029]\,
      O => sum_sign_i_53_n_0
    );
sum_sign_i_530: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[812]\,
      I1 => \mantissa_a_aux_reg_n_0_[812]\,
      I2 => \mantissa_a_aux_reg_n_0_[813]\,
      I3 => \mantissa_b_aux_reg_n_0_[813]\,
      O => sum_sign_i_530_n_0
    );
sum_sign_i_531: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[810]\,
      I1 => \mantissa_a_aux_reg_n_0_[810]\,
      I2 => \mantissa_a_aux_reg_n_0_[811]\,
      I3 => \mantissa_b_aux_reg_n_0_[811]\,
      O => sum_sign_i_531_n_0
    );
sum_sign_i_532: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[808]\,
      I1 => \mantissa_a_aux_reg_n_0_[808]\,
      I2 => \mantissa_a_aux_reg_n_0_[809]\,
      I3 => \mantissa_b_aux_reg_n_0_[809]\,
      O => sum_sign_i_532_n_0
    );
sum_sign_i_533: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[814]\,
      I1 => \mantissa_a_aux_reg_n_0_[814]\,
      I2 => \mantissa_b_aux_reg_n_0_[815]\,
      I3 => \mantissa_a_aux_reg_n_0_[815]\,
      O => sum_sign_i_533_n_0
    );
sum_sign_i_534: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[812]\,
      I1 => \mantissa_a_aux_reg_n_0_[812]\,
      I2 => \mantissa_b_aux_reg_n_0_[813]\,
      I3 => \mantissa_a_aux_reg_n_0_[813]\,
      O => sum_sign_i_534_n_0
    );
sum_sign_i_535: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[810]\,
      I1 => \mantissa_a_aux_reg_n_0_[810]\,
      I2 => \mantissa_b_aux_reg_n_0_[811]\,
      I3 => \mantissa_a_aux_reg_n_0_[811]\,
      O => sum_sign_i_535_n_0
    );
sum_sign_i_536: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[808]\,
      I1 => \mantissa_a_aux_reg_n_0_[808]\,
      I2 => \mantissa_b_aux_reg_n_0_[809]\,
      I3 => \mantissa_a_aux_reg_n_0_[809]\,
      O => sum_sign_i_536_n_0
    );
sum_sign_i_538: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[814]\,
      I1 => \mantissa_b_aux_reg_n_0_[814]\,
      I2 => \mantissa_b_aux_reg_n_0_[815]\,
      I3 => \mantissa_a_aux_reg_n_0_[815]\,
      O => sum_sign_i_538_n_0
    );
sum_sign_i_539: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[812]\,
      I1 => \mantissa_b_aux_reg_n_0_[812]\,
      I2 => \mantissa_b_aux_reg_n_0_[813]\,
      I3 => \mantissa_a_aux_reg_n_0_[813]\,
      O => sum_sign_i_539_n_0
    );
sum_sign_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1026]\,
      I1 => \mantissa_b_aux_reg_n_0_[1026]\,
      I2 => \mantissa_b_aux_reg_n_0_[1027]\,
      I3 => \mantissa_a_aux_reg_n_0_[1027]\,
      O => sum_sign_i_54_n_0
    );
sum_sign_i_540: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[810]\,
      I1 => \mantissa_b_aux_reg_n_0_[810]\,
      I2 => \mantissa_b_aux_reg_n_0_[811]\,
      I3 => \mantissa_a_aux_reg_n_0_[811]\,
      O => sum_sign_i_540_n_0
    );
sum_sign_i_541: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[808]\,
      I1 => \mantissa_b_aux_reg_n_0_[808]\,
      I2 => \mantissa_b_aux_reg_n_0_[809]\,
      I3 => \mantissa_a_aux_reg_n_0_[809]\,
      O => sum_sign_i_541_n_0
    );
sum_sign_i_542: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[814]\,
      I1 => \mantissa_b_aux_reg_n_0_[814]\,
      I2 => \mantissa_a_aux_reg_n_0_[815]\,
      I3 => \mantissa_b_aux_reg_n_0_[815]\,
      O => sum_sign_i_542_n_0
    );
sum_sign_i_543: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[812]\,
      I1 => \mantissa_b_aux_reg_n_0_[812]\,
      I2 => \mantissa_a_aux_reg_n_0_[813]\,
      I3 => \mantissa_b_aux_reg_n_0_[813]\,
      O => sum_sign_i_543_n_0
    );
sum_sign_i_544: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[810]\,
      I1 => \mantissa_b_aux_reg_n_0_[810]\,
      I2 => \mantissa_a_aux_reg_n_0_[811]\,
      I3 => \mantissa_b_aux_reg_n_0_[811]\,
      O => sum_sign_i_544_n_0
    );
sum_sign_i_545: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[808]\,
      I1 => \mantissa_b_aux_reg_n_0_[808]\,
      I2 => \mantissa_a_aux_reg_n_0_[809]\,
      I3 => \mantissa_b_aux_reg_n_0_[809]\,
      O => sum_sign_i_545_n_0
    );
sum_sign_i_547: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[806]\,
      I1 => \mantissa_a_aux_reg_n_0_[806]\,
      I2 => \mantissa_a_aux_reg_n_0_[807]\,
      I3 => \mantissa_b_aux_reg_n_0_[807]\,
      O => sum_sign_i_547_n_0
    );
sum_sign_i_548: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[804]\,
      I1 => \mantissa_a_aux_reg_n_0_[804]\,
      I2 => \mantissa_a_aux_reg_n_0_[805]\,
      I3 => \mantissa_b_aux_reg_n_0_[805]\,
      O => sum_sign_i_548_n_0
    );
sum_sign_i_549: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[802]\,
      I1 => \mantissa_a_aux_reg_n_0_[802]\,
      I2 => \mantissa_a_aux_reg_n_0_[803]\,
      I3 => \mantissa_b_aux_reg_n_0_[803]\,
      O => sum_sign_i_549_n_0
    );
sum_sign_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1024]\,
      I1 => \mantissa_b_aux_reg_n_0_[1024]\,
      I2 => \mantissa_b_aux_reg_n_0_[1025]\,
      I3 => \mantissa_a_aux_reg_n_0_[1025]\,
      O => sum_sign_i_55_n_0
    );
sum_sign_i_550: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[800]\,
      I1 => \mantissa_a_aux_reg_n_0_[800]\,
      I2 => \mantissa_a_aux_reg_n_0_[801]\,
      I3 => \mantissa_b_aux_reg_n_0_[801]\,
      O => sum_sign_i_550_n_0
    );
sum_sign_i_551: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[806]\,
      I1 => \mantissa_a_aux_reg_n_0_[806]\,
      I2 => \mantissa_b_aux_reg_n_0_[807]\,
      I3 => \mantissa_a_aux_reg_n_0_[807]\,
      O => sum_sign_i_551_n_0
    );
sum_sign_i_552: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[804]\,
      I1 => \mantissa_a_aux_reg_n_0_[804]\,
      I2 => \mantissa_b_aux_reg_n_0_[805]\,
      I3 => \mantissa_a_aux_reg_n_0_[805]\,
      O => sum_sign_i_552_n_0
    );
sum_sign_i_553: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[802]\,
      I1 => \mantissa_a_aux_reg_n_0_[802]\,
      I2 => \mantissa_b_aux_reg_n_0_[803]\,
      I3 => \mantissa_a_aux_reg_n_0_[803]\,
      O => sum_sign_i_553_n_0
    );
sum_sign_i_554: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[800]\,
      I1 => \mantissa_a_aux_reg_n_0_[800]\,
      I2 => \mantissa_b_aux_reg_n_0_[801]\,
      I3 => \mantissa_a_aux_reg_n_0_[801]\,
      O => sum_sign_i_554_n_0
    );
sum_sign_i_556: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[806]\,
      I1 => \mantissa_b_aux_reg_n_0_[806]\,
      I2 => \mantissa_b_aux_reg_n_0_[807]\,
      I3 => \mantissa_a_aux_reg_n_0_[807]\,
      O => sum_sign_i_556_n_0
    );
sum_sign_i_557: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[804]\,
      I1 => \mantissa_b_aux_reg_n_0_[804]\,
      I2 => \mantissa_b_aux_reg_n_0_[805]\,
      I3 => \mantissa_a_aux_reg_n_0_[805]\,
      O => sum_sign_i_557_n_0
    );
sum_sign_i_558: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[802]\,
      I1 => \mantissa_b_aux_reg_n_0_[802]\,
      I2 => \mantissa_b_aux_reg_n_0_[803]\,
      I3 => \mantissa_a_aux_reg_n_0_[803]\,
      O => sum_sign_i_558_n_0
    );
sum_sign_i_559: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[800]\,
      I1 => \mantissa_b_aux_reg_n_0_[800]\,
      I2 => \mantissa_b_aux_reg_n_0_[801]\,
      I3 => \mantissa_a_aux_reg_n_0_[801]\,
      O => sum_sign_i_559_n_0
    );
sum_sign_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1030]\,
      I1 => \mantissa_b_aux_reg_n_0_[1030]\,
      I2 => \mantissa_a_aux_reg_n_0_[1031]\,
      I3 => \mantissa_b_aux_reg_n_0_[1031]\,
      O => sum_sign_i_56_n_0
    );
sum_sign_i_560: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[806]\,
      I1 => \mantissa_b_aux_reg_n_0_[806]\,
      I2 => \mantissa_a_aux_reg_n_0_[807]\,
      I3 => \mantissa_b_aux_reg_n_0_[807]\,
      O => sum_sign_i_560_n_0
    );
sum_sign_i_561: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[804]\,
      I1 => \mantissa_b_aux_reg_n_0_[804]\,
      I2 => \mantissa_a_aux_reg_n_0_[805]\,
      I3 => \mantissa_b_aux_reg_n_0_[805]\,
      O => sum_sign_i_561_n_0
    );
sum_sign_i_562: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[802]\,
      I1 => \mantissa_b_aux_reg_n_0_[802]\,
      I2 => \mantissa_a_aux_reg_n_0_[803]\,
      I3 => \mantissa_b_aux_reg_n_0_[803]\,
      O => sum_sign_i_562_n_0
    );
sum_sign_i_563: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[800]\,
      I1 => \mantissa_b_aux_reg_n_0_[800]\,
      I2 => \mantissa_a_aux_reg_n_0_[801]\,
      I3 => \mantissa_b_aux_reg_n_0_[801]\,
      O => sum_sign_i_563_n_0
    );
sum_sign_i_565: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[798]\,
      I1 => \mantissa_a_aux_reg_n_0_[798]\,
      I2 => \mantissa_a_aux_reg_n_0_[799]\,
      I3 => \mantissa_b_aux_reg_n_0_[799]\,
      O => sum_sign_i_565_n_0
    );
sum_sign_i_566: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[796]\,
      I1 => \mantissa_a_aux_reg_n_0_[796]\,
      I2 => \mantissa_a_aux_reg_n_0_[797]\,
      I3 => \mantissa_b_aux_reg_n_0_[797]\,
      O => sum_sign_i_566_n_0
    );
sum_sign_i_567: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[794]\,
      I1 => \mantissa_a_aux_reg_n_0_[794]\,
      I2 => \mantissa_a_aux_reg_n_0_[795]\,
      I3 => \mantissa_b_aux_reg_n_0_[795]\,
      O => sum_sign_i_567_n_0
    );
sum_sign_i_568: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[792]\,
      I1 => \mantissa_a_aux_reg_n_0_[792]\,
      I2 => \mantissa_a_aux_reg_n_0_[793]\,
      I3 => \mantissa_b_aux_reg_n_0_[793]\,
      O => sum_sign_i_568_n_0
    );
sum_sign_i_569: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[798]\,
      I1 => \mantissa_a_aux_reg_n_0_[798]\,
      I2 => \mantissa_b_aux_reg_n_0_[799]\,
      I3 => \mantissa_a_aux_reg_n_0_[799]\,
      O => sum_sign_i_569_n_0
    );
sum_sign_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1028]\,
      I1 => \mantissa_b_aux_reg_n_0_[1028]\,
      I2 => \mantissa_a_aux_reg_n_0_[1029]\,
      I3 => \mantissa_b_aux_reg_n_0_[1029]\,
      O => sum_sign_i_57_n_0
    );
sum_sign_i_570: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[796]\,
      I1 => \mantissa_a_aux_reg_n_0_[796]\,
      I2 => \mantissa_b_aux_reg_n_0_[797]\,
      I3 => \mantissa_a_aux_reg_n_0_[797]\,
      O => sum_sign_i_570_n_0
    );
sum_sign_i_571: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[794]\,
      I1 => \mantissa_a_aux_reg_n_0_[794]\,
      I2 => \mantissa_b_aux_reg_n_0_[795]\,
      I3 => \mantissa_a_aux_reg_n_0_[795]\,
      O => sum_sign_i_571_n_0
    );
sum_sign_i_572: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[792]\,
      I1 => \mantissa_a_aux_reg_n_0_[792]\,
      I2 => \mantissa_b_aux_reg_n_0_[793]\,
      I3 => \mantissa_a_aux_reg_n_0_[793]\,
      O => sum_sign_i_572_n_0
    );
sum_sign_i_574: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[798]\,
      I1 => \mantissa_b_aux_reg_n_0_[798]\,
      I2 => \mantissa_b_aux_reg_n_0_[799]\,
      I3 => \mantissa_a_aux_reg_n_0_[799]\,
      O => sum_sign_i_574_n_0
    );
sum_sign_i_575: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[796]\,
      I1 => \mantissa_b_aux_reg_n_0_[796]\,
      I2 => \mantissa_b_aux_reg_n_0_[797]\,
      I3 => \mantissa_a_aux_reg_n_0_[797]\,
      O => sum_sign_i_575_n_0
    );
sum_sign_i_576: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[794]\,
      I1 => \mantissa_b_aux_reg_n_0_[794]\,
      I2 => \mantissa_b_aux_reg_n_0_[795]\,
      I3 => \mantissa_a_aux_reg_n_0_[795]\,
      O => sum_sign_i_576_n_0
    );
sum_sign_i_577: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[792]\,
      I1 => \mantissa_b_aux_reg_n_0_[792]\,
      I2 => \mantissa_b_aux_reg_n_0_[793]\,
      I3 => \mantissa_a_aux_reg_n_0_[793]\,
      O => sum_sign_i_577_n_0
    );
sum_sign_i_578: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[798]\,
      I1 => \mantissa_b_aux_reg_n_0_[798]\,
      I2 => \mantissa_a_aux_reg_n_0_[799]\,
      I3 => \mantissa_b_aux_reg_n_0_[799]\,
      O => sum_sign_i_578_n_0
    );
sum_sign_i_579: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[796]\,
      I1 => \mantissa_b_aux_reg_n_0_[796]\,
      I2 => \mantissa_a_aux_reg_n_0_[797]\,
      I3 => \mantissa_b_aux_reg_n_0_[797]\,
      O => sum_sign_i_579_n_0
    );
sum_sign_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1026]\,
      I1 => \mantissa_b_aux_reg_n_0_[1026]\,
      I2 => \mantissa_a_aux_reg_n_0_[1027]\,
      I3 => \mantissa_b_aux_reg_n_0_[1027]\,
      O => sum_sign_i_58_n_0
    );
sum_sign_i_580: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[794]\,
      I1 => \mantissa_b_aux_reg_n_0_[794]\,
      I2 => \mantissa_a_aux_reg_n_0_[795]\,
      I3 => \mantissa_b_aux_reg_n_0_[795]\,
      O => sum_sign_i_580_n_0
    );
sum_sign_i_581: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[792]\,
      I1 => \mantissa_b_aux_reg_n_0_[792]\,
      I2 => \mantissa_a_aux_reg_n_0_[793]\,
      I3 => \mantissa_b_aux_reg_n_0_[793]\,
      O => sum_sign_i_581_n_0
    );
sum_sign_i_583: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[790]\,
      I1 => \mantissa_a_aux_reg_n_0_[790]\,
      I2 => \mantissa_a_aux_reg_n_0_[791]\,
      I3 => \mantissa_b_aux_reg_n_0_[791]\,
      O => sum_sign_i_583_n_0
    );
sum_sign_i_584: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[788]\,
      I1 => \mantissa_a_aux_reg_n_0_[788]\,
      I2 => \mantissa_a_aux_reg_n_0_[789]\,
      I3 => \mantissa_b_aux_reg_n_0_[789]\,
      O => sum_sign_i_584_n_0
    );
sum_sign_i_585: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[786]\,
      I1 => \mantissa_a_aux_reg_n_0_[786]\,
      I2 => \mantissa_a_aux_reg_n_0_[787]\,
      I3 => \mantissa_b_aux_reg_n_0_[787]\,
      O => sum_sign_i_585_n_0
    );
sum_sign_i_586: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[784]\,
      I1 => \mantissa_a_aux_reg_n_0_[784]\,
      I2 => \mantissa_a_aux_reg_n_0_[785]\,
      I3 => \mantissa_b_aux_reg_n_0_[785]\,
      O => sum_sign_i_586_n_0
    );
sum_sign_i_587: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[790]\,
      I1 => \mantissa_a_aux_reg_n_0_[790]\,
      I2 => \mantissa_b_aux_reg_n_0_[791]\,
      I3 => \mantissa_a_aux_reg_n_0_[791]\,
      O => sum_sign_i_587_n_0
    );
sum_sign_i_588: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[788]\,
      I1 => \mantissa_a_aux_reg_n_0_[788]\,
      I2 => \mantissa_b_aux_reg_n_0_[789]\,
      I3 => \mantissa_a_aux_reg_n_0_[789]\,
      O => sum_sign_i_588_n_0
    );
sum_sign_i_589: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[786]\,
      I1 => \mantissa_a_aux_reg_n_0_[786]\,
      I2 => \mantissa_b_aux_reg_n_0_[787]\,
      I3 => \mantissa_a_aux_reg_n_0_[787]\,
      O => sum_sign_i_589_n_0
    );
sum_sign_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1024]\,
      I1 => \mantissa_b_aux_reg_n_0_[1024]\,
      I2 => \mantissa_a_aux_reg_n_0_[1025]\,
      I3 => \mantissa_b_aux_reg_n_0_[1025]\,
      O => sum_sign_i_59_n_0
    );
sum_sign_i_590: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[784]\,
      I1 => \mantissa_a_aux_reg_n_0_[784]\,
      I2 => \mantissa_b_aux_reg_n_0_[785]\,
      I3 => \mantissa_a_aux_reg_n_0_[785]\,
      O => sum_sign_i_590_n_0
    );
sum_sign_i_592: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[790]\,
      I1 => \mantissa_b_aux_reg_n_0_[790]\,
      I2 => \mantissa_b_aux_reg_n_0_[791]\,
      I3 => \mantissa_a_aux_reg_n_0_[791]\,
      O => sum_sign_i_592_n_0
    );
sum_sign_i_593: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[788]\,
      I1 => \mantissa_b_aux_reg_n_0_[788]\,
      I2 => \mantissa_b_aux_reg_n_0_[789]\,
      I3 => \mantissa_a_aux_reg_n_0_[789]\,
      O => sum_sign_i_593_n_0
    );
sum_sign_i_594: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[786]\,
      I1 => \mantissa_b_aux_reg_n_0_[786]\,
      I2 => \mantissa_b_aux_reg_n_0_[787]\,
      I3 => \mantissa_a_aux_reg_n_0_[787]\,
      O => sum_sign_i_594_n_0
    );
sum_sign_i_595: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[784]\,
      I1 => \mantissa_b_aux_reg_n_0_[784]\,
      I2 => \mantissa_b_aux_reg_n_0_[785]\,
      I3 => \mantissa_a_aux_reg_n_0_[785]\,
      O => sum_sign_i_595_n_0
    );
sum_sign_i_596: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[790]\,
      I1 => \mantissa_b_aux_reg_n_0_[790]\,
      I2 => \mantissa_a_aux_reg_n_0_[791]\,
      I3 => \mantissa_b_aux_reg_n_0_[791]\,
      O => sum_sign_i_596_n_0
    );
sum_sign_i_597: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[788]\,
      I1 => \mantissa_b_aux_reg_n_0_[788]\,
      I2 => \mantissa_a_aux_reg_n_0_[789]\,
      I3 => \mantissa_b_aux_reg_n_0_[789]\,
      O => sum_sign_i_597_n_0
    );
sum_sign_i_598: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[786]\,
      I1 => \mantissa_b_aux_reg_n_0_[786]\,
      I2 => \mantissa_a_aux_reg_n_0_[787]\,
      I3 => \mantissa_b_aux_reg_n_0_[787]\,
      O => sum_sign_i_598_n_0
    );
sum_sign_i_599: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[784]\,
      I1 => \mantissa_b_aux_reg_n_0_[784]\,
      I2 => \mantissa_a_aux_reg_n_0_[785]\,
      I3 => \mantissa_b_aux_reg_n_0_[785]\,
      O => sum_sign_i_599_n_0
    );
sum_sign_i_601: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[782]\,
      I1 => \mantissa_a_aux_reg_n_0_[782]\,
      I2 => \mantissa_a_aux_reg_n_0_[783]\,
      I3 => \mantissa_b_aux_reg_n_0_[783]\,
      O => sum_sign_i_601_n_0
    );
sum_sign_i_602: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[780]\,
      I1 => \mantissa_a_aux_reg_n_0_[780]\,
      I2 => \mantissa_a_aux_reg_n_0_[781]\,
      I3 => \mantissa_b_aux_reg_n_0_[781]\,
      O => sum_sign_i_602_n_0
    );
sum_sign_i_603: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[778]\,
      I1 => \mantissa_a_aux_reg_n_0_[778]\,
      I2 => \mantissa_a_aux_reg_n_0_[779]\,
      I3 => \mantissa_b_aux_reg_n_0_[779]\,
      O => sum_sign_i_603_n_0
    );
sum_sign_i_604: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[776]\,
      I1 => \mantissa_a_aux_reg_n_0_[776]\,
      I2 => \mantissa_a_aux_reg_n_0_[777]\,
      I3 => \mantissa_b_aux_reg_n_0_[777]\,
      O => sum_sign_i_604_n_0
    );
sum_sign_i_605: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[782]\,
      I1 => \mantissa_a_aux_reg_n_0_[782]\,
      I2 => \mantissa_b_aux_reg_n_0_[783]\,
      I3 => \mantissa_a_aux_reg_n_0_[783]\,
      O => sum_sign_i_605_n_0
    );
sum_sign_i_606: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[780]\,
      I1 => \mantissa_a_aux_reg_n_0_[780]\,
      I2 => \mantissa_b_aux_reg_n_0_[781]\,
      I3 => \mantissa_a_aux_reg_n_0_[781]\,
      O => sum_sign_i_606_n_0
    );
sum_sign_i_607: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[778]\,
      I1 => \mantissa_a_aux_reg_n_0_[778]\,
      I2 => \mantissa_b_aux_reg_n_0_[779]\,
      I3 => \mantissa_a_aux_reg_n_0_[779]\,
      O => sum_sign_i_607_n_0
    );
sum_sign_i_608: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[776]\,
      I1 => \mantissa_a_aux_reg_n_0_[776]\,
      I2 => \mantissa_b_aux_reg_n_0_[777]\,
      I3 => \mantissa_a_aux_reg_n_0_[777]\,
      O => sum_sign_i_608_n_0
    );
sum_sign_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1022]\,
      I1 => \mantissa_a_aux_reg_n_0_[1022]\,
      I2 => \mantissa_a_aux_reg_n_0_[1023]\,
      I3 => \mantissa_b_aux_reg_n_0_[1023]\,
      O => sum_sign_i_61_n_0
    );
sum_sign_i_610: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[782]\,
      I1 => \mantissa_b_aux_reg_n_0_[782]\,
      I2 => \mantissa_b_aux_reg_n_0_[783]\,
      I3 => \mantissa_a_aux_reg_n_0_[783]\,
      O => sum_sign_i_610_n_0
    );
sum_sign_i_611: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[780]\,
      I1 => \mantissa_b_aux_reg_n_0_[780]\,
      I2 => \mantissa_b_aux_reg_n_0_[781]\,
      I3 => \mantissa_a_aux_reg_n_0_[781]\,
      O => sum_sign_i_611_n_0
    );
sum_sign_i_612: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[778]\,
      I1 => \mantissa_b_aux_reg_n_0_[778]\,
      I2 => \mantissa_b_aux_reg_n_0_[779]\,
      I3 => \mantissa_a_aux_reg_n_0_[779]\,
      O => sum_sign_i_612_n_0
    );
sum_sign_i_613: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[776]\,
      I1 => \mantissa_b_aux_reg_n_0_[776]\,
      I2 => \mantissa_b_aux_reg_n_0_[777]\,
      I3 => \mantissa_a_aux_reg_n_0_[777]\,
      O => sum_sign_i_613_n_0
    );
sum_sign_i_614: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[782]\,
      I1 => \mantissa_b_aux_reg_n_0_[782]\,
      I2 => \mantissa_a_aux_reg_n_0_[783]\,
      I3 => \mantissa_b_aux_reg_n_0_[783]\,
      O => sum_sign_i_614_n_0
    );
sum_sign_i_615: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[780]\,
      I1 => \mantissa_b_aux_reg_n_0_[780]\,
      I2 => \mantissa_a_aux_reg_n_0_[781]\,
      I3 => \mantissa_b_aux_reg_n_0_[781]\,
      O => sum_sign_i_615_n_0
    );
sum_sign_i_616: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[778]\,
      I1 => \mantissa_b_aux_reg_n_0_[778]\,
      I2 => \mantissa_a_aux_reg_n_0_[779]\,
      I3 => \mantissa_b_aux_reg_n_0_[779]\,
      O => sum_sign_i_616_n_0
    );
sum_sign_i_617: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[776]\,
      I1 => \mantissa_b_aux_reg_n_0_[776]\,
      I2 => \mantissa_a_aux_reg_n_0_[777]\,
      I3 => \mantissa_b_aux_reg_n_0_[777]\,
      O => sum_sign_i_617_n_0
    );
sum_sign_i_619: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[774]\,
      I1 => \mantissa_a_aux_reg_n_0_[774]\,
      I2 => \mantissa_a_aux_reg_n_0_[775]\,
      I3 => \mantissa_b_aux_reg_n_0_[775]\,
      O => sum_sign_i_619_n_0
    );
sum_sign_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1020]\,
      I1 => \mantissa_a_aux_reg_n_0_[1020]\,
      I2 => L,
      I3 => \mantissa_b_aux_reg_n_0_[1021]\,
      O => sum_sign_i_62_n_0
    );
sum_sign_i_620: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[772]\,
      I1 => \mantissa_a_aux_reg_n_0_[772]\,
      I2 => \mantissa_a_aux_reg_n_0_[773]\,
      I3 => \mantissa_b_aux_reg_n_0_[773]\,
      O => sum_sign_i_620_n_0
    );
sum_sign_i_621: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[770]\,
      I1 => \mantissa_a_aux_reg_n_0_[770]\,
      I2 => \mantissa_a_aux_reg_n_0_[771]\,
      I3 => \mantissa_b_aux_reg_n_0_[771]\,
      O => sum_sign_i_621_n_0
    );
sum_sign_i_622: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[768]\,
      I1 => \mantissa_a_aux_reg_n_0_[768]\,
      I2 => \mantissa_a_aux_reg_n_0_[769]\,
      I3 => \mantissa_b_aux_reg_n_0_[769]\,
      O => sum_sign_i_622_n_0
    );
sum_sign_i_623: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[774]\,
      I1 => \mantissa_a_aux_reg_n_0_[774]\,
      I2 => \mantissa_b_aux_reg_n_0_[775]\,
      I3 => \mantissa_a_aux_reg_n_0_[775]\,
      O => sum_sign_i_623_n_0
    );
sum_sign_i_624: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[772]\,
      I1 => \mantissa_a_aux_reg_n_0_[772]\,
      I2 => \mantissa_b_aux_reg_n_0_[773]\,
      I3 => \mantissa_a_aux_reg_n_0_[773]\,
      O => sum_sign_i_624_n_0
    );
sum_sign_i_625: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[770]\,
      I1 => \mantissa_a_aux_reg_n_0_[770]\,
      I2 => \mantissa_b_aux_reg_n_0_[771]\,
      I3 => \mantissa_a_aux_reg_n_0_[771]\,
      O => sum_sign_i_625_n_0
    );
sum_sign_i_626: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[768]\,
      I1 => \mantissa_a_aux_reg_n_0_[768]\,
      I2 => \mantissa_b_aux_reg_n_0_[769]\,
      I3 => \mantissa_a_aux_reg_n_0_[769]\,
      O => sum_sign_i_626_n_0
    );
sum_sign_i_628: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[774]\,
      I1 => \mantissa_b_aux_reg_n_0_[774]\,
      I2 => \mantissa_b_aux_reg_n_0_[775]\,
      I3 => \mantissa_a_aux_reg_n_0_[775]\,
      O => sum_sign_i_628_n_0
    );
sum_sign_i_629: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[772]\,
      I1 => \mantissa_b_aux_reg_n_0_[772]\,
      I2 => \mantissa_b_aux_reg_n_0_[773]\,
      I3 => \mantissa_a_aux_reg_n_0_[773]\,
      O => sum_sign_i_629_n_0
    );
sum_sign_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1018]\,
      I1 => \mantissa_a_aux_reg_n_0_[1018]\,
      I2 => \mantissa_a_aux_reg_n_0_[1019]\,
      I3 => \mantissa_b_aux_reg_n_0_[1019]\,
      O => sum_sign_i_63_n_0
    );
sum_sign_i_630: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[770]\,
      I1 => \mantissa_b_aux_reg_n_0_[770]\,
      I2 => \mantissa_b_aux_reg_n_0_[771]\,
      I3 => \mantissa_a_aux_reg_n_0_[771]\,
      O => sum_sign_i_630_n_0
    );
sum_sign_i_631: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[768]\,
      I1 => \mantissa_b_aux_reg_n_0_[768]\,
      I2 => \mantissa_b_aux_reg_n_0_[769]\,
      I3 => \mantissa_a_aux_reg_n_0_[769]\,
      O => sum_sign_i_631_n_0
    );
sum_sign_i_632: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[774]\,
      I1 => \mantissa_b_aux_reg_n_0_[774]\,
      I2 => \mantissa_a_aux_reg_n_0_[775]\,
      I3 => \mantissa_b_aux_reg_n_0_[775]\,
      O => sum_sign_i_632_n_0
    );
sum_sign_i_633: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[772]\,
      I1 => \mantissa_b_aux_reg_n_0_[772]\,
      I2 => \mantissa_a_aux_reg_n_0_[773]\,
      I3 => \mantissa_b_aux_reg_n_0_[773]\,
      O => sum_sign_i_633_n_0
    );
sum_sign_i_634: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[770]\,
      I1 => \mantissa_b_aux_reg_n_0_[770]\,
      I2 => \mantissa_a_aux_reg_n_0_[771]\,
      I3 => \mantissa_b_aux_reg_n_0_[771]\,
      O => sum_sign_i_634_n_0
    );
sum_sign_i_635: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[768]\,
      I1 => \mantissa_b_aux_reg_n_0_[768]\,
      I2 => \mantissa_a_aux_reg_n_0_[769]\,
      I3 => \mantissa_b_aux_reg_n_0_[769]\,
      O => sum_sign_i_635_n_0
    );
sum_sign_i_637: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[766]\,
      I1 => \mantissa_a_aux_reg_n_0_[766]\,
      I2 => \mantissa_a_aux_reg_n_0_[767]\,
      I3 => \mantissa_b_aux_reg_n_0_[767]\,
      O => sum_sign_i_637_n_0
    );
sum_sign_i_638: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[764]\,
      I1 => \mantissa_a_aux_reg_n_0_[764]\,
      I2 => \mantissa_a_aux_reg_n_0_[765]\,
      I3 => \mantissa_b_aux_reg_n_0_[765]\,
      O => sum_sign_i_638_n_0
    );
sum_sign_i_639: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[762]\,
      I1 => \mantissa_a_aux_reg_n_0_[762]\,
      I2 => \mantissa_a_aux_reg_n_0_[763]\,
      I3 => \mantissa_b_aux_reg_n_0_[763]\,
      O => sum_sign_i_639_n_0
    );
sum_sign_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1016]\,
      I1 => \mantissa_a_aux_reg_n_0_[1016]\,
      I2 => \mantissa_a_aux_reg_n_0_[1017]\,
      I3 => \mantissa_b_aux_reg_n_0_[1017]\,
      O => sum_sign_i_64_n_0
    );
sum_sign_i_640: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[760]\,
      I1 => \mantissa_a_aux_reg_n_0_[760]\,
      I2 => \mantissa_a_aux_reg_n_0_[761]\,
      I3 => \mantissa_b_aux_reg_n_0_[761]\,
      O => sum_sign_i_640_n_0
    );
sum_sign_i_641: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[766]\,
      I1 => \mantissa_a_aux_reg_n_0_[766]\,
      I2 => \mantissa_b_aux_reg_n_0_[767]\,
      I3 => \mantissa_a_aux_reg_n_0_[767]\,
      O => sum_sign_i_641_n_0
    );
sum_sign_i_642: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[764]\,
      I1 => \mantissa_a_aux_reg_n_0_[764]\,
      I2 => \mantissa_b_aux_reg_n_0_[765]\,
      I3 => \mantissa_a_aux_reg_n_0_[765]\,
      O => sum_sign_i_642_n_0
    );
sum_sign_i_643: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[762]\,
      I1 => \mantissa_a_aux_reg_n_0_[762]\,
      I2 => \mantissa_b_aux_reg_n_0_[763]\,
      I3 => \mantissa_a_aux_reg_n_0_[763]\,
      O => sum_sign_i_643_n_0
    );
sum_sign_i_644: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[760]\,
      I1 => \mantissa_a_aux_reg_n_0_[760]\,
      I2 => \mantissa_b_aux_reg_n_0_[761]\,
      I3 => \mantissa_a_aux_reg_n_0_[761]\,
      O => sum_sign_i_644_n_0
    );
sum_sign_i_646: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[766]\,
      I1 => \mantissa_b_aux_reg_n_0_[766]\,
      I2 => \mantissa_b_aux_reg_n_0_[767]\,
      I3 => \mantissa_a_aux_reg_n_0_[767]\,
      O => sum_sign_i_646_n_0
    );
sum_sign_i_647: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[764]\,
      I1 => \mantissa_b_aux_reg_n_0_[764]\,
      I2 => \mantissa_b_aux_reg_n_0_[765]\,
      I3 => \mantissa_a_aux_reg_n_0_[765]\,
      O => sum_sign_i_647_n_0
    );
sum_sign_i_648: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[762]\,
      I1 => \mantissa_b_aux_reg_n_0_[762]\,
      I2 => \mantissa_b_aux_reg_n_0_[763]\,
      I3 => \mantissa_a_aux_reg_n_0_[763]\,
      O => sum_sign_i_648_n_0
    );
sum_sign_i_649: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[760]\,
      I1 => \mantissa_b_aux_reg_n_0_[760]\,
      I2 => \mantissa_b_aux_reg_n_0_[761]\,
      I3 => \mantissa_a_aux_reg_n_0_[761]\,
      O => sum_sign_i_649_n_0
    );
sum_sign_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1022]\,
      I1 => \mantissa_a_aux_reg_n_0_[1022]\,
      I2 => \mantissa_b_aux_reg_n_0_[1023]\,
      I3 => \mantissa_a_aux_reg_n_0_[1023]\,
      O => sum_sign_i_65_n_0
    );
sum_sign_i_650: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[766]\,
      I1 => \mantissa_b_aux_reg_n_0_[766]\,
      I2 => \mantissa_a_aux_reg_n_0_[767]\,
      I3 => \mantissa_b_aux_reg_n_0_[767]\,
      O => sum_sign_i_650_n_0
    );
sum_sign_i_651: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[764]\,
      I1 => \mantissa_b_aux_reg_n_0_[764]\,
      I2 => \mantissa_a_aux_reg_n_0_[765]\,
      I3 => \mantissa_b_aux_reg_n_0_[765]\,
      O => sum_sign_i_651_n_0
    );
sum_sign_i_652: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[762]\,
      I1 => \mantissa_b_aux_reg_n_0_[762]\,
      I2 => \mantissa_a_aux_reg_n_0_[763]\,
      I3 => \mantissa_b_aux_reg_n_0_[763]\,
      O => sum_sign_i_652_n_0
    );
sum_sign_i_653: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[760]\,
      I1 => \mantissa_b_aux_reg_n_0_[760]\,
      I2 => \mantissa_a_aux_reg_n_0_[761]\,
      I3 => \mantissa_b_aux_reg_n_0_[761]\,
      O => sum_sign_i_653_n_0
    );
sum_sign_i_655: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[758]\,
      I1 => \mantissa_a_aux_reg_n_0_[758]\,
      I2 => \mantissa_a_aux_reg_n_0_[759]\,
      I3 => \mantissa_b_aux_reg_n_0_[759]\,
      O => sum_sign_i_655_n_0
    );
sum_sign_i_656: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[756]\,
      I1 => \mantissa_a_aux_reg_n_0_[756]\,
      I2 => \mantissa_a_aux_reg_n_0_[757]\,
      I3 => \mantissa_b_aux_reg_n_0_[757]\,
      O => sum_sign_i_656_n_0
    );
sum_sign_i_657: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[754]\,
      I1 => \mantissa_a_aux_reg_n_0_[754]\,
      I2 => \mantissa_a_aux_reg_n_0_[755]\,
      I3 => \mantissa_b_aux_reg_n_0_[755]\,
      O => sum_sign_i_657_n_0
    );
sum_sign_i_658: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[752]\,
      I1 => \mantissa_a_aux_reg_n_0_[752]\,
      I2 => \mantissa_a_aux_reg_n_0_[753]\,
      I3 => \mantissa_b_aux_reg_n_0_[753]\,
      O => sum_sign_i_658_n_0
    );
sum_sign_i_659: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[758]\,
      I1 => \mantissa_a_aux_reg_n_0_[758]\,
      I2 => \mantissa_b_aux_reg_n_0_[759]\,
      I3 => \mantissa_a_aux_reg_n_0_[759]\,
      O => sum_sign_i_659_n_0
    );
sum_sign_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1020]\,
      I1 => \mantissa_a_aux_reg_n_0_[1020]\,
      I2 => \mantissa_b_aux_reg_n_0_[1021]\,
      I3 => L,
      O => sum_sign_i_66_n_0
    );
sum_sign_i_660: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[756]\,
      I1 => \mantissa_a_aux_reg_n_0_[756]\,
      I2 => \mantissa_b_aux_reg_n_0_[757]\,
      I3 => \mantissa_a_aux_reg_n_0_[757]\,
      O => sum_sign_i_660_n_0
    );
sum_sign_i_661: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[754]\,
      I1 => \mantissa_a_aux_reg_n_0_[754]\,
      I2 => \mantissa_b_aux_reg_n_0_[755]\,
      I3 => \mantissa_a_aux_reg_n_0_[755]\,
      O => sum_sign_i_661_n_0
    );
sum_sign_i_662: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[752]\,
      I1 => \mantissa_a_aux_reg_n_0_[752]\,
      I2 => \mantissa_b_aux_reg_n_0_[753]\,
      I3 => \mantissa_a_aux_reg_n_0_[753]\,
      O => sum_sign_i_662_n_0
    );
sum_sign_i_664: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[758]\,
      I1 => \mantissa_b_aux_reg_n_0_[758]\,
      I2 => \mantissa_b_aux_reg_n_0_[759]\,
      I3 => \mantissa_a_aux_reg_n_0_[759]\,
      O => sum_sign_i_664_n_0
    );
sum_sign_i_665: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[756]\,
      I1 => \mantissa_b_aux_reg_n_0_[756]\,
      I2 => \mantissa_b_aux_reg_n_0_[757]\,
      I3 => \mantissa_a_aux_reg_n_0_[757]\,
      O => sum_sign_i_665_n_0
    );
sum_sign_i_666: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[754]\,
      I1 => \mantissa_b_aux_reg_n_0_[754]\,
      I2 => \mantissa_b_aux_reg_n_0_[755]\,
      I3 => \mantissa_a_aux_reg_n_0_[755]\,
      O => sum_sign_i_666_n_0
    );
sum_sign_i_667: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[752]\,
      I1 => \mantissa_b_aux_reg_n_0_[752]\,
      I2 => \mantissa_b_aux_reg_n_0_[753]\,
      I3 => \mantissa_a_aux_reg_n_0_[753]\,
      O => sum_sign_i_667_n_0
    );
sum_sign_i_668: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[758]\,
      I1 => \mantissa_b_aux_reg_n_0_[758]\,
      I2 => \mantissa_a_aux_reg_n_0_[759]\,
      I3 => \mantissa_b_aux_reg_n_0_[759]\,
      O => sum_sign_i_668_n_0
    );
sum_sign_i_669: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[756]\,
      I1 => \mantissa_b_aux_reg_n_0_[756]\,
      I2 => \mantissa_a_aux_reg_n_0_[757]\,
      I3 => \mantissa_b_aux_reg_n_0_[757]\,
      O => sum_sign_i_669_n_0
    );
sum_sign_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1018]\,
      I1 => \mantissa_a_aux_reg_n_0_[1018]\,
      I2 => \mantissa_b_aux_reg_n_0_[1019]\,
      I3 => \mantissa_a_aux_reg_n_0_[1019]\,
      O => sum_sign_i_67_n_0
    );
sum_sign_i_670: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[754]\,
      I1 => \mantissa_b_aux_reg_n_0_[754]\,
      I2 => \mantissa_a_aux_reg_n_0_[755]\,
      I3 => \mantissa_b_aux_reg_n_0_[755]\,
      O => sum_sign_i_670_n_0
    );
sum_sign_i_671: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[752]\,
      I1 => \mantissa_b_aux_reg_n_0_[752]\,
      I2 => \mantissa_a_aux_reg_n_0_[753]\,
      I3 => \mantissa_b_aux_reg_n_0_[753]\,
      O => sum_sign_i_671_n_0
    );
sum_sign_i_673: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[750]\,
      I1 => \mantissa_a_aux_reg_n_0_[750]\,
      I2 => \mantissa_a_aux_reg_n_0_[751]\,
      I3 => \mantissa_b_aux_reg_n_0_[751]\,
      O => sum_sign_i_673_n_0
    );
sum_sign_i_674: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[748]\,
      I1 => \mantissa_a_aux_reg_n_0_[748]\,
      I2 => \mantissa_a_aux_reg_n_0_[749]\,
      I3 => \mantissa_b_aux_reg_n_0_[749]\,
      O => sum_sign_i_674_n_0
    );
sum_sign_i_675: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[746]\,
      I1 => \mantissa_a_aux_reg_n_0_[746]\,
      I2 => \mantissa_a_aux_reg_n_0_[747]\,
      I3 => \mantissa_b_aux_reg_n_0_[747]\,
      O => sum_sign_i_675_n_0
    );
sum_sign_i_676: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[744]\,
      I1 => \mantissa_a_aux_reg_n_0_[744]\,
      I2 => \mantissa_a_aux_reg_n_0_[745]\,
      I3 => \mantissa_b_aux_reg_n_0_[745]\,
      O => sum_sign_i_676_n_0
    );
sum_sign_i_677: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[750]\,
      I1 => \mantissa_a_aux_reg_n_0_[750]\,
      I2 => \mantissa_b_aux_reg_n_0_[751]\,
      I3 => \mantissa_a_aux_reg_n_0_[751]\,
      O => sum_sign_i_677_n_0
    );
sum_sign_i_678: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[748]\,
      I1 => \mantissa_a_aux_reg_n_0_[748]\,
      I2 => \mantissa_b_aux_reg_n_0_[749]\,
      I3 => \mantissa_a_aux_reg_n_0_[749]\,
      O => sum_sign_i_678_n_0
    );
sum_sign_i_679: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[746]\,
      I1 => \mantissa_a_aux_reg_n_0_[746]\,
      I2 => \mantissa_b_aux_reg_n_0_[747]\,
      I3 => \mantissa_a_aux_reg_n_0_[747]\,
      O => sum_sign_i_679_n_0
    );
sum_sign_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1016]\,
      I1 => \mantissa_a_aux_reg_n_0_[1016]\,
      I2 => \mantissa_b_aux_reg_n_0_[1017]\,
      I3 => \mantissa_a_aux_reg_n_0_[1017]\,
      O => sum_sign_i_68_n_0
    );
sum_sign_i_680: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[744]\,
      I1 => \mantissa_a_aux_reg_n_0_[744]\,
      I2 => \mantissa_b_aux_reg_n_0_[745]\,
      I3 => \mantissa_a_aux_reg_n_0_[745]\,
      O => sum_sign_i_680_n_0
    );
sum_sign_i_682: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[750]\,
      I1 => \mantissa_b_aux_reg_n_0_[750]\,
      I2 => \mantissa_b_aux_reg_n_0_[751]\,
      I3 => \mantissa_a_aux_reg_n_0_[751]\,
      O => sum_sign_i_682_n_0
    );
sum_sign_i_683: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[748]\,
      I1 => \mantissa_b_aux_reg_n_0_[748]\,
      I2 => \mantissa_b_aux_reg_n_0_[749]\,
      I3 => \mantissa_a_aux_reg_n_0_[749]\,
      O => sum_sign_i_683_n_0
    );
sum_sign_i_684: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[746]\,
      I1 => \mantissa_b_aux_reg_n_0_[746]\,
      I2 => \mantissa_b_aux_reg_n_0_[747]\,
      I3 => \mantissa_a_aux_reg_n_0_[747]\,
      O => sum_sign_i_684_n_0
    );
sum_sign_i_685: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[744]\,
      I1 => \mantissa_b_aux_reg_n_0_[744]\,
      I2 => \mantissa_b_aux_reg_n_0_[745]\,
      I3 => \mantissa_a_aux_reg_n_0_[745]\,
      O => sum_sign_i_685_n_0
    );
sum_sign_i_686: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[750]\,
      I1 => \mantissa_b_aux_reg_n_0_[750]\,
      I2 => \mantissa_a_aux_reg_n_0_[751]\,
      I3 => \mantissa_b_aux_reg_n_0_[751]\,
      O => sum_sign_i_686_n_0
    );
sum_sign_i_687: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[748]\,
      I1 => \mantissa_b_aux_reg_n_0_[748]\,
      I2 => \mantissa_a_aux_reg_n_0_[749]\,
      I3 => \mantissa_b_aux_reg_n_0_[749]\,
      O => sum_sign_i_687_n_0
    );
sum_sign_i_688: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[746]\,
      I1 => \mantissa_b_aux_reg_n_0_[746]\,
      I2 => \mantissa_a_aux_reg_n_0_[747]\,
      I3 => \mantissa_b_aux_reg_n_0_[747]\,
      O => sum_sign_i_688_n_0
    );
sum_sign_i_689: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[744]\,
      I1 => \mantissa_b_aux_reg_n_0_[744]\,
      I2 => \mantissa_a_aux_reg_n_0_[745]\,
      I3 => \mantissa_b_aux_reg_n_0_[745]\,
      O => sum_sign_i_689_n_0
    );
sum_sign_i_691: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[742]\,
      I1 => \mantissa_a_aux_reg_n_0_[742]\,
      I2 => \mantissa_a_aux_reg_n_0_[743]\,
      I3 => \mantissa_b_aux_reg_n_0_[743]\,
      O => sum_sign_i_691_n_0
    );
sum_sign_i_692: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[740]\,
      I1 => \mantissa_a_aux_reg_n_0_[740]\,
      I2 => \mantissa_a_aux_reg_n_0_[741]\,
      I3 => \mantissa_b_aux_reg_n_0_[741]\,
      O => sum_sign_i_692_n_0
    );
sum_sign_i_693: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[738]\,
      I1 => \mantissa_a_aux_reg_n_0_[738]\,
      I2 => \mantissa_a_aux_reg_n_0_[739]\,
      I3 => \mantissa_b_aux_reg_n_0_[739]\,
      O => sum_sign_i_693_n_0
    );
sum_sign_i_694: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[736]\,
      I1 => \mantissa_a_aux_reg_n_0_[736]\,
      I2 => \mantissa_a_aux_reg_n_0_[737]\,
      I3 => \mantissa_b_aux_reg_n_0_[737]\,
      O => sum_sign_i_694_n_0
    );
sum_sign_i_695: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[742]\,
      I1 => \mantissa_a_aux_reg_n_0_[742]\,
      I2 => \mantissa_b_aux_reg_n_0_[743]\,
      I3 => \mantissa_a_aux_reg_n_0_[743]\,
      O => sum_sign_i_695_n_0
    );
sum_sign_i_696: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[740]\,
      I1 => \mantissa_a_aux_reg_n_0_[740]\,
      I2 => \mantissa_b_aux_reg_n_0_[741]\,
      I3 => \mantissa_a_aux_reg_n_0_[741]\,
      O => sum_sign_i_696_n_0
    );
sum_sign_i_697: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[738]\,
      I1 => \mantissa_a_aux_reg_n_0_[738]\,
      I2 => \mantissa_b_aux_reg_n_0_[739]\,
      I3 => \mantissa_a_aux_reg_n_0_[739]\,
      O => sum_sign_i_697_n_0
    );
sum_sign_i_698: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[736]\,
      I1 => \mantissa_a_aux_reg_n_0_[736]\,
      I2 => \mantissa_b_aux_reg_n_0_[737]\,
      I3 => \mantissa_a_aux_reg_n_0_[737]\,
      O => sum_sign_i_698_n_0
    );
sum_sign_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1046]\,
      I1 => \mantissa_a_aux_reg_n_0_[1046]\,
      O => sum_sign_i_7_n_0
    );
sum_sign_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1022]\,
      I1 => \mantissa_b_aux_reg_n_0_[1022]\,
      I2 => \mantissa_b_aux_reg_n_0_[1023]\,
      I3 => \mantissa_a_aux_reg_n_0_[1023]\,
      O => sum_sign_i_70_n_0
    );
sum_sign_i_700: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[742]\,
      I1 => \mantissa_b_aux_reg_n_0_[742]\,
      I2 => \mantissa_b_aux_reg_n_0_[743]\,
      I3 => \mantissa_a_aux_reg_n_0_[743]\,
      O => sum_sign_i_700_n_0
    );
sum_sign_i_701: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[740]\,
      I1 => \mantissa_b_aux_reg_n_0_[740]\,
      I2 => \mantissa_b_aux_reg_n_0_[741]\,
      I3 => \mantissa_a_aux_reg_n_0_[741]\,
      O => sum_sign_i_701_n_0
    );
sum_sign_i_702: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[738]\,
      I1 => \mantissa_b_aux_reg_n_0_[738]\,
      I2 => \mantissa_b_aux_reg_n_0_[739]\,
      I3 => \mantissa_a_aux_reg_n_0_[739]\,
      O => sum_sign_i_702_n_0
    );
sum_sign_i_703: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[736]\,
      I1 => \mantissa_b_aux_reg_n_0_[736]\,
      I2 => \mantissa_b_aux_reg_n_0_[737]\,
      I3 => \mantissa_a_aux_reg_n_0_[737]\,
      O => sum_sign_i_703_n_0
    );
sum_sign_i_704: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[742]\,
      I1 => \mantissa_b_aux_reg_n_0_[742]\,
      I2 => \mantissa_a_aux_reg_n_0_[743]\,
      I3 => \mantissa_b_aux_reg_n_0_[743]\,
      O => sum_sign_i_704_n_0
    );
sum_sign_i_705: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[740]\,
      I1 => \mantissa_b_aux_reg_n_0_[740]\,
      I2 => \mantissa_a_aux_reg_n_0_[741]\,
      I3 => \mantissa_b_aux_reg_n_0_[741]\,
      O => sum_sign_i_705_n_0
    );
sum_sign_i_706: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[738]\,
      I1 => \mantissa_b_aux_reg_n_0_[738]\,
      I2 => \mantissa_a_aux_reg_n_0_[739]\,
      I3 => \mantissa_b_aux_reg_n_0_[739]\,
      O => sum_sign_i_706_n_0
    );
sum_sign_i_707: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[736]\,
      I1 => \mantissa_b_aux_reg_n_0_[736]\,
      I2 => \mantissa_a_aux_reg_n_0_[737]\,
      I3 => \mantissa_b_aux_reg_n_0_[737]\,
      O => sum_sign_i_707_n_0
    );
sum_sign_i_709: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[734]\,
      I1 => \mantissa_a_aux_reg_n_0_[734]\,
      I2 => \mantissa_a_aux_reg_n_0_[735]\,
      I3 => \mantissa_b_aux_reg_n_0_[735]\,
      O => sum_sign_i_709_n_0
    );
sum_sign_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1020]\,
      I1 => \mantissa_b_aux_reg_n_0_[1020]\,
      I2 => \mantissa_b_aux_reg_n_0_[1021]\,
      I3 => L,
      O => sum_sign_i_71_n_0
    );
sum_sign_i_710: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[732]\,
      I1 => \mantissa_a_aux_reg_n_0_[732]\,
      I2 => \mantissa_a_aux_reg_n_0_[733]\,
      I3 => \mantissa_b_aux_reg_n_0_[733]\,
      O => sum_sign_i_710_n_0
    );
sum_sign_i_711: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[730]\,
      I1 => \mantissa_a_aux_reg_n_0_[730]\,
      I2 => \mantissa_a_aux_reg_n_0_[731]\,
      I3 => \mantissa_b_aux_reg_n_0_[731]\,
      O => sum_sign_i_711_n_0
    );
sum_sign_i_712: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[728]\,
      I1 => \mantissa_a_aux_reg_n_0_[728]\,
      I2 => \mantissa_a_aux_reg_n_0_[729]\,
      I3 => \mantissa_b_aux_reg_n_0_[729]\,
      O => sum_sign_i_712_n_0
    );
sum_sign_i_713: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[734]\,
      I1 => \mantissa_a_aux_reg_n_0_[734]\,
      I2 => \mantissa_b_aux_reg_n_0_[735]\,
      I3 => \mantissa_a_aux_reg_n_0_[735]\,
      O => sum_sign_i_713_n_0
    );
sum_sign_i_714: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[732]\,
      I1 => \mantissa_a_aux_reg_n_0_[732]\,
      I2 => \mantissa_b_aux_reg_n_0_[733]\,
      I3 => \mantissa_a_aux_reg_n_0_[733]\,
      O => sum_sign_i_714_n_0
    );
sum_sign_i_715: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[730]\,
      I1 => \mantissa_a_aux_reg_n_0_[730]\,
      I2 => \mantissa_b_aux_reg_n_0_[731]\,
      I3 => \mantissa_a_aux_reg_n_0_[731]\,
      O => sum_sign_i_715_n_0
    );
sum_sign_i_716: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[728]\,
      I1 => \mantissa_a_aux_reg_n_0_[728]\,
      I2 => \mantissa_b_aux_reg_n_0_[729]\,
      I3 => \mantissa_a_aux_reg_n_0_[729]\,
      O => sum_sign_i_716_n_0
    );
sum_sign_i_718: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[734]\,
      I1 => \mantissa_b_aux_reg_n_0_[734]\,
      I2 => \mantissa_b_aux_reg_n_0_[735]\,
      I3 => \mantissa_a_aux_reg_n_0_[735]\,
      O => sum_sign_i_718_n_0
    );
sum_sign_i_719: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[732]\,
      I1 => \mantissa_b_aux_reg_n_0_[732]\,
      I2 => \mantissa_b_aux_reg_n_0_[733]\,
      I3 => \mantissa_a_aux_reg_n_0_[733]\,
      O => sum_sign_i_719_n_0
    );
sum_sign_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1018]\,
      I1 => \mantissa_b_aux_reg_n_0_[1018]\,
      I2 => \mantissa_b_aux_reg_n_0_[1019]\,
      I3 => \mantissa_a_aux_reg_n_0_[1019]\,
      O => sum_sign_i_72_n_0
    );
sum_sign_i_720: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[730]\,
      I1 => \mantissa_b_aux_reg_n_0_[730]\,
      I2 => \mantissa_b_aux_reg_n_0_[731]\,
      I3 => \mantissa_a_aux_reg_n_0_[731]\,
      O => sum_sign_i_720_n_0
    );
sum_sign_i_721: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[728]\,
      I1 => \mantissa_b_aux_reg_n_0_[728]\,
      I2 => \mantissa_b_aux_reg_n_0_[729]\,
      I3 => \mantissa_a_aux_reg_n_0_[729]\,
      O => sum_sign_i_721_n_0
    );
sum_sign_i_722: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[734]\,
      I1 => \mantissa_b_aux_reg_n_0_[734]\,
      I2 => \mantissa_a_aux_reg_n_0_[735]\,
      I3 => \mantissa_b_aux_reg_n_0_[735]\,
      O => sum_sign_i_722_n_0
    );
sum_sign_i_723: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[732]\,
      I1 => \mantissa_b_aux_reg_n_0_[732]\,
      I2 => \mantissa_a_aux_reg_n_0_[733]\,
      I3 => \mantissa_b_aux_reg_n_0_[733]\,
      O => sum_sign_i_723_n_0
    );
sum_sign_i_724: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[730]\,
      I1 => \mantissa_b_aux_reg_n_0_[730]\,
      I2 => \mantissa_a_aux_reg_n_0_[731]\,
      I3 => \mantissa_b_aux_reg_n_0_[731]\,
      O => sum_sign_i_724_n_0
    );
sum_sign_i_725: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[728]\,
      I1 => \mantissa_b_aux_reg_n_0_[728]\,
      I2 => \mantissa_a_aux_reg_n_0_[729]\,
      I3 => \mantissa_b_aux_reg_n_0_[729]\,
      O => sum_sign_i_725_n_0
    );
sum_sign_i_727: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[726]\,
      I1 => \mantissa_a_aux_reg_n_0_[726]\,
      I2 => \mantissa_a_aux_reg_n_0_[727]\,
      I3 => \mantissa_b_aux_reg_n_0_[727]\,
      O => sum_sign_i_727_n_0
    );
sum_sign_i_728: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[724]\,
      I1 => \mantissa_a_aux_reg_n_0_[724]\,
      I2 => \mantissa_a_aux_reg_n_0_[725]\,
      I3 => \mantissa_b_aux_reg_n_0_[725]\,
      O => sum_sign_i_728_n_0
    );
sum_sign_i_729: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[722]\,
      I1 => \mantissa_a_aux_reg_n_0_[722]\,
      I2 => \mantissa_a_aux_reg_n_0_[723]\,
      I3 => \mantissa_b_aux_reg_n_0_[723]\,
      O => sum_sign_i_729_n_0
    );
sum_sign_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1016]\,
      I1 => \mantissa_b_aux_reg_n_0_[1016]\,
      I2 => \mantissa_b_aux_reg_n_0_[1017]\,
      I3 => \mantissa_a_aux_reg_n_0_[1017]\,
      O => sum_sign_i_73_n_0
    );
sum_sign_i_730: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[720]\,
      I1 => \mantissa_a_aux_reg_n_0_[720]\,
      I2 => \mantissa_a_aux_reg_n_0_[721]\,
      I3 => \mantissa_b_aux_reg_n_0_[721]\,
      O => sum_sign_i_730_n_0
    );
sum_sign_i_731: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[726]\,
      I1 => \mantissa_a_aux_reg_n_0_[726]\,
      I2 => \mantissa_b_aux_reg_n_0_[727]\,
      I3 => \mantissa_a_aux_reg_n_0_[727]\,
      O => sum_sign_i_731_n_0
    );
sum_sign_i_732: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[724]\,
      I1 => \mantissa_a_aux_reg_n_0_[724]\,
      I2 => \mantissa_b_aux_reg_n_0_[725]\,
      I3 => \mantissa_a_aux_reg_n_0_[725]\,
      O => sum_sign_i_732_n_0
    );
sum_sign_i_733: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[722]\,
      I1 => \mantissa_a_aux_reg_n_0_[722]\,
      I2 => \mantissa_b_aux_reg_n_0_[723]\,
      I3 => \mantissa_a_aux_reg_n_0_[723]\,
      O => sum_sign_i_733_n_0
    );
sum_sign_i_734: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[720]\,
      I1 => \mantissa_a_aux_reg_n_0_[720]\,
      I2 => \mantissa_b_aux_reg_n_0_[721]\,
      I3 => \mantissa_a_aux_reg_n_0_[721]\,
      O => sum_sign_i_734_n_0
    );
sum_sign_i_736: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[726]\,
      I1 => \mantissa_b_aux_reg_n_0_[726]\,
      I2 => \mantissa_b_aux_reg_n_0_[727]\,
      I3 => \mantissa_a_aux_reg_n_0_[727]\,
      O => sum_sign_i_736_n_0
    );
sum_sign_i_737: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[724]\,
      I1 => \mantissa_b_aux_reg_n_0_[724]\,
      I2 => \mantissa_b_aux_reg_n_0_[725]\,
      I3 => \mantissa_a_aux_reg_n_0_[725]\,
      O => sum_sign_i_737_n_0
    );
sum_sign_i_738: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[722]\,
      I1 => \mantissa_b_aux_reg_n_0_[722]\,
      I2 => \mantissa_b_aux_reg_n_0_[723]\,
      I3 => \mantissa_a_aux_reg_n_0_[723]\,
      O => sum_sign_i_738_n_0
    );
sum_sign_i_739: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[720]\,
      I1 => \mantissa_b_aux_reg_n_0_[720]\,
      I2 => \mantissa_b_aux_reg_n_0_[721]\,
      I3 => \mantissa_a_aux_reg_n_0_[721]\,
      O => sum_sign_i_739_n_0
    );
sum_sign_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1022]\,
      I1 => \mantissa_b_aux_reg_n_0_[1022]\,
      I2 => \mantissa_a_aux_reg_n_0_[1023]\,
      I3 => \mantissa_b_aux_reg_n_0_[1023]\,
      O => sum_sign_i_74_n_0
    );
sum_sign_i_740: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[726]\,
      I1 => \mantissa_b_aux_reg_n_0_[726]\,
      I2 => \mantissa_a_aux_reg_n_0_[727]\,
      I3 => \mantissa_b_aux_reg_n_0_[727]\,
      O => sum_sign_i_740_n_0
    );
sum_sign_i_741: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[724]\,
      I1 => \mantissa_b_aux_reg_n_0_[724]\,
      I2 => \mantissa_a_aux_reg_n_0_[725]\,
      I3 => \mantissa_b_aux_reg_n_0_[725]\,
      O => sum_sign_i_741_n_0
    );
sum_sign_i_742: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[722]\,
      I1 => \mantissa_b_aux_reg_n_0_[722]\,
      I2 => \mantissa_a_aux_reg_n_0_[723]\,
      I3 => \mantissa_b_aux_reg_n_0_[723]\,
      O => sum_sign_i_742_n_0
    );
sum_sign_i_743: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[720]\,
      I1 => \mantissa_b_aux_reg_n_0_[720]\,
      I2 => \mantissa_a_aux_reg_n_0_[721]\,
      I3 => \mantissa_b_aux_reg_n_0_[721]\,
      O => sum_sign_i_743_n_0
    );
sum_sign_i_745: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[718]\,
      I1 => \mantissa_a_aux_reg_n_0_[718]\,
      I2 => \mantissa_a_aux_reg_n_0_[719]\,
      I3 => \mantissa_b_aux_reg_n_0_[719]\,
      O => sum_sign_i_745_n_0
    );
sum_sign_i_746: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[716]\,
      I1 => \mantissa_a_aux_reg_n_0_[716]\,
      I2 => \mantissa_a_aux_reg_n_0_[717]\,
      I3 => \mantissa_b_aux_reg_n_0_[717]\,
      O => sum_sign_i_746_n_0
    );
sum_sign_i_747: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[714]\,
      I1 => \mantissa_a_aux_reg_n_0_[714]\,
      I2 => \mantissa_a_aux_reg_n_0_[715]\,
      I3 => \mantissa_b_aux_reg_n_0_[715]\,
      O => sum_sign_i_747_n_0
    );
sum_sign_i_748: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[712]\,
      I1 => \mantissa_a_aux_reg_n_0_[712]\,
      I2 => \mantissa_a_aux_reg_n_0_[713]\,
      I3 => \mantissa_b_aux_reg_n_0_[713]\,
      O => sum_sign_i_748_n_0
    );
sum_sign_i_749: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[718]\,
      I1 => \mantissa_a_aux_reg_n_0_[718]\,
      I2 => \mantissa_b_aux_reg_n_0_[719]\,
      I3 => \mantissa_a_aux_reg_n_0_[719]\,
      O => sum_sign_i_749_n_0
    );
sum_sign_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1020]\,
      I1 => \mantissa_b_aux_reg_n_0_[1020]\,
      I2 => L,
      I3 => \mantissa_b_aux_reg_n_0_[1021]\,
      O => sum_sign_i_75_n_0
    );
sum_sign_i_750: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[716]\,
      I1 => \mantissa_a_aux_reg_n_0_[716]\,
      I2 => \mantissa_b_aux_reg_n_0_[717]\,
      I3 => \mantissa_a_aux_reg_n_0_[717]\,
      O => sum_sign_i_750_n_0
    );
sum_sign_i_751: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[714]\,
      I1 => \mantissa_a_aux_reg_n_0_[714]\,
      I2 => \mantissa_b_aux_reg_n_0_[715]\,
      I3 => \mantissa_a_aux_reg_n_0_[715]\,
      O => sum_sign_i_751_n_0
    );
sum_sign_i_752: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[712]\,
      I1 => \mantissa_a_aux_reg_n_0_[712]\,
      I2 => \mantissa_b_aux_reg_n_0_[713]\,
      I3 => \mantissa_a_aux_reg_n_0_[713]\,
      O => sum_sign_i_752_n_0
    );
sum_sign_i_754: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[718]\,
      I1 => \mantissa_b_aux_reg_n_0_[718]\,
      I2 => \mantissa_b_aux_reg_n_0_[719]\,
      I3 => \mantissa_a_aux_reg_n_0_[719]\,
      O => sum_sign_i_754_n_0
    );
sum_sign_i_755: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[716]\,
      I1 => \mantissa_b_aux_reg_n_0_[716]\,
      I2 => \mantissa_b_aux_reg_n_0_[717]\,
      I3 => \mantissa_a_aux_reg_n_0_[717]\,
      O => sum_sign_i_755_n_0
    );
sum_sign_i_756: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[714]\,
      I1 => \mantissa_b_aux_reg_n_0_[714]\,
      I2 => \mantissa_b_aux_reg_n_0_[715]\,
      I3 => \mantissa_a_aux_reg_n_0_[715]\,
      O => sum_sign_i_756_n_0
    );
sum_sign_i_757: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[712]\,
      I1 => \mantissa_b_aux_reg_n_0_[712]\,
      I2 => \mantissa_b_aux_reg_n_0_[713]\,
      I3 => \mantissa_a_aux_reg_n_0_[713]\,
      O => sum_sign_i_757_n_0
    );
sum_sign_i_758: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[718]\,
      I1 => \mantissa_b_aux_reg_n_0_[718]\,
      I2 => \mantissa_a_aux_reg_n_0_[719]\,
      I3 => \mantissa_b_aux_reg_n_0_[719]\,
      O => sum_sign_i_758_n_0
    );
sum_sign_i_759: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[716]\,
      I1 => \mantissa_b_aux_reg_n_0_[716]\,
      I2 => \mantissa_a_aux_reg_n_0_[717]\,
      I3 => \mantissa_b_aux_reg_n_0_[717]\,
      O => sum_sign_i_759_n_0
    );
sum_sign_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1018]\,
      I1 => \mantissa_b_aux_reg_n_0_[1018]\,
      I2 => \mantissa_a_aux_reg_n_0_[1019]\,
      I3 => \mantissa_b_aux_reg_n_0_[1019]\,
      O => sum_sign_i_76_n_0
    );
sum_sign_i_760: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[714]\,
      I1 => \mantissa_b_aux_reg_n_0_[714]\,
      I2 => \mantissa_a_aux_reg_n_0_[715]\,
      I3 => \mantissa_b_aux_reg_n_0_[715]\,
      O => sum_sign_i_760_n_0
    );
sum_sign_i_761: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[712]\,
      I1 => \mantissa_b_aux_reg_n_0_[712]\,
      I2 => \mantissa_a_aux_reg_n_0_[713]\,
      I3 => \mantissa_b_aux_reg_n_0_[713]\,
      O => sum_sign_i_761_n_0
    );
sum_sign_i_763: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[710]\,
      I1 => \mantissa_a_aux_reg_n_0_[710]\,
      I2 => \mantissa_a_aux_reg_n_0_[711]\,
      I3 => \mantissa_b_aux_reg_n_0_[711]\,
      O => sum_sign_i_763_n_0
    );
sum_sign_i_764: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[708]\,
      I1 => \mantissa_a_aux_reg_n_0_[708]\,
      I2 => \mantissa_a_aux_reg_n_0_[709]\,
      I3 => \mantissa_b_aux_reg_n_0_[709]\,
      O => sum_sign_i_764_n_0
    );
sum_sign_i_765: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[706]\,
      I1 => \mantissa_a_aux_reg_n_0_[706]\,
      I2 => \mantissa_a_aux_reg_n_0_[707]\,
      I3 => \mantissa_b_aux_reg_n_0_[707]\,
      O => sum_sign_i_765_n_0
    );
sum_sign_i_766: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[704]\,
      I1 => \mantissa_a_aux_reg_n_0_[704]\,
      I2 => \mantissa_a_aux_reg_n_0_[705]\,
      I3 => \mantissa_b_aux_reg_n_0_[705]\,
      O => sum_sign_i_766_n_0
    );
sum_sign_i_767: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[710]\,
      I1 => \mantissa_a_aux_reg_n_0_[710]\,
      I2 => \mantissa_b_aux_reg_n_0_[711]\,
      I3 => \mantissa_a_aux_reg_n_0_[711]\,
      O => sum_sign_i_767_n_0
    );
sum_sign_i_768: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[708]\,
      I1 => \mantissa_a_aux_reg_n_0_[708]\,
      I2 => \mantissa_b_aux_reg_n_0_[709]\,
      I3 => \mantissa_a_aux_reg_n_0_[709]\,
      O => sum_sign_i_768_n_0
    );
sum_sign_i_769: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[706]\,
      I1 => \mantissa_a_aux_reg_n_0_[706]\,
      I2 => \mantissa_b_aux_reg_n_0_[707]\,
      I3 => \mantissa_a_aux_reg_n_0_[707]\,
      O => sum_sign_i_769_n_0
    );
sum_sign_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1016]\,
      I1 => \mantissa_b_aux_reg_n_0_[1016]\,
      I2 => \mantissa_a_aux_reg_n_0_[1017]\,
      I3 => \mantissa_b_aux_reg_n_0_[1017]\,
      O => sum_sign_i_77_n_0
    );
sum_sign_i_770: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[704]\,
      I1 => \mantissa_a_aux_reg_n_0_[704]\,
      I2 => \mantissa_b_aux_reg_n_0_[705]\,
      I3 => \mantissa_a_aux_reg_n_0_[705]\,
      O => sum_sign_i_770_n_0
    );
sum_sign_i_772: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[710]\,
      I1 => \mantissa_b_aux_reg_n_0_[710]\,
      I2 => \mantissa_b_aux_reg_n_0_[711]\,
      I3 => \mantissa_a_aux_reg_n_0_[711]\,
      O => sum_sign_i_772_n_0
    );
sum_sign_i_773: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[708]\,
      I1 => \mantissa_b_aux_reg_n_0_[708]\,
      I2 => \mantissa_b_aux_reg_n_0_[709]\,
      I3 => \mantissa_a_aux_reg_n_0_[709]\,
      O => sum_sign_i_773_n_0
    );
sum_sign_i_774: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[706]\,
      I1 => \mantissa_b_aux_reg_n_0_[706]\,
      I2 => \mantissa_b_aux_reg_n_0_[707]\,
      I3 => \mantissa_a_aux_reg_n_0_[707]\,
      O => sum_sign_i_774_n_0
    );
sum_sign_i_775: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[704]\,
      I1 => \mantissa_b_aux_reg_n_0_[704]\,
      I2 => \mantissa_b_aux_reg_n_0_[705]\,
      I3 => \mantissa_a_aux_reg_n_0_[705]\,
      O => sum_sign_i_775_n_0
    );
sum_sign_i_776: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[710]\,
      I1 => \mantissa_b_aux_reg_n_0_[710]\,
      I2 => \mantissa_a_aux_reg_n_0_[711]\,
      I3 => \mantissa_b_aux_reg_n_0_[711]\,
      O => sum_sign_i_776_n_0
    );
sum_sign_i_777: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[708]\,
      I1 => \mantissa_b_aux_reg_n_0_[708]\,
      I2 => \mantissa_a_aux_reg_n_0_[709]\,
      I3 => \mantissa_b_aux_reg_n_0_[709]\,
      O => sum_sign_i_777_n_0
    );
sum_sign_i_778: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[706]\,
      I1 => \mantissa_b_aux_reg_n_0_[706]\,
      I2 => \mantissa_a_aux_reg_n_0_[707]\,
      I3 => \mantissa_b_aux_reg_n_0_[707]\,
      O => sum_sign_i_778_n_0
    );
sum_sign_i_779: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[704]\,
      I1 => \mantissa_b_aux_reg_n_0_[704]\,
      I2 => \mantissa_a_aux_reg_n_0_[705]\,
      I3 => \mantissa_b_aux_reg_n_0_[705]\,
      O => sum_sign_i_779_n_0
    );
sum_sign_i_781: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[702]\,
      I1 => \mantissa_a_aux_reg_n_0_[702]\,
      I2 => \mantissa_a_aux_reg_n_0_[703]\,
      I3 => \mantissa_b_aux_reg_n_0_[703]\,
      O => sum_sign_i_781_n_0
    );
sum_sign_i_782: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[700]\,
      I1 => \mantissa_a_aux_reg_n_0_[700]\,
      I2 => \mantissa_a_aux_reg_n_0_[701]\,
      I3 => \mantissa_b_aux_reg_n_0_[701]\,
      O => sum_sign_i_782_n_0
    );
sum_sign_i_783: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[698]\,
      I1 => \mantissa_a_aux_reg_n_0_[698]\,
      I2 => \mantissa_a_aux_reg_n_0_[699]\,
      I3 => \mantissa_b_aux_reg_n_0_[699]\,
      O => sum_sign_i_783_n_0
    );
sum_sign_i_784: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[696]\,
      I1 => \mantissa_a_aux_reg_n_0_[696]\,
      I2 => \mantissa_a_aux_reg_n_0_[697]\,
      I3 => \mantissa_b_aux_reg_n_0_[697]\,
      O => sum_sign_i_784_n_0
    );
sum_sign_i_785: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[702]\,
      I1 => \mantissa_a_aux_reg_n_0_[702]\,
      I2 => \mantissa_b_aux_reg_n_0_[703]\,
      I3 => \mantissa_a_aux_reg_n_0_[703]\,
      O => sum_sign_i_785_n_0
    );
sum_sign_i_786: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[700]\,
      I1 => \mantissa_a_aux_reg_n_0_[700]\,
      I2 => \mantissa_b_aux_reg_n_0_[701]\,
      I3 => \mantissa_a_aux_reg_n_0_[701]\,
      O => sum_sign_i_786_n_0
    );
sum_sign_i_787: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[698]\,
      I1 => \mantissa_a_aux_reg_n_0_[698]\,
      I2 => \mantissa_b_aux_reg_n_0_[699]\,
      I3 => \mantissa_a_aux_reg_n_0_[699]\,
      O => sum_sign_i_787_n_0
    );
sum_sign_i_788: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[696]\,
      I1 => \mantissa_a_aux_reg_n_0_[696]\,
      I2 => \mantissa_b_aux_reg_n_0_[697]\,
      I3 => \mantissa_a_aux_reg_n_0_[697]\,
      O => sum_sign_i_788_n_0
    );
sum_sign_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1014]\,
      I1 => \mantissa_a_aux_reg_n_0_[1014]\,
      I2 => \mantissa_a_aux_reg_n_0_[1015]\,
      I3 => \mantissa_b_aux_reg_n_0_[1015]\,
      O => sum_sign_i_79_n_0
    );
sum_sign_i_790: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[702]\,
      I1 => \mantissa_b_aux_reg_n_0_[702]\,
      I2 => \mantissa_b_aux_reg_n_0_[703]\,
      I3 => \mantissa_a_aux_reg_n_0_[703]\,
      O => sum_sign_i_790_n_0
    );
sum_sign_i_791: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[700]\,
      I1 => \mantissa_b_aux_reg_n_0_[700]\,
      I2 => \mantissa_b_aux_reg_n_0_[701]\,
      I3 => \mantissa_a_aux_reg_n_0_[701]\,
      O => sum_sign_i_791_n_0
    );
sum_sign_i_792: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[698]\,
      I1 => \mantissa_b_aux_reg_n_0_[698]\,
      I2 => \mantissa_b_aux_reg_n_0_[699]\,
      I3 => \mantissa_a_aux_reg_n_0_[699]\,
      O => sum_sign_i_792_n_0
    );
sum_sign_i_793: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[696]\,
      I1 => \mantissa_b_aux_reg_n_0_[696]\,
      I2 => \mantissa_b_aux_reg_n_0_[697]\,
      I3 => \mantissa_a_aux_reg_n_0_[697]\,
      O => sum_sign_i_793_n_0
    );
sum_sign_i_794: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[702]\,
      I1 => \mantissa_b_aux_reg_n_0_[702]\,
      I2 => \mantissa_a_aux_reg_n_0_[703]\,
      I3 => \mantissa_b_aux_reg_n_0_[703]\,
      O => sum_sign_i_794_n_0
    );
sum_sign_i_795: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[700]\,
      I1 => \mantissa_b_aux_reg_n_0_[700]\,
      I2 => \mantissa_a_aux_reg_n_0_[701]\,
      I3 => \mantissa_b_aux_reg_n_0_[701]\,
      O => sum_sign_i_795_n_0
    );
sum_sign_i_796: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[698]\,
      I1 => \mantissa_b_aux_reg_n_0_[698]\,
      I2 => \mantissa_a_aux_reg_n_0_[699]\,
      I3 => \mantissa_b_aux_reg_n_0_[699]\,
      O => sum_sign_i_796_n_0
    );
sum_sign_i_797: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[696]\,
      I1 => \mantissa_b_aux_reg_n_0_[696]\,
      I2 => \mantissa_a_aux_reg_n_0_[697]\,
      I3 => \mantissa_b_aux_reg_n_0_[697]\,
      O => sum_sign_i_797_n_0
    );
sum_sign_i_799: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[694]\,
      I1 => \mantissa_a_aux_reg_n_0_[694]\,
      I2 => \mantissa_a_aux_reg_n_0_[695]\,
      I3 => \mantissa_b_aux_reg_n_0_[695]\,
      O => sum_sign_i_799_n_0
    );
sum_sign_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1044]\,
      I1 => \mantissa_a_aux_reg_n_0_[1044]\,
      I2 => \mantissa_a_aux_reg_n_0_[1045]\,
      I3 => \mantissa_b_aux_reg_n_0_[1045]\,
      O => sum_sign_i_8_n_0
    );
sum_sign_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1012]\,
      I1 => \mantissa_a_aux_reg_n_0_[1012]\,
      I2 => \mantissa_a_aux_reg_n_0_[1013]\,
      I3 => \mantissa_b_aux_reg_n_0_[1013]\,
      O => sum_sign_i_80_n_0
    );
sum_sign_i_800: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[692]\,
      I1 => \mantissa_a_aux_reg_n_0_[692]\,
      I2 => \mantissa_a_aux_reg_n_0_[693]\,
      I3 => \mantissa_b_aux_reg_n_0_[693]\,
      O => sum_sign_i_800_n_0
    );
sum_sign_i_801: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[690]\,
      I1 => \mantissa_a_aux_reg_n_0_[690]\,
      I2 => \mantissa_a_aux_reg_n_0_[691]\,
      I3 => \mantissa_b_aux_reg_n_0_[691]\,
      O => sum_sign_i_801_n_0
    );
sum_sign_i_802: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[688]\,
      I1 => \mantissa_a_aux_reg_n_0_[688]\,
      I2 => \mantissa_a_aux_reg_n_0_[689]\,
      I3 => \mantissa_b_aux_reg_n_0_[689]\,
      O => sum_sign_i_802_n_0
    );
sum_sign_i_803: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[694]\,
      I1 => \mantissa_a_aux_reg_n_0_[694]\,
      I2 => \mantissa_b_aux_reg_n_0_[695]\,
      I3 => \mantissa_a_aux_reg_n_0_[695]\,
      O => sum_sign_i_803_n_0
    );
sum_sign_i_804: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[692]\,
      I1 => \mantissa_a_aux_reg_n_0_[692]\,
      I2 => \mantissa_b_aux_reg_n_0_[693]\,
      I3 => \mantissa_a_aux_reg_n_0_[693]\,
      O => sum_sign_i_804_n_0
    );
sum_sign_i_805: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[690]\,
      I1 => \mantissa_a_aux_reg_n_0_[690]\,
      I2 => \mantissa_b_aux_reg_n_0_[691]\,
      I3 => \mantissa_a_aux_reg_n_0_[691]\,
      O => sum_sign_i_805_n_0
    );
sum_sign_i_806: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[688]\,
      I1 => \mantissa_a_aux_reg_n_0_[688]\,
      I2 => \mantissa_b_aux_reg_n_0_[689]\,
      I3 => \mantissa_a_aux_reg_n_0_[689]\,
      O => sum_sign_i_806_n_0
    );
sum_sign_i_808: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[694]\,
      I1 => \mantissa_b_aux_reg_n_0_[694]\,
      I2 => \mantissa_b_aux_reg_n_0_[695]\,
      I3 => \mantissa_a_aux_reg_n_0_[695]\,
      O => sum_sign_i_808_n_0
    );
sum_sign_i_809: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[692]\,
      I1 => \mantissa_b_aux_reg_n_0_[692]\,
      I2 => \mantissa_b_aux_reg_n_0_[693]\,
      I3 => \mantissa_a_aux_reg_n_0_[693]\,
      O => sum_sign_i_809_n_0
    );
sum_sign_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1010]\,
      I1 => \mantissa_a_aux_reg_n_0_[1010]\,
      I2 => \mantissa_a_aux_reg_n_0_[1011]\,
      I3 => \mantissa_b_aux_reg_n_0_[1011]\,
      O => sum_sign_i_81_n_0
    );
sum_sign_i_810: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[690]\,
      I1 => \mantissa_b_aux_reg_n_0_[690]\,
      I2 => \mantissa_b_aux_reg_n_0_[691]\,
      I3 => \mantissa_a_aux_reg_n_0_[691]\,
      O => sum_sign_i_810_n_0
    );
sum_sign_i_811: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[688]\,
      I1 => \mantissa_b_aux_reg_n_0_[688]\,
      I2 => \mantissa_b_aux_reg_n_0_[689]\,
      I3 => \mantissa_a_aux_reg_n_0_[689]\,
      O => sum_sign_i_811_n_0
    );
sum_sign_i_812: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[694]\,
      I1 => \mantissa_b_aux_reg_n_0_[694]\,
      I2 => \mantissa_a_aux_reg_n_0_[695]\,
      I3 => \mantissa_b_aux_reg_n_0_[695]\,
      O => sum_sign_i_812_n_0
    );
sum_sign_i_813: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[692]\,
      I1 => \mantissa_b_aux_reg_n_0_[692]\,
      I2 => \mantissa_a_aux_reg_n_0_[693]\,
      I3 => \mantissa_b_aux_reg_n_0_[693]\,
      O => sum_sign_i_813_n_0
    );
sum_sign_i_814: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[690]\,
      I1 => \mantissa_b_aux_reg_n_0_[690]\,
      I2 => \mantissa_a_aux_reg_n_0_[691]\,
      I3 => \mantissa_b_aux_reg_n_0_[691]\,
      O => sum_sign_i_814_n_0
    );
sum_sign_i_815: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[688]\,
      I1 => \mantissa_b_aux_reg_n_0_[688]\,
      I2 => \mantissa_a_aux_reg_n_0_[689]\,
      I3 => \mantissa_b_aux_reg_n_0_[689]\,
      O => sum_sign_i_815_n_0
    );
sum_sign_i_817: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[686]\,
      I1 => \mantissa_a_aux_reg_n_0_[686]\,
      I2 => \mantissa_a_aux_reg_n_0_[687]\,
      I3 => \mantissa_b_aux_reg_n_0_[687]\,
      O => sum_sign_i_817_n_0
    );
sum_sign_i_818: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[684]\,
      I1 => \mantissa_a_aux_reg_n_0_[684]\,
      I2 => \mantissa_a_aux_reg_n_0_[685]\,
      I3 => \mantissa_b_aux_reg_n_0_[685]\,
      O => sum_sign_i_818_n_0
    );
sum_sign_i_819: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[682]\,
      I1 => \mantissa_a_aux_reg_n_0_[682]\,
      I2 => \mantissa_a_aux_reg_n_0_[683]\,
      I3 => \mantissa_b_aux_reg_n_0_[683]\,
      O => sum_sign_i_819_n_0
    );
sum_sign_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1008]\,
      I1 => \mantissa_a_aux_reg_n_0_[1008]\,
      I2 => \mantissa_a_aux_reg_n_0_[1009]\,
      I3 => \mantissa_b_aux_reg_n_0_[1009]\,
      O => sum_sign_i_82_n_0
    );
sum_sign_i_820: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[680]\,
      I1 => \mantissa_a_aux_reg_n_0_[680]\,
      I2 => \mantissa_a_aux_reg_n_0_[681]\,
      I3 => \mantissa_b_aux_reg_n_0_[681]\,
      O => sum_sign_i_820_n_0
    );
sum_sign_i_821: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[686]\,
      I1 => \mantissa_a_aux_reg_n_0_[686]\,
      I2 => \mantissa_b_aux_reg_n_0_[687]\,
      I3 => \mantissa_a_aux_reg_n_0_[687]\,
      O => sum_sign_i_821_n_0
    );
sum_sign_i_822: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[684]\,
      I1 => \mantissa_a_aux_reg_n_0_[684]\,
      I2 => \mantissa_b_aux_reg_n_0_[685]\,
      I3 => \mantissa_a_aux_reg_n_0_[685]\,
      O => sum_sign_i_822_n_0
    );
sum_sign_i_823: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[682]\,
      I1 => \mantissa_a_aux_reg_n_0_[682]\,
      I2 => \mantissa_b_aux_reg_n_0_[683]\,
      I3 => \mantissa_a_aux_reg_n_0_[683]\,
      O => sum_sign_i_823_n_0
    );
sum_sign_i_824: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[680]\,
      I1 => \mantissa_a_aux_reg_n_0_[680]\,
      I2 => \mantissa_b_aux_reg_n_0_[681]\,
      I3 => \mantissa_a_aux_reg_n_0_[681]\,
      O => sum_sign_i_824_n_0
    );
sum_sign_i_826: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[686]\,
      I1 => \mantissa_b_aux_reg_n_0_[686]\,
      I2 => \mantissa_b_aux_reg_n_0_[687]\,
      I3 => \mantissa_a_aux_reg_n_0_[687]\,
      O => sum_sign_i_826_n_0
    );
sum_sign_i_827: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[684]\,
      I1 => \mantissa_b_aux_reg_n_0_[684]\,
      I2 => \mantissa_b_aux_reg_n_0_[685]\,
      I3 => \mantissa_a_aux_reg_n_0_[685]\,
      O => sum_sign_i_827_n_0
    );
sum_sign_i_828: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[682]\,
      I1 => \mantissa_b_aux_reg_n_0_[682]\,
      I2 => \mantissa_b_aux_reg_n_0_[683]\,
      I3 => \mantissa_a_aux_reg_n_0_[683]\,
      O => sum_sign_i_828_n_0
    );
sum_sign_i_829: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[680]\,
      I1 => \mantissa_b_aux_reg_n_0_[680]\,
      I2 => \mantissa_b_aux_reg_n_0_[681]\,
      I3 => \mantissa_a_aux_reg_n_0_[681]\,
      O => sum_sign_i_829_n_0
    );
sum_sign_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1014]\,
      I1 => \mantissa_a_aux_reg_n_0_[1014]\,
      I2 => \mantissa_b_aux_reg_n_0_[1015]\,
      I3 => \mantissa_a_aux_reg_n_0_[1015]\,
      O => sum_sign_i_83_n_0
    );
sum_sign_i_830: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[686]\,
      I1 => \mantissa_b_aux_reg_n_0_[686]\,
      I2 => \mantissa_a_aux_reg_n_0_[687]\,
      I3 => \mantissa_b_aux_reg_n_0_[687]\,
      O => sum_sign_i_830_n_0
    );
sum_sign_i_831: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[684]\,
      I1 => \mantissa_b_aux_reg_n_0_[684]\,
      I2 => \mantissa_a_aux_reg_n_0_[685]\,
      I3 => \mantissa_b_aux_reg_n_0_[685]\,
      O => sum_sign_i_831_n_0
    );
sum_sign_i_832: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[682]\,
      I1 => \mantissa_b_aux_reg_n_0_[682]\,
      I2 => \mantissa_a_aux_reg_n_0_[683]\,
      I3 => \mantissa_b_aux_reg_n_0_[683]\,
      O => sum_sign_i_832_n_0
    );
sum_sign_i_833: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[680]\,
      I1 => \mantissa_b_aux_reg_n_0_[680]\,
      I2 => \mantissa_a_aux_reg_n_0_[681]\,
      I3 => \mantissa_b_aux_reg_n_0_[681]\,
      O => sum_sign_i_833_n_0
    );
sum_sign_i_835: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[678]\,
      I1 => \mantissa_a_aux_reg_n_0_[678]\,
      I2 => \mantissa_a_aux_reg_n_0_[679]\,
      I3 => \mantissa_b_aux_reg_n_0_[679]\,
      O => sum_sign_i_835_n_0
    );
sum_sign_i_836: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[676]\,
      I1 => \mantissa_a_aux_reg_n_0_[676]\,
      I2 => \mantissa_a_aux_reg_n_0_[677]\,
      I3 => \mantissa_b_aux_reg_n_0_[677]\,
      O => sum_sign_i_836_n_0
    );
sum_sign_i_837: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[674]\,
      I1 => \mantissa_a_aux_reg_n_0_[674]\,
      I2 => \mantissa_a_aux_reg_n_0_[675]\,
      I3 => \mantissa_b_aux_reg_n_0_[675]\,
      O => sum_sign_i_837_n_0
    );
sum_sign_i_838: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[672]\,
      I1 => \mantissa_a_aux_reg_n_0_[672]\,
      I2 => \mantissa_a_aux_reg_n_0_[673]\,
      I3 => \mantissa_b_aux_reg_n_0_[673]\,
      O => sum_sign_i_838_n_0
    );
sum_sign_i_839: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[678]\,
      I1 => \mantissa_a_aux_reg_n_0_[678]\,
      I2 => \mantissa_b_aux_reg_n_0_[679]\,
      I3 => \mantissa_a_aux_reg_n_0_[679]\,
      O => sum_sign_i_839_n_0
    );
sum_sign_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1012]\,
      I1 => \mantissa_a_aux_reg_n_0_[1012]\,
      I2 => \mantissa_b_aux_reg_n_0_[1013]\,
      I3 => \mantissa_a_aux_reg_n_0_[1013]\,
      O => sum_sign_i_84_n_0
    );
sum_sign_i_840: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[676]\,
      I1 => \mantissa_a_aux_reg_n_0_[676]\,
      I2 => \mantissa_b_aux_reg_n_0_[677]\,
      I3 => \mantissa_a_aux_reg_n_0_[677]\,
      O => sum_sign_i_840_n_0
    );
sum_sign_i_841: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[674]\,
      I1 => \mantissa_a_aux_reg_n_0_[674]\,
      I2 => \mantissa_b_aux_reg_n_0_[675]\,
      I3 => \mantissa_a_aux_reg_n_0_[675]\,
      O => sum_sign_i_841_n_0
    );
sum_sign_i_842: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[672]\,
      I1 => \mantissa_a_aux_reg_n_0_[672]\,
      I2 => \mantissa_b_aux_reg_n_0_[673]\,
      I3 => \mantissa_a_aux_reg_n_0_[673]\,
      O => sum_sign_i_842_n_0
    );
sum_sign_i_844: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[678]\,
      I1 => \mantissa_b_aux_reg_n_0_[678]\,
      I2 => \mantissa_b_aux_reg_n_0_[679]\,
      I3 => \mantissa_a_aux_reg_n_0_[679]\,
      O => sum_sign_i_844_n_0
    );
sum_sign_i_845: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[676]\,
      I1 => \mantissa_b_aux_reg_n_0_[676]\,
      I2 => \mantissa_b_aux_reg_n_0_[677]\,
      I3 => \mantissa_a_aux_reg_n_0_[677]\,
      O => sum_sign_i_845_n_0
    );
sum_sign_i_846: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[674]\,
      I1 => \mantissa_b_aux_reg_n_0_[674]\,
      I2 => \mantissa_b_aux_reg_n_0_[675]\,
      I3 => \mantissa_a_aux_reg_n_0_[675]\,
      O => sum_sign_i_846_n_0
    );
sum_sign_i_847: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[672]\,
      I1 => \mantissa_b_aux_reg_n_0_[672]\,
      I2 => \mantissa_b_aux_reg_n_0_[673]\,
      I3 => \mantissa_a_aux_reg_n_0_[673]\,
      O => sum_sign_i_847_n_0
    );
sum_sign_i_848: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[678]\,
      I1 => \mantissa_b_aux_reg_n_0_[678]\,
      I2 => \mantissa_a_aux_reg_n_0_[679]\,
      I3 => \mantissa_b_aux_reg_n_0_[679]\,
      O => sum_sign_i_848_n_0
    );
sum_sign_i_849: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[676]\,
      I1 => \mantissa_b_aux_reg_n_0_[676]\,
      I2 => \mantissa_a_aux_reg_n_0_[677]\,
      I3 => \mantissa_b_aux_reg_n_0_[677]\,
      O => sum_sign_i_849_n_0
    );
sum_sign_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1010]\,
      I1 => \mantissa_a_aux_reg_n_0_[1010]\,
      I2 => \mantissa_b_aux_reg_n_0_[1011]\,
      I3 => \mantissa_a_aux_reg_n_0_[1011]\,
      O => sum_sign_i_85_n_0
    );
sum_sign_i_850: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[674]\,
      I1 => \mantissa_b_aux_reg_n_0_[674]\,
      I2 => \mantissa_a_aux_reg_n_0_[675]\,
      I3 => \mantissa_b_aux_reg_n_0_[675]\,
      O => sum_sign_i_850_n_0
    );
sum_sign_i_851: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[672]\,
      I1 => \mantissa_b_aux_reg_n_0_[672]\,
      I2 => \mantissa_a_aux_reg_n_0_[673]\,
      I3 => \mantissa_b_aux_reg_n_0_[673]\,
      O => sum_sign_i_851_n_0
    );
sum_sign_i_853: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[670]\,
      I1 => \mantissa_a_aux_reg_n_0_[670]\,
      I2 => \mantissa_a_aux_reg_n_0_[671]\,
      I3 => \mantissa_b_aux_reg_n_0_[671]\,
      O => sum_sign_i_853_n_0
    );
sum_sign_i_854: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[668]\,
      I1 => \mantissa_a_aux_reg_n_0_[668]\,
      I2 => \mantissa_a_aux_reg_n_0_[669]\,
      I3 => \mantissa_b_aux_reg_n_0_[669]\,
      O => sum_sign_i_854_n_0
    );
sum_sign_i_855: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[666]\,
      I1 => \mantissa_a_aux_reg_n_0_[666]\,
      I2 => \mantissa_a_aux_reg_n_0_[667]\,
      I3 => \mantissa_b_aux_reg_n_0_[667]\,
      O => sum_sign_i_855_n_0
    );
sum_sign_i_856: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[664]\,
      I1 => \mantissa_a_aux_reg_n_0_[664]\,
      I2 => \mantissa_a_aux_reg_n_0_[665]\,
      I3 => \mantissa_b_aux_reg_n_0_[665]\,
      O => sum_sign_i_856_n_0
    );
sum_sign_i_857: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[670]\,
      I1 => \mantissa_a_aux_reg_n_0_[670]\,
      I2 => \mantissa_b_aux_reg_n_0_[671]\,
      I3 => \mantissa_a_aux_reg_n_0_[671]\,
      O => sum_sign_i_857_n_0
    );
sum_sign_i_858: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[668]\,
      I1 => \mantissa_a_aux_reg_n_0_[668]\,
      I2 => \mantissa_b_aux_reg_n_0_[669]\,
      I3 => \mantissa_a_aux_reg_n_0_[669]\,
      O => sum_sign_i_858_n_0
    );
sum_sign_i_859: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[666]\,
      I1 => \mantissa_a_aux_reg_n_0_[666]\,
      I2 => \mantissa_b_aux_reg_n_0_[667]\,
      I3 => \mantissa_a_aux_reg_n_0_[667]\,
      O => sum_sign_i_859_n_0
    );
sum_sign_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1008]\,
      I1 => \mantissa_a_aux_reg_n_0_[1008]\,
      I2 => \mantissa_b_aux_reg_n_0_[1009]\,
      I3 => \mantissa_a_aux_reg_n_0_[1009]\,
      O => sum_sign_i_86_n_0
    );
sum_sign_i_860: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[664]\,
      I1 => \mantissa_a_aux_reg_n_0_[664]\,
      I2 => \mantissa_b_aux_reg_n_0_[665]\,
      I3 => \mantissa_a_aux_reg_n_0_[665]\,
      O => sum_sign_i_860_n_0
    );
sum_sign_i_862: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[670]\,
      I1 => \mantissa_b_aux_reg_n_0_[670]\,
      I2 => \mantissa_b_aux_reg_n_0_[671]\,
      I3 => \mantissa_a_aux_reg_n_0_[671]\,
      O => sum_sign_i_862_n_0
    );
sum_sign_i_863: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[668]\,
      I1 => \mantissa_b_aux_reg_n_0_[668]\,
      I2 => \mantissa_b_aux_reg_n_0_[669]\,
      I3 => \mantissa_a_aux_reg_n_0_[669]\,
      O => sum_sign_i_863_n_0
    );
sum_sign_i_864: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[666]\,
      I1 => \mantissa_b_aux_reg_n_0_[666]\,
      I2 => \mantissa_b_aux_reg_n_0_[667]\,
      I3 => \mantissa_a_aux_reg_n_0_[667]\,
      O => sum_sign_i_864_n_0
    );
sum_sign_i_865: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[664]\,
      I1 => \mantissa_b_aux_reg_n_0_[664]\,
      I2 => \mantissa_b_aux_reg_n_0_[665]\,
      I3 => \mantissa_a_aux_reg_n_0_[665]\,
      O => sum_sign_i_865_n_0
    );
sum_sign_i_866: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[670]\,
      I1 => \mantissa_b_aux_reg_n_0_[670]\,
      I2 => \mantissa_a_aux_reg_n_0_[671]\,
      I3 => \mantissa_b_aux_reg_n_0_[671]\,
      O => sum_sign_i_866_n_0
    );
sum_sign_i_867: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[668]\,
      I1 => \mantissa_b_aux_reg_n_0_[668]\,
      I2 => \mantissa_a_aux_reg_n_0_[669]\,
      I3 => \mantissa_b_aux_reg_n_0_[669]\,
      O => sum_sign_i_867_n_0
    );
sum_sign_i_868: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[666]\,
      I1 => \mantissa_b_aux_reg_n_0_[666]\,
      I2 => \mantissa_a_aux_reg_n_0_[667]\,
      I3 => \mantissa_b_aux_reg_n_0_[667]\,
      O => sum_sign_i_868_n_0
    );
sum_sign_i_869: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[664]\,
      I1 => \mantissa_b_aux_reg_n_0_[664]\,
      I2 => \mantissa_a_aux_reg_n_0_[665]\,
      I3 => \mantissa_b_aux_reg_n_0_[665]\,
      O => sum_sign_i_869_n_0
    );
sum_sign_i_871: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[662]\,
      I1 => \mantissa_a_aux_reg_n_0_[662]\,
      I2 => \mantissa_a_aux_reg_n_0_[663]\,
      I3 => \mantissa_b_aux_reg_n_0_[663]\,
      O => sum_sign_i_871_n_0
    );
sum_sign_i_872: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[660]\,
      I1 => \mantissa_a_aux_reg_n_0_[660]\,
      I2 => \mantissa_a_aux_reg_n_0_[661]\,
      I3 => \mantissa_b_aux_reg_n_0_[661]\,
      O => sum_sign_i_872_n_0
    );
sum_sign_i_873: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[658]\,
      I1 => \mantissa_a_aux_reg_n_0_[658]\,
      I2 => \mantissa_a_aux_reg_n_0_[659]\,
      I3 => \mantissa_b_aux_reg_n_0_[659]\,
      O => sum_sign_i_873_n_0
    );
sum_sign_i_874: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[656]\,
      I1 => \mantissa_a_aux_reg_n_0_[656]\,
      I2 => \mantissa_a_aux_reg_n_0_[657]\,
      I3 => \mantissa_b_aux_reg_n_0_[657]\,
      O => sum_sign_i_874_n_0
    );
sum_sign_i_875: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[662]\,
      I1 => \mantissa_a_aux_reg_n_0_[662]\,
      I2 => \mantissa_b_aux_reg_n_0_[663]\,
      I3 => \mantissa_a_aux_reg_n_0_[663]\,
      O => sum_sign_i_875_n_0
    );
sum_sign_i_876: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[660]\,
      I1 => \mantissa_a_aux_reg_n_0_[660]\,
      I2 => \mantissa_b_aux_reg_n_0_[661]\,
      I3 => \mantissa_a_aux_reg_n_0_[661]\,
      O => sum_sign_i_876_n_0
    );
sum_sign_i_877: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[658]\,
      I1 => \mantissa_a_aux_reg_n_0_[658]\,
      I2 => \mantissa_b_aux_reg_n_0_[659]\,
      I3 => \mantissa_a_aux_reg_n_0_[659]\,
      O => sum_sign_i_877_n_0
    );
sum_sign_i_878: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[656]\,
      I1 => \mantissa_a_aux_reg_n_0_[656]\,
      I2 => \mantissa_b_aux_reg_n_0_[657]\,
      I3 => \mantissa_a_aux_reg_n_0_[657]\,
      O => sum_sign_i_878_n_0
    );
sum_sign_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1014]\,
      I1 => \mantissa_b_aux_reg_n_0_[1014]\,
      I2 => \mantissa_b_aux_reg_n_0_[1015]\,
      I3 => \mantissa_a_aux_reg_n_0_[1015]\,
      O => sum_sign_i_88_n_0
    );
sum_sign_i_880: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[662]\,
      I1 => \mantissa_b_aux_reg_n_0_[662]\,
      I2 => \mantissa_b_aux_reg_n_0_[663]\,
      I3 => \mantissa_a_aux_reg_n_0_[663]\,
      O => sum_sign_i_880_n_0
    );
sum_sign_i_881: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[660]\,
      I1 => \mantissa_b_aux_reg_n_0_[660]\,
      I2 => \mantissa_b_aux_reg_n_0_[661]\,
      I3 => \mantissa_a_aux_reg_n_0_[661]\,
      O => sum_sign_i_881_n_0
    );
sum_sign_i_882: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[658]\,
      I1 => \mantissa_b_aux_reg_n_0_[658]\,
      I2 => \mantissa_b_aux_reg_n_0_[659]\,
      I3 => \mantissa_a_aux_reg_n_0_[659]\,
      O => sum_sign_i_882_n_0
    );
sum_sign_i_883: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[656]\,
      I1 => \mantissa_b_aux_reg_n_0_[656]\,
      I2 => \mantissa_b_aux_reg_n_0_[657]\,
      I3 => \mantissa_a_aux_reg_n_0_[657]\,
      O => sum_sign_i_883_n_0
    );
sum_sign_i_884: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[662]\,
      I1 => \mantissa_b_aux_reg_n_0_[662]\,
      I2 => \mantissa_a_aux_reg_n_0_[663]\,
      I3 => \mantissa_b_aux_reg_n_0_[663]\,
      O => sum_sign_i_884_n_0
    );
sum_sign_i_885: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[660]\,
      I1 => \mantissa_b_aux_reg_n_0_[660]\,
      I2 => \mantissa_a_aux_reg_n_0_[661]\,
      I3 => \mantissa_b_aux_reg_n_0_[661]\,
      O => sum_sign_i_885_n_0
    );
sum_sign_i_886: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[658]\,
      I1 => \mantissa_b_aux_reg_n_0_[658]\,
      I2 => \mantissa_a_aux_reg_n_0_[659]\,
      I3 => \mantissa_b_aux_reg_n_0_[659]\,
      O => sum_sign_i_886_n_0
    );
sum_sign_i_887: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[656]\,
      I1 => \mantissa_b_aux_reg_n_0_[656]\,
      I2 => \mantissa_a_aux_reg_n_0_[657]\,
      I3 => \mantissa_b_aux_reg_n_0_[657]\,
      O => sum_sign_i_887_n_0
    );
sum_sign_i_889: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[654]\,
      I1 => \mantissa_a_aux_reg_n_0_[654]\,
      I2 => \mantissa_a_aux_reg_n_0_[655]\,
      I3 => \mantissa_b_aux_reg_n_0_[655]\,
      O => sum_sign_i_889_n_0
    );
sum_sign_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1012]\,
      I1 => \mantissa_b_aux_reg_n_0_[1012]\,
      I2 => \mantissa_b_aux_reg_n_0_[1013]\,
      I3 => \mantissa_a_aux_reg_n_0_[1013]\,
      O => sum_sign_i_89_n_0
    );
sum_sign_i_890: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[652]\,
      I1 => \mantissa_a_aux_reg_n_0_[652]\,
      I2 => \mantissa_a_aux_reg_n_0_[653]\,
      I3 => \mantissa_b_aux_reg_n_0_[653]\,
      O => sum_sign_i_890_n_0
    );
sum_sign_i_891: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[650]\,
      I1 => \mantissa_a_aux_reg_n_0_[650]\,
      I2 => \mantissa_a_aux_reg_n_0_[651]\,
      I3 => \mantissa_b_aux_reg_n_0_[651]\,
      O => sum_sign_i_891_n_0
    );
sum_sign_i_892: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[648]\,
      I1 => \mantissa_a_aux_reg_n_0_[648]\,
      I2 => \mantissa_a_aux_reg_n_0_[649]\,
      I3 => \mantissa_b_aux_reg_n_0_[649]\,
      O => sum_sign_i_892_n_0
    );
sum_sign_i_893: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[654]\,
      I1 => \mantissa_a_aux_reg_n_0_[654]\,
      I2 => \mantissa_b_aux_reg_n_0_[655]\,
      I3 => \mantissa_a_aux_reg_n_0_[655]\,
      O => sum_sign_i_893_n_0
    );
sum_sign_i_894: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[652]\,
      I1 => \mantissa_a_aux_reg_n_0_[652]\,
      I2 => \mantissa_b_aux_reg_n_0_[653]\,
      I3 => \mantissa_a_aux_reg_n_0_[653]\,
      O => sum_sign_i_894_n_0
    );
sum_sign_i_895: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[650]\,
      I1 => \mantissa_a_aux_reg_n_0_[650]\,
      I2 => \mantissa_b_aux_reg_n_0_[651]\,
      I3 => \mantissa_a_aux_reg_n_0_[651]\,
      O => sum_sign_i_895_n_0
    );
sum_sign_i_896: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[648]\,
      I1 => \mantissa_a_aux_reg_n_0_[648]\,
      I2 => \mantissa_b_aux_reg_n_0_[649]\,
      I3 => \mantissa_a_aux_reg_n_0_[649]\,
      O => sum_sign_i_896_n_0
    );
sum_sign_i_898: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[654]\,
      I1 => \mantissa_b_aux_reg_n_0_[654]\,
      I2 => \mantissa_b_aux_reg_n_0_[655]\,
      I3 => \mantissa_a_aux_reg_n_0_[655]\,
      O => sum_sign_i_898_n_0
    );
sum_sign_i_899: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[652]\,
      I1 => \mantissa_b_aux_reg_n_0_[652]\,
      I2 => \mantissa_b_aux_reg_n_0_[653]\,
      I3 => \mantissa_a_aux_reg_n_0_[653]\,
      O => sum_sign_i_899_n_0
    );
sum_sign_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1042]\,
      I1 => \mantissa_a_aux_reg_n_0_[1042]\,
      I2 => \mantissa_a_aux_reg_n_0_[1043]\,
      I3 => \mantissa_b_aux_reg_n_0_[1043]\,
      O => sum_sign_i_9_n_0
    );
sum_sign_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1010]\,
      I1 => \mantissa_b_aux_reg_n_0_[1010]\,
      I2 => \mantissa_b_aux_reg_n_0_[1011]\,
      I3 => \mantissa_a_aux_reg_n_0_[1011]\,
      O => sum_sign_i_90_n_0
    );
sum_sign_i_900: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[650]\,
      I1 => \mantissa_b_aux_reg_n_0_[650]\,
      I2 => \mantissa_b_aux_reg_n_0_[651]\,
      I3 => \mantissa_a_aux_reg_n_0_[651]\,
      O => sum_sign_i_900_n_0
    );
sum_sign_i_901: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[648]\,
      I1 => \mantissa_b_aux_reg_n_0_[648]\,
      I2 => \mantissa_b_aux_reg_n_0_[649]\,
      I3 => \mantissa_a_aux_reg_n_0_[649]\,
      O => sum_sign_i_901_n_0
    );
sum_sign_i_902: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[654]\,
      I1 => \mantissa_b_aux_reg_n_0_[654]\,
      I2 => \mantissa_a_aux_reg_n_0_[655]\,
      I3 => \mantissa_b_aux_reg_n_0_[655]\,
      O => sum_sign_i_902_n_0
    );
sum_sign_i_903: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[652]\,
      I1 => \mantissa_b_aux_reg_n_0_[652]\,
      I2 => \mantissa_a_aux_reg_n_0_[653]\,
      I3 => \mantissa_b_aux_reg_n_0_[653]\,
      O => sum_sign_i_903_n_0
    );
sum_sign_i_904: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[650]\,
      I1 => \mantissa_b_aux_reg_n_0_[650]\,
      I2 => \mantissa_a_aux_reg_n_0_[651]\,
      I3 => \mantissa_b_aux_reg_n_0_[651]\,
      O => sum_sign_i_904_n_0
    );
sum_sign_i_905: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[648]\,
      I1 => \mantissa_b_aux_reg_n_0_[648]\,
      I2 => \mantissa_a_aux_reg_n_0_[649]\,
      I3 => \mantissa_b_aux_reg_n_0_[649]\,
      O => sum_sign_i_905_n_0
    );
sum_sign_i_907: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[646]\,
      I1 => \mantissa_a_aux_reg_n_0_[646]\,
      I2 => \mantissa_a_aux_reg_n_0_[647]\,
      I3 => \mantissa_b_aux_reg_n_0_[647]\,
      O => sum_sign_i_907_n_0
    );
sum_sign_i_908: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[644]\,
      I1 => \mantissa_a_aux_reg_n_0_[644]\,
      I2 => \mantissa_a_aux_reg_n_0_[645]\,
      I3 => \mantissa_b_aux_reg_n_0_[645]\,
      O => sum_sign_i_908_n_0
    );
sum_sign_i_909: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[642]\,
      I1 => \mantissa_a_aux_reg_n_0_[642]\,
      I2 => \mantissa_a_aux_reg_n_0_[643]\,
      I3 => \mantissa_b_aux_reg_n_0_[643]\,
      O => sum_sign_i_909_n_0
    );
sum_sign_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1008]\,
      I1 => \mantissa_b_aux_reg_n_0_[1008]\,
      I2 => \mantissa_b_aux_reg_n_0_[1009]\,
      I3 => \mantissa_a_aux_reg_n_0_[1009]\,
      O => sum_sign_i_91_n_0
    );
sum_sign_i_910: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[640]\,
      I1 => \mantissa_a_aux_reg_n_0_[640]\,
      I2 => \mantissa_a_aux_reg_n_0_[641]\,
      I3 => \mantissa_b_aux_reg_n_0_[641]\,
      O => sum_sign_i_910_n_0
    );
sum_sign_i_911: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[646]\,
      I1 => \mantissa_a_aux_reg_n_0_[646]\,
      I2 => \mantissa_b_aux_reg_n_0_[647]\,
      I3 => \mantissa_a_aux_reg_n_0_[647]\,
      O => sum_sign_i_911_n_0
    );
sum_sign_i_912: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[644]\,
      I1 => \mantissa_a_aux_reg_n_0_[644]\,
      I2 => \mantissa_b_aux_reg_n_0_[645]\,
      I3 => \mantissa_a_aux_reg_n_0_[645]\,
      O => sum_sign_i_912_n_0
    );
sum_sign_i_913: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[642]\,
      I1 => \mantissa_a_aux_reg_n_0_[642]\,
      I2 => \mantissa_b_aux_reg_n_0_[643]\,
      I3 => \mantissa_a_aux_reg_n_0_[643]\,
      O => sum_sign_i_913_n_0
    );
sum_sign_i_914: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[640]\,
      I1 => \mantissa_a_aux_reg_n_0_[640]\,
      I2 => \mantissa_b_aux_reg_n_0_[641]\,
      I3 => \mantissa_a_aux_reg_n_0_[641]\,
      O => sum_sign_i_914_n_0
    );
sum_sign_i_916: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[646]\,
      I1 => \mantissa_b_aux_reg_n_0_[646]\,
      I2 => \mantissa_b_aux_reg_n_0_[647]\,
      I3 => \mantissa_a_aux_reg_n_0_[647]\,
      O => sum_sign_i_916_n_0
    );
sum_sign_i_917: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[644]\,
      I1 => \mantissa_b_aux_reg_n_0_[644]\,
      I2 => \mantissa_b_aux_reg_n_0_[645]\,
      I3 => \mantissa_a_aux_reg_n_0_[645]\,
      O => sum_sign_i_917_n_0
    );
sum_sign_i_918: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[642]\,
      I1 => \mantissa_b_aux_reg_n_0_[642]\,
      I2 => \mantissa_b_aux_reg_n_0_[643]\,
      I3 => \mantissa_a_aux_reg_n_0_[643]\,
      O => sum_sign_i_918_n_0
    );
sum_sign_i_919: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[640]\,
      I1 => \mantissa_b_aux_reg_n_0_[640]\,
      I2 => \mantissa_b_aux_reg_n_0_[641]\,
      I3 => \mantissa_a_aux_reg_n_0_[641]\,
      O => sum_sign_i_919_n_0
    );
sum_sign_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1014]\,
      I1 => \mantissa_b_aux_reg_n_0_[1014]\,
      I2 => \mantissa_a_aux_reg_n_0_[1015]\,
      I3 => \mantissa_b_aux_reg_n_0_[1015]\,
      O => sum_sign_i_92_n_0
    );
sum_sign_i_920: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[646]\,
      I1 => \mantissa_b_aux_reg_n_0_[646]\,
      I2 => \mantissa_a_aux_reg_n_0_[647]\,
      I3 => \mantissa_b_aux_reg_n_0_[647]\,
      O => sum_sign_i_920_n_0
    );
sum_sign_i_921: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[644]\,
      I1 => \mantissa_b_aux_reg_n_0_[644]\,
      I2 => \mantissa_a_aux_reg_n_0_[645]\,
      I3 => \mantissa_b_aux_reg_n_0_[645]\,
      O => sum_sign_i_921_n_0
    );
sum_sign_i_922: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[642]\,
      I1 => \mantissa_b_aux_reg_n_0_[642]\,
      I2 => \mantissa_a_aux_reg_n_0_[643]\,
      I3 => \mantissa_b_aux_reg_n_0_[643]\,
      O => sum_sign_i_922_n_0
    );
sum_sign_i_923: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[640]\,
      I1 => \mantissa_b_aux_reg_n_0_[640]\,
      I2 => \mantissa_a_aux_reg_n_0_[641]\,
      I3 => \mantissa_b_aux_reg_n_0_[641]\,
      O => sum_sign_i_923_n_0
    );
sum_sign_i_925: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[638]\,
      I1 => \mantissa_a_aux_reg_n_0_[638]\,
      I2 => \mantissa_a_aux_reg_n_0_[639]\,
      I3 => \mantissa_b_aux_reg_n_0_[639]\,
      O => sum_sign_i_925_n_0
    );
sum_sign_i_926: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[636]\,
      I1 => \mantissa_a_aux_reg_n_0_[636]\,
      I2 => \mantissa_a_aux_reg_n_0_[637]\,
      I3 => \mantissa_b_aux_reg_n_0_[637]\,
      O => sum_sign_i_926_n_0
    );
sum_sign_i_927: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[634]\,
      I1 => \mantissa_a_aux_reg_n_0_[634]\,
      I2 => \mantissa_a_aux_reg_n_0_[635]\,
      I3 => \mantissa_b_aux_reg_n_0_[635]\,
      O => sum_sign_i_927_n_0
    );
sum_sign_i_928: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[632]\,
      I1 => \mantissa_a_aux_reg_n_0_[632]\,
      I2 => \mantissa_a_aux_reg_n_0_[633]\,
      I3 => \mantissa_b_aux_reg_n_0_[633]\,
      O => sum_sign_i_928_n_0
    );
sum_sign_i_929: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[638]\,
      I1 => \mantissa_a_aux_reg_n_0_[638]\,
      I2 => \mantissa_b_aux_reg_n_0_[639]\,
      I3 => \mantissa_a_aux_reg_n_0_[639]\,
      O => sum_sign_i_929_n_0
    );
sum_sign_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1012]\,
      I1 => \mantissa_b_aux_reg_n_0_[1012]\,
      I2 => \mantissa_a_aux_reg_n_0_[1013]\,
      I3 => \mantissa_b_aux_reg_n_0_[1013]\,
      O => sum_sign_i_93_n_0
    );
sum_sign_i_930: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[636]\,
      I1 => \mantissa_a_aux_reg_n_0_[636]\,
      I2 => \mantissa_b_aux_reg_n_0_[637]\,
      I3 => \mantissa_a_aux_reg_n_0_[637]\,
      O => sum_sign_i_930_n_0
    );
sum_sign_i_931: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[634]\,
      I1 => \mantissa_a_aux_reg_n_0_[634]\,
      I2 => \mantissa_b_aux_reg_n_0_[635]\,
      I3 => \mantissa_a_aux_reg_n_0_[635]\,
      O => sum_sign_i_931_n_0
    );
sum_sign_i_932: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[632]\,
      I1 => \mantissa_a_aux_reg_n_0_[632]\,
      I2 => \mantissa_b_aux_reg_n_0_[633]\,
      I3 => \mantissa_a_aux_reg_n_0_[633]\,
      O => sum_sign_i_932_n_0
    );
sum_sign_i_934: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[638]\,
      I1 => \mantissa_b_aux_reg_n_0_[638]\,
      I2 => \mantissa_b_aux_reg_n_0_[639]\,
      I3 => \mantissa_a_aux_reg_n_0_[639]\,
      O => sum_sign_i_934_n_0
    );
sum_sign_i_935: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[636]\,
      I1 => \mantissa_b_aux_reg_n_0_[636]\,
      I2 => \mantissa_b_aux_reg_n_0_[637]\,
      I3 => \mantissa_a_aux_reg_n_0_[637]\,
      O => sum_sign_i_935_n_0
    );
sum_sign_i_936: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[634]\,
      I1 => \mantissa_b_aux_reg_n_0_[634]\,
      I2 => \mantissa_b_aux_reg_n_0_[635]\,
      I3 => \mantissa_a_aux_reg_n_0_[635]\,
      O => sum_sign_i_936_n_0
    );
sum_sign_i_937: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[632]\,
      I1 => \mantissa_b_aux_reg_n_0_[632]\,
      I2 => \mantissa_b_aux_reg_n_0_[633]\,
      I3 => \mantissa_a_aux_reg_n_0_[633]\,
      O => sum_sign_i_937_n_0
    );
sum_sign_i_938: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[638]\,
      I1 => \mantissa_b_aux_reg_n_0_[638]\,
      I2 => \mantissa_a_aux_reg_n_0_[639]\,
      I3 => \mantissa_b_aux_reg_n_0_[639]\,
      O => sum_sign_i_938_n_0
    );
sum_sign_i_939: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[636]\,
      I1 => \mantissa_b_aux_reg_n_0_[636]\,
      I2 => \mantissa_a_aux_reg_n_0_[637]\,
      I3 => \mantissa_b_aux_reg_n_0_[637]\,
      O => sum_sign_i_939_n_0
    );
sum_sign_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1010]\,
      I1 => \mantissa_b_aux_reg_n_0_[1010]\,
      I2 => \mantissa_a_aux_reg_n_0_[1011]\,
      I3 => \mantissa_b_aux_reg_n_0_[1011]\,
      O => sum_sign_i_94_n_0
    );
sum_sign_i_940: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[634]\,
      I1 => \mantissa_b_aux_reg_n_0_[634]\,
      I2 => \mantissa_a_aux_reg_n_0_[635]\,
      I3 => \mantissa_b_aux_reg_n_0_[635]\,
      O => sum_sign_i_940_n_0
    );
sum_sign_i_941: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[632]\,
      I1 => \mantissa_b_aux_reg_n_0_[632]\,
      I2 => \mantissa_a_aux_reg_n_0_[633]\,
      I3 => \mantissa_b_aux_reg_n_0_[633]\,
      O => sum_sign_i_941_n_0
    );
sum_sign_i_943: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[630]\,
      I1 => \mantissa_a_aux_reg_n_0_[630]\,
      I2 => \mantissa_a_aux_reg_n_0_[631]\,
      I3 => \mantissa_b_aux_reg_n_0_[631]\,
      O => sum_sign_i_943_n_0
    );
sum_sign_i_944: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[628]\,
      I1 => \mantissa_a_aux_reg_n_0_[628]\,
      I2 => \mantissa_a_aux_reg_n_0_[629]\,
      I3 => \mantissa_b_aux_reg_n_0_[629]\,
      O => sum_sign_i_944_n_0
    );
sum_sign_i_945: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[626]\,
      I1 => \mantissa_a_aux_reg_n_0_[626]\,
      I2 => \mantissa_a_aux_reg_n_0_[627]\,
      I3 => \mantissa_b_aux_reg_n_0_[627]\,
      O => sum_sign_i_945_n_0
    );
sum_sign_i_946: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[624]\,
      I1 => \mantissa_a_aux_reg_n_0_[624]\,
      I2 => \mantissa_a_aux_reg_n_0_[625]\,
      I3 => \mantissa_b_aux_reg_n_0_[625]\,
      O => sum_sign_i_946_n_0
    );
sum_sign_i_947: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[630]\,
      I1 => \mantissa_a_aux_reg_n_0_[630]\,
      I2 => \mantissa_b_aux_reg_n_0_[631]\,
      I3 => \mantissa_a_aux_reg_n_0_[631]\,
      O => sum_sign_i_947_n_0
    );
sum_sign_i_948: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[628]\,
      I1 => \mantissa_a_aux_reg_n_0_[628]\,
      I2 => \mantissa_b_aux_reg_n_0_[629]\,
      I3 => \mantissa_a_aux_reg_n_0_[629]\,
      O => sum_sign_i_948_n_0
    );
sum_sign_i_949: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[626]\,
      I1 => \mantissa_a_aux_reg_n_0_[626]\,
      I2 => \mantissa_b_aux_reg_n_0_[627]\,
      I3 => \mantissa_a_aux_reg_n_0_[627]\,
      O => sum_sign_i_949_n_0
    );
sum_sign_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[1008]\,
      I1 => \mantissa_b_aux_reg_n_0_[1008]\,
      I2 => \mantissa_a_aux_reg_n_0_[1009]\,
      I3 => \mantissa_b_aux_reg_n_0_[1009]\,
      O => sum_sign_i_95_n_0
    );
sum_sign_i_950: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[624]\,
      I1 => \mantissa_a_aux_reg_n_0_[624]\,
      I2 => \mantissa_b_aux_reg_n_0_[625]\,
      I3 => \mantissa_a_aux_reg_n_0_[625]\,
      O => sum_sign_i_950_n_0
    );
sum_sign_i_952: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[630]\,
      I1 => \mantissa_b_aux_reg_n_0_[630]\,
      I2 => \mantissa_b_aux_reg_n_0_[631]\,
      I3 => \mantissa_a_aux_reg_n_0_[631]\,
      O => sum_sign_i_952_n_0
    );
sum_sign_i_953: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[628]\,
      I1 => \mantissa_b_aux_reg_n_0_[628]\,
      I2 => \mantissa_b_aux_reg_n_0_[629]\,
      I3 => \mantissa_a_aux_reg_n_0_[629]\,
      O => sum_sign_i_953_n_0
    );
sum_sign_i_954: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[626]\,
      I1 => \mantissa_b_aux_reg_n_0_[626]\,
      I2 => \mantissa_b_aux_reg_n_0_[627]\,
      I3 => \mantissa_a_aux_reg_n_0_[627]\,
      O => sum_sign_i_954_n_0
    );
sum_sign_i_955: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[624]\,
      I1 => \mantissa_b_aux_reg_n_0_[624]\,
      I2 => \mantissa_b_aux_reg_n_0_[625]\,
      I3 => \mantissa_a_aux_reg_n_0_[625]\,
      O => sum_sign_i_955_n_0
    );
sum_sign_i_956: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[630]\,
      I1 => \mantissa_b_aux_reg_n_0_[630]\,
      I2 => \mantissa_a_aux_reg_n_0_[631]\,
      I3 => \mantissa_b_aux_reg_n_0_[631]\,
      O => sum_sign_i_956_n_0
    );
sum_sign_i_957: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[628]\,
      I1 => \mantissa_b_aux_reg_n_0_[628]\,
      I2 => \mantissa_a_aux_reg_n_0_[629]\,
      I3 => \mantissa_b_aux_reg_n_0_[629]\,
      O => sum_sign_i_957_n_0
    );
sum_sign_i_958: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[626]\,
      I1 => \mantissa_b_aux_reg_n_0_[626]\,
      I2 => \mantissa_a_aux_reg_n_0_[627]\,
      I3 => \mantissa_b_aux_reg_n_0_[627]\,
      O => sum_sign_i_958_n_0
    );
sum_sign_i_959: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[624]\,
      I1 => \mantissa_b_aux_reg_n_0_[624]\,
      I2 => \mantissa_a_aux_reg_n_0_[625]\,
      I3 => \mantissa_b_aux_reg_n_0_[625]\,
      O => sum_sign_i_959_n_0
    );
sum_sign_i_961: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[622]\,
      I1 => \mantissa_a_aux_reg_n_0_[622]\,
      I2 => \mantissa_a_aux_reg_n_0_[623]\,
      I3 => \mantissa_b_aux_reg_n_0_[623]\,
      O => sum_sign_i_961_n_0
    );
sum_sign_i_962: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[620]\,
      I1 => \mantissa_a_aux_reg_n_0_[620]\,
      I2 => \mantissa_a_aux_reg_n_0_[621]\,
      I3 => \mantissa_b_aux_reg_n_0_[621]\,
      O => sum_sign_i_962_n_0
    );
sum_sign_i_963: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[618]\,
      I1 => \mantissa_a_aux_reg_n_0_[618]\,
      I2 => \mantissa_a_aux_reg_n_0_[619]\,
      I3 => \mantissa_b_aux_reg_n_0_[619]\,
      O => sum_sign_i_963_n_0
    );
sum_sign_i_964: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[616]\,
      I1 => \mantissa_a_aux_reg_n_0_[616]\,
      I2 => \mantissa_a_aux_reg_n_0_[617]\,
      I3 => \mantissa_b_aux_reg_n_0_[617]\,
      O => sum_sign_i_964_n_0
    );
sum_sign_i_965: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[622]\,
      I1 => \mantissa_a_aux_reg_n_0_[622]\,
      I2 => \mantissa_b_aux_reg_n_0_[623]\,
      I3 => \mantissa_a_aux_reg_n_0_[623]\,
      O => sum_sign_i_965_n_0
    );
sum_sign_i_966: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[620]\,
      I1 => \mantissa_a_aux_reg_n_0_[620]\,
      I2 => \mantissa_b_aux_reg_n_0_[621]\,
      I3 => \mantissa_a_aux_reg_n_0_[621]\,
      O => sum_sign_i_966_n_0
    );
sum_sign_i_967: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[618]\,
      I1 => \mantissa_a_aux_reg_n_0_[618]\,
      I2 => \mantissa_b_aux_reg_n_0_[619]\,
      I3 => \mantissa_a_aux_reg_n_0_[619]\,
      O => sum_sign_i_967_n_0
    );
sum_sign_i_968: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[616]\,
      I1 => \mantissa_a_aux_reg_n_0_[616]\,
      I2 => \mantissa_b_aux_reg_n_0_[617]\,
      I3 => \mantissa_a_aux_reg_n_0_[617]\,
      O => sum_sign_i_968_n_0
    );
sum_sign_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1006]\,
      I1 => \mantissa_a_aux_reg_n_0_[1006]\,
      I2 => \mantissa_a_aux_reg_n_0_[1007]\,
      I3 => \mantissa_b_aux_reg_n_0_[1007]\,
      O => sum_sign_i_97_n_0
    );
sum_sign_i_970: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[622]\,
      I1 => \mantissa_b_aux_reg_n_0_[622]\,
      I2 => \mantissa_b_aux_reg_n_0_[623]\,
      I3 => \mantissa_a_aux_reg_n_0_[623]\,
      O => sum_sign_i_970_n_0
    );
sum_sign_i_971: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[620]\,
      I1 => \mantissa_b_aux_reg_n_0_[620]\,
      I2 => \mantissa_b_aux_reg_n_0_[621]\,
      I3 => \mantissa_a_aux_reg_n_0_[621]\,
      O => sum_sign_i_971_n_0
    );
sum_sign_i_972: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[618]\,
      I1 => \mantissa_b_aux_reg_n_0_[618]\,
      I2 => \mantissa_b_aux_reg_n_0_[619]\,
      I3 => \mantissa_a_aux_reg_n_0_[619]\,
      O => sum_sign_i_972_n_0
    );
sum_sign_i_973: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[616]\,
      I1 => \mantissa_b_aux_reg_n_0_[616]\,
      I2 => \mantissa_b_aux_reg_n_0_[617]\,
      I3 => \mantissa_a_aux_reg_n_0_[617]\,
      O => sum_sign_i_973_n_0
    );
sum_sign_i_974: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[622]\,
      I1 => \mantissa_b_aux_reg_n_0_[622]\,
      I2 => \mantissa_a_aux_reg_n_0_[623]\,
      I3 => \mantissa_b_aux_reg_n_0_[623]\,
      O => sum_sign_i_974_n_0
    );
sum_sign_i_975: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[620]\,
      I1 => \mantissa_b_aux_reg_n_0_[620]\,
      I2 => \mantissa_a_aux_reg_n_0_[621]\,
      I3 => \mantissa_b_aux_reg_n_0_[621]\,
      O => sum_sign_i_975_n_0
    );
sum_sign_i_976: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[618]\,
      I1 => \mantissa_b_aux_reg_n_0_[618]\,
      I2 => \mantissa_a_aux_reg_n_0_[619]\,
      I3 => \mantissa_b_aux_reg_n_0_[619]\,
      O => sum_sign_i_976_n_0
    );
sum_sign_i_977: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[616]\,
      I1 => \mantissa_b_aux_reg_n_0_[616]\,
      I2 => \mantissa_a_aux_reg_n_0_[617]\,
      I3 => \mantissa_b_aux_reg_n_0_[617]\,
      O => sum_sign_i_977_n_0
    );
sum_sign_i_979: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[614]\,
      I1 => \mantissa_a_aux_reg_n_0_[614]\,
      I2 => \mantissa_a_aux_reg_n_0_[615]\,
      I3 => \mantissa_b_aux_reg_n_0_[615]\,
      O => sum_sign_i_979_n_0
    );
sum_sign_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1004]\,
      I1 => \mantissa_a_aux_reg_n_0_[1004]\,
      I2 => \mantissa_a_aux_reg_n_0_[1005]\,
      I3 => \mantissa_b_aux_reg_n_0_[1005]\,
      O => sum_sign_i_98_n_0
    );
sum_sign_i_980: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[612]\,
      I1 => \mantissa_a_aux_reg_n_0_[612]\,
      I2 => \mantissa_a_aux_reg_n_0_[613]\,
      I3 => \mantissa_b_aux_reg_n_0_[613]\,
      O => sum_sign_i_980_n_0
    );
sum_sign_i_981: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[610]\,
      I1 => \mantissa_a_aux_reg_n_0_[610]\,
      I2 => \mantissa_a_aux_reg_n_0_[611]\,
      I3 => \mantissa_b_aux_reg_n_0_[611]\,
      O => sum_sign_i_981_n_0
    );
sum_sign_i_982: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[608]\,
      I1 => \mantissa_a_aux_reg_n_0_[608]\,
      I2 => \mantissa_a_aux_reg_n_0_[609]\,
      I3 => \mantissa_b_aux_reg_n_0_[609]\,
      O => sum_sign_i_982_n_0
    );
sum_sign_i_983: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[614]\,
      I1 => \mantissa_a_aux_reg_n_0_[614]\,
      I2 => \mantissa_b_aux_reg_n_0_[615]\,
      I3 => \mantissa_a_aux_reg_n_0_[615]\,
      O => sum_sign_i_983_n_0
    );
sum_sign_i_984: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[612]\,
      I1 => \mantissa_a_aux_reg_n_0_[612]\,
      I2 => \mantissa_b_aux_reg_n_0_[613]\,
      I3 => \mantissa_a_aux_reg_n_0_[613]\,
      O => sum_sign_i_984_n_0
    );
sum_sign_i_985: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[610]\,
      I1 => \mantissa_a_aux_reg_n_0_[610]\,
      I2 => \mantissa_b_aux_reg_n_0_[611]\,
      I3 => \mantissa_a_aux_reg_n_0_[611]\,
      O => sum_sign_i_985_n_0
    );
sum_sign_i_986: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[608]\,
      I1 => \mantissa_a_aux_reg_n_0_[608]\,
      I2 => \mantissa_b_aux_reg_n_0_[609]\,
      I3 => \mantissa_a_aux_reg_n_0_[609]\,
      O => sum_sign_i_986_n_0
    );
sum_sign_i_988: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[614]\,
      I1 => \mantissa_b_aux_reg_n_0_[614]\,
      I2 => \mantissa_b_aux_reg_n_0_[615]\,
      I3 => \mantissa_a_aux_reg_n_0_[615]\,
      O => sum_sign_i_988_n_0
    );
sum_sign_i_989: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[612]\,
      I1 => \mantissa_b_aux_reg_n_0_[612]\,
      I2 => \mantissa_b_aux_reg_n_0_[613]\,
      I3 => \mantissa_a_aux_reg_n_0_[613]\,
      O => sum_sign_i_989_n_0
    );
sum_sign_i_99: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[1002]\,
      I1 => \mantissa_a_aux_reg_n_0_[1002]\,
      I2 => \mantissa_a_aux_reg_n_0_[1003]\,
      I3 => \mantissa_b_aux_reg_n_0_[1003]\,
      O => sum_sign_i_99_n_0
    );
sum_sign_i_990: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[610]\,
      I1 => \mantissa_b_aux_reg_n_0_[610]\,
      I2 => \mantissa_b_aux_reg_n_0_[611]\,
      I3 => \mantissa_a_aux_reg_n_0_[611]\,
      O => sum_sign_i_990_n_0
    );
sum_sign_i_991: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[608]\,
      I1 => \mantissa_b_aux_reg_n_0_[608]\,
      I2 => \mantissa_b_aux_reg_n_0_[609]\,
      I3 => \mantissa_a_aux_reg_n_0_[609]\,
      O => sum_sign_i_991_n_0
    );
sum_sign_i_992: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[614]\,
      I1 => \mantissa_b_aux_reg_n_0_[614]\,
      I2 => \mantissa_a_aux_reg_n_0_[615]\,
      I3 => \mantissa_b_aux_reg_n_0_[615]\,
      O => sum_sign_i_992_n_0
    );
sum_sign_i_993: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[612]\,
      I1 => \mantissa_b_aux_reg_n_0_[612]\,
      I2 => \mantissa_a_aux_reg_n_0_[613]\,
      I3 => \mantissa_b_aux_reg_n_0_[613]\,
      O => sum_sign_i_993_n_0
    );
sum_sign_i_994: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[610]\,
      I1 => \mantissa_b_aux_reg_n_0_[610]\,
      I2 => \mantissa_a_aux_reg_n_0_[611]\,
      I3 => \mantissa_b_aux_reg_n_0_[611]\,
      O => sum_sign_i_994_n_0
    );
sum_sign_i_995: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \mantissa_a_aux_reg_n_0_[608]\,
      I1 => \mantissa_b_aux_reg_n_0_[608]\,
      I2 => \mantissa_a_aux_reg_n_0_[609]\,
      I3 => \mantissa_b_aux_reg_n_0_[609]\,
      O => sum_sign_i_995_n_0
    );
sum_sign_i_997: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[606]\,
      I1 => \mantissa_a_aux_reg_n_0_[606]\,
      I2 => \mantissa_a_aux_reg_n_0_[607]\,
      I3 => \mantissa_b_aux_reg_n_0_[607]\,
      O => sum_sign_i_997_n_0
    );
sum_sign_i_998: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[604]\,
      I1 => \mantissa_a_aux_reg_n_0_[604]\,
      I2 => \mantissa_a_aux_reg_n_0_[605]\,
      I3 => \mantissa_b_aux_reg_n_0_[605]\,
      O => sum_sign_i_998_n_0
    );
sum_sign_i_999: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \mantissa_b_aux_reg_n_0_[602]\,
      I1 => \mantissa_a_aux_reg_n_0_[602]\,
      I2 => \mantissa_a_aux_reg_n_0_[603]\,
      I3 => \mantissa_b_aux_reg_n_0_[603]\,
      O => sum_sign_i_999_n_0
    );
sum_sign_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sum_sign_i_1_n_0,
      Q => sum_sign_reg_n_0,
      R => '0'
    );
sum_sign_reg_i_1005: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1023_n_0,
      CO(3) => sum_sign_reg_i_1005_n_0,
      CO(2) => sum_sign_reg_i_1005_n_1,
      CO(1) => sum_sign_reg_i_1005_n_2,
      CO(0) => sum_sign_reg_i_1005_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1024_n_0,
      DI(2) => sum_sign_i_1025_n_0,
      DI(1) => sum_sign_i_1026_n_0,
      DI(0) => sum_sign_i_1027_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1005_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1028_n_0,
      S(2) => sum_sign_i_1029_n_0,
      S(1) => sum_sign_i_1030_n_0,
      S(0) => sum_sign_i_1031_n_0
    );
sum_sign_reg_i_1014: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1032_n_0,
      CO(3) => sum_sign_reg_i_1014_n_0,
      CO(2) => sum_sign_reg_i_1014_n_1,
      CO(1) => sum_sign_reg_i_1014_n_2,
      CO(0) => sum_sign_reg_i_1014_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1033_n_0,
      DI(2) => sum_sign_i_1034_n_0,
      DI(1) => sum_sign_i_1035_n_0,
      DI(0) => sum_sign_i_1036_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1014_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1037_n_0,
      S(2) => sum_sign_i_1038_n_0,
      S(1) => sum_sign_i_1039_n_0,
      S(0) => sum_sign_i_1040_n_0
    );
sum_sign_reg_i_1023: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1041_n_0,
      CO(3) => sum_sign_reg_i_1023_n_0,
      CO(2) => sum_sign_reg_i_1023_n_1,
      CO(1) => sum_sign_reg_i_1023_n_2,
      CO(0) => sum_sign_reg_i_1023_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1042_n_0,
      DI(2) => sum_sign_i_1043_n_0,
      DI(1) => sum_sign_i_1044_n_0,
      DI(0) => sum_sign_i_1045_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1023_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1046_n_0,
      S(2) => sum_sign_i_1047_n_0,
      S(1) => sum_sign_i_1048_n_0,
      S(0) => sum_sign_i_1049_n_0
    );
sum_sign_reg_i_1032: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1050_n_0,
      CO(3) => sum_sign_reg_i_1032_n_0,
      CO(2) => sum_sign_reg_i_1032_n_1,
      CO(1) => sum_sign_reg_i_1032_n_2,
      CO(0) => sum_sign_reg_i_1032_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1051_n_0,
      DI(2) => sum_sign_i_1052_n_0,
      DI(1) => sum_sign_i_1053_n_0,
      DI(0) => sum_sign_i_1054_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1032_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1055_n_0,
      S(2) => sum_sign_i_1056_n_0,
      S(1) => sum_sign_i_1057_n_0,
      S(0) => sum_sign_i_1058_n_0
    );
sum_sign_reg_i_1041: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1059_n_0,
      CO(3) => sum_sign_reg_i_1041_n_0,
      CO(2) => sum_sign_reg_i_1041_n_1,
      CO(1) => sum_sign_reg_i_1041_n_2,
      CO(0) => sum_sign_reg_i_1041_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1060_n_0,
      DI(2) => sum_sign_i_1061_n_0,
      DI(1) => sum_sign_i_1062_n_0,
      DI(0) => sum_sign_i_1063_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1041_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1064_n_0,
      S(2) => sum_sign_i_1065_n_0,
      S(1) => sum_sign_i_1066_n_0,
      S(0) => sum_sign_i_1067_n_0
    );
sum_sign_reg_i_105: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_123_n_0,
      CO(3) => sum_sign_reg_i_105_n_0,
      CO(2) => sum_sign_reg_i_105_n_1,
      CO(1) => sum_sign_reg_i_105_n_2,
      CO(0) => sum_sign_reg_i_105_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_124_n_0,
      DI(2) => sum_sign_i_125_n_0,
      DI(1) => sum_sign_i_126_n_0,
      DI(0) => sum_sign_i_127_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_105_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_128_n_0,
      S(2) => sum_sign_i_129_n_0,
      S(1) => sum_sign_i_130_n_0,
      S(0) => sum_sign_i_131_n_0
    );
sum_sign_reg_i_1050: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1068_n_0,
      CO(3) => sum_sign_reg_i_1050_n_0,
      CO(2) => sum_sign_reg_i_1050_n_1,
      CO(1) => sum_sign_reg_i_1050_n_2,
      CO(0) => sum_sign_reg_i_1050_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1069_n_0,
      DI(2) => sum_sign_i_1070_n_0,
      DI(1) => sum_sign_i_1071_n_0,
      DI(0) => sum_sign_i_1072_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1050_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1073_n_0,
      S(2) => sum_sign_i_1074_n_0,
      S(1) => sum_sign_i_1075_n_0,
      S(0) => sum_sign_i_1076_n_0
    );
sum_sign_reg_i_1059: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1077_n_0,
      CO(3) => sum_sign_reg_i_1059_n_0,
      CO(2) => sum_sign_reg_i_1059_n_1,
      CO(1) => sum_sign_reg_i_1059_n_2,
      CO(0) => sum_sign_reg_i_1059_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1078_n_0,
      DI(2) => sum_sign_i_1079_n_0,
      DI(1) => sum_sign_i_1080_n_0,
      DI(0) => sum_sign_i_1081_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1059_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1082_n_0,
      S(2) => sum_sign_i_1083_n_0,
      S(1) => sum_sign_i_1084_n_0,
      S(0) => sum_sign_i_1085_n_0
    );
sum_sign_reg_i_1068: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1086_n_0,
      CO(3) => sum_sign_reg_i_1068_n_0,
      CO(2) => sum_sign_reg_i_1068_n_1,
      CO(1) => sum_sign_reg_i_1068_n_2,
      CO(0) => sum_sign_reg_i_1068_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1087_n_0,
      DI(2) => sum_sign_i_1088_n_0,
      DI(1) => sum_sign_i_1089_n_0,
      DI(0) => sum_sign_i_1090_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1068_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1091_n_0,
      S(2) => sum_sign_i_1092_n_0,
      S(1) => sum_sign_i_1093_n_0,
      S(0) => sum_sign_i_1094_n_0
    );
sum_sign_reg_i_1077: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1095_n_0,
      CO(3) => sum_sign_reg_i_1077_n_0,
      CO(2) => sum_sign_reg_i_1077_n_1,
      CO(1) => sum_sign_reg_i_1077_n_2,
      CO(0) => sum_sign_reg_i_1077_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1096_n_0,
      DI(2) => sum_sign_i_1097_n_0,
      DI(1) => sum_sign_i_1098_n_0,
      DI(0) => sum_sign_i_1099_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1077_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1100_n_0,
      S(2) => sum_sign_i_1101_n_0,
      S(1) => sum_sign_i_1102_n_0,
      S(0) => sum_sign_i_1103_n_0
    );
sum_sign_reg_i_1086: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1104_n_0,
      CO(3) => sum_sign_reg_i_1086_n_0,
      CO(2) => sum_sign_reg_i_1086_n_1,
      CO(1) => sum_sign_reg_i_1086_n_2,
      CO(0) => sum_sign_reg_i_1086_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1105_n_0,
      DI(2) => sum_sign_i_1106_n_0,
      DI(1) => sum_sign_i_1107_n_0,
      DI(0) => sum_sign_i_1108_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1086_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1109_n_0,
      S(2) => sum_sign_i_1110_n_0,
      S(1) => sum_sign_i_1111_n_0,
      S(0) => sum_sign_i_1112_n_0
    );
sum_sign_reg_i_1095: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1113_n_0,
      CO(3) => sum_sign_reg_i_1095_n_0,
      CO(2) => sum_sign_reg_i_1095_n_1,
      CO(1) => sum_sign_reg_i_1095_n_2,
      CO(0) => sum_sign_reg_i_1095_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1114_n_0,
      DI(2) => sum_sign_i_1115_n_0,
      DI(1) => sum_sign_i_1116_n_0,
      DI(0) => sum_sign_i_1117_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1095_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1118_n_0,
      S(2) => sum_sign_i_1119_n_0,
      S(1) => sum_sign_i_1120_n_0,
      S(0) => sum_sign_i_1121_n_0
    );
sum_sign_reg_i_1104: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1122_n_0,
      CO(3) => sum_sign_reg_i_1104_n_0,
      CO(2) => sum_sign_reg_i_1104_n_1,
      CO(1) => sum_sign_reg_i_1104_n_2,
      CO(0) => sum_sign_reg_i_1104_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1123_n_0,
      DI(2) => sum_sign_i_1124_n_0,
      DI(1) => sum_sign_i_1125_n_0,
      DI(0) => sum_sign_i_1126_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1104_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1127_n_0,
      S(2) => sum_sign_i_1128_n_0,
      S(1) => sum_sign_i_1129_n_0,
      S(0) => sum_sign_i_1130_n_0
    );
sum_sign_reg_i_1113: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1131_n_0,
      CO(3) => sum_sign_reg_i_1113_n_0,
      CO(2) => sum_sign_reg_i_1113_n_1,
      CO(1) => sum_sign_reg_i_1113_n_2,
      CO(0) => sum_sign_reg_i_1113_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1132_n_0,
      DI(2) => sum_sign_i_1133_n_0,
      DI(1) => sum_sign_i_1134_n_0,
      DI(0) => sum_sign_i_1135_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1113_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1136_n_0,
      S(2) => sum_sign_i_1137_n_0,
      S(1) => sum_sign_i_1138_n_0,
      S(0) => sum_sign_i_1139_n_0
    );
sum_sign_reg_i_1122: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1140_n_0,
      CO(3) => sum_sign_reg_i_1122_n_0,
      CO(2) => sum_sign_reg_i_1122_n_1,
      CO(1) => sum_sign_reg_i_1122_n_2,
      CO(0) => sum_sign_reg_i_1122_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1141_n_0,
      DI(2) => sum_sign_i_1142_n_0,
      DI(1) => sum_sign_i_1143_n_0,
      DI(0) => sum_sign_i_1144_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1122_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1145_n_0,
      S(2) => sum_sign_i_1146_n_0,
      S(1) => sum_sign_i_1147_n_0,
      S(0) => sum_sign_i_1148_n_0
    );
sum_sign_reg_i_1131: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1149_n_0,
      CO(3) => sum_sign_reg_i_1131_n_0,
      CO(2) => sum_sign_reg_i_1131_n_1,
      CO(1) => sum_sign_reg_i_1131_n_2,
      CO(0) => sum_sign_reg_i_1131_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1150_n_0,
      DI(2) => sum_sign_i_1151_n_0,
      DI(1) => sum_sign_i_1152_n_0,
      DI(0) => sum_sign_i_1153_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1131_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1154_n_0,
      S(2) => sum_sign_i_1155_n_0,
      S(1) => sum_sign_i_1156_n_0,
      S(0) => sum_sign_i_1157_n_0
    );
sum_sign_reg_i_114: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_132_n_0,
      CO(3) => sum_sign_reg_i_114_n_0,
      CO(2) => sum_sign_reg_i_114_n_1,
      CO(1) => sum_sign_reg_i_114_n_2,
      CO(0) => sum_sign_reg_i_114_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_133_n_0,
      DI(2) => sum_sign_i_134_n_0,
      DI(1) => sum_sign_i_135_n_0,
      DI(0) => sum_sign_i_136_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_114_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_137_n_0,
      S(2) => sum_sign_i_138_n_0,
      S(1) => sum_sign_i_139_n_0,
      S(0) => sum_sign_i_140_n_0
    );
sum_sign_reg_i_1140: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1158_n_0,
      CO(3) => sum_sign_reg_i_1140_n_0,
      CO(2) => sum_sign_reg_i_1140_n_1,
      CO(1) => sum_sign_reg_i_1140_n_2,
      CO(0) => sum_sign_reg_i_1140_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1159_n_0,
      DI(2) => sum_sign_i_1160_n_0,
      DI(1) => sum_sign_i_1161_n_0,
      DI(0) => sum_sign_i_1162_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1140_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1163_n_0,
      S(2) => sum_sign_i_1164_n_0,
      S(1) => sum_sign_i_1165_n_0,
      S(0) => sum_sign_i_1166_n_0
    );
sum_sign_reg_i_1149: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1167_n_0,
      CO(3) => sum_sign_reg_i_1149_n_0,
      CO(2) => sum_sign_reg_i_1149_n_1,
      CO(1) => sum_sign_reg_i_1149_n_2,
      CO(0) => sum_sign_reg_i_1149_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1168_n_0,
      DI(2) => sum_sign_i_1169_n_0,
      DI(1) => sum_sign_i_1170_n_0,
      DI(0) => sum_sign_i_1171_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1149_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1172_n_0,
      S(2) => sum_sign_i_1173_n_0,
      S(1) => sum_sign_i_1174_n_0,
      S(0) => sum_sign_i_1175_n_0
    );
sum_sign_reg_i_1158: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1176_n_0,
      CO(3) => sum_sign_reg_i_1158_n_0,
      CO(2) => sum_sign_reg_i_1158_n_1,
      CO(1) => sum_sign_reg_i_1158_n_2,
      CO(0) => sum_sign_reg_i_1158_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1177_n_0,
      DI(2) => sum_sign_i_1178_n_0,
      DI(1) => sum_sign_i_1179_n_0,
      DI(0) => sum_sign_i_1180_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1158_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1181_n_0,
      S(2) => sum_sign_i_1182_n_0,
      S(1) => sum_sign_i_1183_n_0,
      S(0) => sum_sign_i_1184_n_0
    );
sum_sign_reg_i_1167: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1185_n_0,
      CO(3) => sum_sign_reg_i_1167_n_0,
      CO(2) => sum_sign_reg_i_1167_n_1,
      CO(1) => sum_sign_reg_i_1167_n_2,
      CO(0) => sum_sign_reg_i_1167_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1186_n_0,
      DI(2) => sum_sign_i_1187_n_0,
      DI(1) => sum_sign_i_1188_n_0,
      DI(0) => sum_sign_i_1189_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1167_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1190_n_0,
      S(2) => sum_sign_i_1191_n_0,
      S(1) => sum_sign_i_1192_n_0,
      S(0) => sum_sign_i_1193_n_0
    );
sum_sign_reg_i_1176: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_sign_reg_i_1176_n_0,
      CO(2) => sum_sign_reg_i_1176_n_1,
      CO(1) => sum_sign_reg_i_1176_n_2,
      CO(0) => sum_sign_reg_i_1176_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1194_n_0,
      DI(2) => sum_sign_i_1195_n_0,
      DI(1) => sum_sign_i_1196_n_0,
      DI(0) => sum_sign_i_1197_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1176_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1198_n_0,
      S(2) => sum_sign_i_1199_n_0,
      S(1) => sum_sign_i_1200_n_0,
      S(0) => sum_sign_i_1201_n_0
    );
sum_sign_reg_i_1185: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sum_sign_reg_i_1185_n_0,
      CO(2) => sum_sign_reg_i_1185_n_1,
      CO(1) => sum_sign_reg_i_1185_n_2,
      CO(0) => sum_sign_reg_i_1185_n_3,
      CYINIT => '1',
      DI(3) => sum_sign_i_1202_n_0,
      DI(2) => sum_sign_i_1203_n_0,
      DI(1) => sum_sign_i_1204_n_0,
      DI(0) => sum_sign_i_1205_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_1185_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1206_n_0,
      S(2) => sum_sign_i_1207_n_0,
      S(1) => sum_sign_i_1208_n_0,
      S(0) => sum_sign_i_1209_n_0
    );
sum_sign_reg_i_123: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_141_n_0,
      CO(3) => sum_sign_reg_i_123_n_0,
      CO(2) => sum_sign_reg_i_123_n_1,
      CO(1) => sum_sign_reg_i_123_n_2,
      CO(0) => sum_sign_reg_i_123_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_142_n_0,
      DI(2) => sum_sign_i_143_n_0,
      DI(1) => sum_sign_i_144_n_0,
      DI(0) => sum_sign_i_145_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_123_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_146_n_0,
      S(2) => sum_sign_i_147_n_0,
      S(1) => sum_sign_i_148_n_0,
      S(0) => sum_sign_i_149_n_0
    );
sum_sign_reg_i_132: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_150_n_0,
      CO(3) => sum_sign_reg_i_132_n_0,
      CO(2) => sum_sign_reg_i_132_n_1,
      CO(1) => sum_sign_reg_i_132_n_2,
      CO(0) => sum_sign_reg_i_132_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_151_n_0,
      DI(2) => sum_sign_i_152_n_0,
      DI(1) => sum_sign_i_153_n_0,
      DI(0) => sum_sign_i_154_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_132_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_155_n_0,
      S(2) => sum_sign_i_156_n_0,
      S(1) => sum_sign_i_157_n_0,
      S(0) => sum_sign_i_158_n_0
    );
sum_sign_reg_i_141: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_159_n_0,
      CO(3) => sum_sign_reg_i_141_n_0,
      CO(2) => sum_sign_reg_i_141_n_1,
      CO(1) => sum_sign_reg_i_141_n_2,
      CO(0) => sum_sign_reg_i_141_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_160_n_0,
      DI(2) => sum_sign_i_161_n_0,
      DI(1) => sum_sign_i_162_n_0,
      DI(0) => sum_sign_i_163_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_141_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_164_n_0,
      S(2) => sum_sign_i_165_n_0,
      S(1) => sum_sign_i_166_n_0,
      S(0) => sum_sign_i_167_n_0
    );
sum_sign_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_33_n_0,
      CO(3) => sum_sign_reg_i_15_n_0,
      CO(2) => sum_sign_reg_i_15_n_1,
      CO(1) => sum_sign_reg_i_15_n_2,
      CO(0) => sum_sign_reg_i_15_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_34_n_0,
      DI(2) => sum_sign_i_35_n_0,
      DI(1) => sum_sign_i_36_n_0,
      DI(0) => sum_sign_i_37_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_38_n_0,
      S(2) => sum_sign_i_39_n_0,
      S(1) => sum_sign_i_40_n_0,
      S(0) => sum_sign_i_41_n_0
    );
sum_sign_reg_i_150: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_168_n_0,
      CO(3) => sum_sign_reg_i_150_n_0,
      CO(2) => sum_sign_reg_i_150_n_1,
      CO(1) => sum_sign_reg_i_150_n_2,
      CO(0) => sum_sign_reg_i_150_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_169_n_0,
      DI(2) => sum_sign_i_170_n_0,
      DI(1) => sum_sign_i_171_n_0,
      DI(0) => sum_sign_i_172_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_150_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_173_n_0,
      S(2) => sum_sign_i_174_n_0,
      S(1) => sum_sign_i_175_n_0,
      S(0) => sum_sign_i_176_n_0
    );
sum_sign_reg_i_159: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_177_n_0,
      CO(3) => sum_sign_reg_i_159_n_0,
      CO(2) => sum_sign_reg_i_159_n_1,
      CO(1) => sum_sign_reg_i_159_n_2,
      CO(0) => sum_sign_reg_i_159_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_178_n_0,
      DI(2) => sum_sign_i_179_n_0,
      DI(1) => sum_sign_i_180_n_0,
      DI(0) => sum_sign_i_181_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_159_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_182_n_0,
      S(2) => sum_sign_i_183_n_0,
      S(1) => sum_sign_i_184_n_0,
      S(0) => sum_sign_i_185_n_0
    );
sum_sign_reg_i_168: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_186_n_0,
      CO(3) => sum_sign_reg_i_168_n_0,
      CO(2) => sum_sign_reg_i_168_n_1,
      CO(1) => sum_sign_reg_i_168_n_2,
      CO(0) => sum_sign_reg_i_168_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_187_n_0,
      DI(2) => sum_sign_i_188_n_0,
      DI(1) => sum_sign_i_189_n_0,
      DI(0) => sum_sign_i_190_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_168_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_191_n_0,
      S(2) => sum_sign_i_192_n_0,
      S(1) => sum_sign_i_193_n_0,
      S(0) => sum_sign_i_194_n_0
    );
sum_sign_reg_i_177: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_195_n_0,
      CO(3) => sum_sign_reg_i_177_n_0,
      CO(2) => sum_sign_reg_i_177_n_1,
      CO(1) => sum_sign_reg_i_177_n_2,
      CO(0) => sum_sign_reg_i_177_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_196_n_0,
      DI(2) => sum_sign_i_197_n_0,
      DI(1) => sum_sign_i_198_n_0,
      DI(0) => sum_sign_i_199_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_177_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_200_n_0,
      S(2) => sum_sign_i_201_n_0,
      S(1) => sum_sign_i_202_n_0,
      S(0) => sum_sign_i_203_n_0
    );
sum_sign_reg_i_186: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_204_n_0,
      CO(3) => sum_sign_reg_i_186_n_0,
      CO(2) => sum_sign_reg_i_186_n_1,
      CO(1) => sum_sign_reg_i_186_n_2,
      CO(0) => sum_sign_reg_i_186_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_205_n_0,
      DI(2) => sum_sign_i_206_n_0,
      DI(1) => sum_sign_i_207_n_0,
      DI(0) => sum_sign_i_208_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_186_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_209_n_0,
      S(2) => sum_sign_i_210_n_0,
      S(1) => sum_sign_i_211_n_0,
      S(0) => sum_sign_i_212_n_0
    );
sum_sign_reg_i_195: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_213_n_0,
      CO(3) => sum_sign_reg_i_195_n_0,
      CO(2) => sum_sign_reg_i_195_n_1,
      CO(1) => sum_sign_reg_i_195_n_2,
      CO(0) => sum_sign_reg_i_195_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_214_n_0,
      DI(2) => sum_sign_i_215_n_0,
      DI(1) => sum_sign_i_216_n_0,
      DI(0) => sum_sign_i_217_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_195_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_218_n_0,
      S(2) => sum_sign_i_219_n_0,
      S(1) => sum_sign_i_220_n_0,
      S(0) => sum_sign_i_221_n_0
    );
sum_sign_reg_i_204: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_222_n_0,
      CO(3) => sum_sign_reg_i_204_n_0,
      CO(2) => sum_sign_reg_i_204_n_1,
      CO(1) => sum_sign_reg_i_204_n_2,
      CO(0) => sum_sign_reg_i_204_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_223_n_0,
      DI(2) => sum_sign_i_224_n_0,
      DI(1) => sum_sign_i_225_n_0,
      DI(0) => sum_sign_i_226_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_204_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_227_n_0,
      S(2) => sum_sign_i_228_n_0,
      S(1) => sum_sign_i_229_n_0,
      S(0) => sum_sign_i_230_n_0
    );
sum_sign_reg_i_213: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_231_n_0,
      CO(3) => sum_sign_reg_i_213_n_0,
      CO(2) => sum_sign_reg_i_213_n_1,
      CO(1) => sum_sign_reg_i_213_n_2,
      CO(0) => sum_sign_reg_i_213_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_232_n_0,
      DI(2) => sum_sign_i_233_n_0,
      DI(1) => sum_sign_i_234_n_0,
      DI(0) => sum_sign_i_235_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_213_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_236_n_0,
      S(2) => sum_sign_i_237_n_0,
      S(1) => sum_sign_i_238_n_0,
      S(0) => sum_sign_i_239_n_0
    );
sum_sign_reg_i_222: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_240_n_0,
      CO(3) => sum_sign_reg_i_222_n_0,
      CO(2) => sum_sign_reg_i_222_n_1,
      CO(1) => sum_sign_reg_i_222_n_2,
      CO(0) => sum_sign_reg_i_222_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_241_n_0,
      DI(2) => sum_sign_i_242_n_0,
      DI(1) => sum_sign_i_243_n_0,
      DI(0) => sum_sign_i_244_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_222_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_245_n_0,
      S(2) => sum_sign_i_246_n_0,
      S(1) => sum_sign_i_247_n_0,
      S(0) => sum_sign_i_248_n_0
    );
sum_sign_reg_i_231: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_249_n_0,
      CO(3) => sum_sign_reg_i_231_n_0,
      CO(2) => sum_sign_reg_i_231_n_1,
      CO(1) => sum_sign_reg_i_231_n_2,
      CO(0) => sum_sign_reg_i_231_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_250_n_0,
      DI(2) => sum_sign_i_251_n_0,
      DI(1) => sum_sign_i_252_n_0,
      DI(0) => sum_sign_i_253_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_231_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_254_n_0,
      S(2) => sum_sign_i_255_n_0,
      S(1) => sum_sign_i_256_n_0,
      S(0) => sum_sign_i_257_n_0
    );
sum_sign_reg_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_42_n_0,
      CO(3) => sum_sign_reg_i_24_n_0,
      CO(2) => sum_sign_reg_i_24_n_1,
      CO(1) => sum_sign_reg_i_24_n_2,
      CO(0) => sum_sign_reg_i_24_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_43_n_0,
      DI(2) => sum_sign_i_44_n_0,
      DI(1) => sum_sign_i_45_n_0,
      DI(0) => sum_sign_i_46_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_24_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_47_n_0,
      S(2) => sum_sign_i_48_n_0,
      S(1) => sum_sign_i_49_n_0,
      S(0) => sum_sign_i_50_n_0
    );
sum_sign_reg_i_240: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_258_n_0,
      CO(3) => sum_sign_reg_i_240_n_0,
      CO(2) => sum_sign_reg_i_240_n_1,
      CO(1) => sum_sign_reg_i_240_n_2,
      CO(0) => sum_sign_reg_i_240_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_259_n_0,
      DI(2) => sum_sign_i_260_n_0,
      DI(1) => sum_sign_i_261_n_0,
      DI(0) => sum_sign_i_262_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_240_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_263_n_0,
      S(2) => sum_sign_i_264_n_0,
      S(1) => sum_sign_i_265_n_0,
      S(0) => sum_sign_i_266_n_0
    );
sum_sign_reg_i_249: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_267_n_0,
      CO(3) => sum_sign_reg_i_249_n_0,
      CO(2) => sum_sign_reg_i_249_n_1,
      CO(1) => sum_sign_reg_i_249_n_2,
      CO(0) => sum_sign_reg_i_249_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_268_n_0,
      DI(2) => sum_sign_i_269_n_0,
      DI(1) => sum_sign_i_270_n_0,
      DI(0) => sum_sign_i_271_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_249_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_272_n_0,
      S(2) => sum_sign_i_273_n_0,
      S(1) => sum_sign_i_274_n_0,
      S(0) => sum_sign_i_275_n_0
    );
sum_sign_reg_i_258: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_276_n_0,
      CO(3) => sum_sign_reg_i_258_n_0,
      CO(2) => sum_sign_reg_i_258_n_1,
      CO(1) => sum_sign_reg_i_258_n_2,
      CO(0) => sum_sign_reg_i_258_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_277_n_0,
      DI(2) => sum_sign_i_278_n_0,
      DI(1) => sum_sign_i_279_n_0,
      DI(0) => sum_sign_i_280_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_258_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_281_n_0,
      S(2) => sum_sign_i_282_n_0,
      S(1) => sum_sign_i_283_n_0,
      S(0) => sum_sign_i_284_n_0
    );
sum_sign_reg_i_267: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_285_n_0,
      CO(3) => sum_sign_reg_i_267_n_0,
      CO(2) => sum_sign_reg_i_267_n_1,
      CO(1) => sum_sign_reg_i_267_n_2,
      CO(0) => sum_sign_reg_i_267_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_286_n_0,
      DI(2) => sum_sign_i_287_n_0,
      DI(1) => sum_sign_i_288_n_0,
      DI(0) => sum_sign_i_289_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_267_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_290_n_0,
      S(2) => sum_sign_i_291_n_0,
      S(1) => sum_sign_i_292_n_0,
      S(0) => sum_sign_i_293_n_0
    );
sum_sign_reg_i_276: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_294_n_0,
      CO(3) => sum_sign_reg_i_276_n_0,
      CO(2) => sum_sign_reg_i_276_n_1,
      CO(1) => sum_sign_reg_i_276_n_2,
      CO(0) => sum_sign_reg_i_276_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_295_n_0,
      DI(2) => sum_sign_i_296_n_0,
      DI(1) => sum_sign_i_297_n_0,
      DI(0) => sum_sign_i_298_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_276_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_299_n_0,
      S(2) => sum_sign_i_300_n_0,
      S(1) => sum_sign_i_301_n_0,
      S(0) => sum_sign_i_302_n_0
    );
sum_sign_reg_i_285: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_303_n_0,
      CO(3) => sum_sign_reg_i_285_n_0,
      CO(2) => sum_sign_reg_i_285_n_1,
      CO(1) => sum_sign_reg_i_285_n_2,
      CO(0) => sum_sign_reg_i_285_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_304_n_0,
      DI(2) => sum_sign_i_305_n_0,
      DI(1) => sum_sign_i_306_n_0,
      DI(0) => sum_sign_i_307_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_285_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_308_n_0,
      S(2) => sum_sign_i_309_n_0,
      S(1) => sum_sign_i_310_n_0,
      S(0) => sum_sign_i_311_n_0
    );
sum_sign_reg_i_294: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_312_n_0,
      CO(3) => sum_sign_reg_i_294_n_0,
      CO(2) => sum_sign_reg_i_294_n_1,
      CO(1) => sum_sign_reg_i_294_n_2,
      CO(0) => sum_sign_reg_i_294_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_313_n_0,
      DI(2) => sum_sign_i_314_n_0,
      DI(1) => sum_sign_i_315_n_0,
      DI(0) => sum_sign_i_316_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_294_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_317_n_0,
      S(2) => sum_sign_i_318_n_0,
      S(1) => sum_sign_i_319_n_0,
      S(0) => sum_sign_i_320_n_0
    );
sum_sign_reg_i_303: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_321_n_0,
      CO(3) => sum_sign_reg_i_303_n_0,
      CO(2) => sum_sign_reg_i_303_n_1,
      CO(1) => sum_sign_reg_i_303_n_2,
      CO(0) => sum_sign_reg_i_303_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_322_n_0,
      DI(2) => sum_sign_i_323_n_0,
      DI(1) => sum_sign_i_324_n_0,
      DI(0) => sum_sign_i_325_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_303_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_326_n_0,
      S(2) => sum_sign_i_327_n_0,
      S(1) => sum_sign_i_328_n_0,
      S(0) => sum_sign_i_329_n_0
    );
sum_sign_reg_i_312: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_330_n_0,
      CO(3) => sum_sign_reg_i_312_n_0,
      CO(2) => sum_sign_reg_i_312_n_1,
      CO(1) => sum_sign_reg_i_312_n_2,
      CO(0) => sum_sign_reg_i_312_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_331_n_0,
      DI(2) => sum_sign_i_332_n_0,
      DI(1) => sum_sign_i_333_n_0,
      DI(0) => sum_sign_i_334_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_312_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_335_n_0,
      S(2) => sum_sign_i_336_n_0,
      S(1) => sum_sign_i_337_n_0,
      S(0) => sum_sign_i_338_n_0
    );
sum_sign_reg_i_321: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_339_n_0,
      CO(3) => sum_sign_reg_i_321_n_0,
      CO(2) => sum_sign_reg_i_321_n_1,
      CO(1) => sum_sign_reg_i_321_n_2,
      CO(0) => sum_sign_reg_i_321_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_340_n_0,
      DI(2) => sum_sign_i_341_n_0,
      DI(1) => sum_sign_i_342_n_0,
      DI(0) => sum_sign_i_343_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_321_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_344_n_0,
      S(2) => sum_sign_i_345_n_0,
      S(1) => sum_sign_i_346_n_0,
      S(0) => sum_sign_i_347_n_0
    );
sum_sign_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_51_n_0,
      CO(3) => sum_sign_reg_i_33_n_0,
      CO(2) => sum_sign_reg_i_33_n_1,
      CO(1) => sum_sign_reg_i_33_n_2,
      CO(0) => sum_sign_reg_i_33_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_52_n_0,
      DI(2) => sum_sign_i_53_n_0,
      DI(1) => sum_sign_i_54_n_0,
      DI(0) => sum_sign_i_55_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_33_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_56_n_0,
      S(2) => sum_sign_i_57_n_0,
      S(1) => sum_sign_i_58_n_0,
      S(0) => sum_sign_i_59_n_0
    );
sum_sign_reg_i_330: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_348_n_0,
      CO(3) => sum_sign_reg_i_330_n_0,
      CO(2) => sum_sign_reg_i_330_n_1,
      CO(1) => sum_sign_reg_i_330_n_2,
      CO(0) => sum_sign_reg_i_330_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_349_n_0,
      DI(2) => sum_sign_i_350_n_0,
      DI(1) => sum_sign_i_351_n_0,
      DI(0) => sum_sign_i_352_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_330_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_353_n_0,
      S(2) => sum_sign_i_354_n_0,
      S(1) => sum_sign_i_355_n_0,
      S(0) => sum_sign_i_356_n_0
    );
sum_sign_reg_i_339: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_357_n_0,
      CO(3) => sum_sign_reg_i_339_n_0,
      CO(2) => sum_sign_reg_i_339_n_1,
      CO(1) => sum_sign_reg_i_339_n_2,
      CO(0) => sum_sign_reg_i_339_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_358_n_0,
      DI(2) => sum_sign_i_359_n_0,
      DI(1) => sum_sign_i_360_n_0,
      DI(0) => sum_sign_i_361_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_339_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_362_n_0,
      S(2) => sum_sign_i_363_n_0,
      S(1) => sum_sign_i_364_n_0,
      S(0) => sum_sign_i_365_n_0
    );
sum_sign_reg_i_348: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_366_n_0,
      CO(3) => sum_sign_reg_i_348_n_0,
      CO(2) => sum_sign_reg_i_348_n_1,
      CO(1) => sum_sign_reg_i_348_n_2,
      CO(0) => sum_sign_reg_i_348_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_367_n_0,
      DI(2) => sum_sign_i_368_n_0,
      DI(1) => sum_sign_i_369_n_0,
      DI(0) => sum_sign_i_370_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_348_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_371_n_0,
      S(2) => sum_sign_i_372_n_0,
      S(1) => sum_sign_i_373_n_0,
      S(0) => sum_sign_i_374_n_0
    );
sum_sign_reg_i_357: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_375_n_0,
      CO(3) => sum_sign_reg_i_357_n_0,
      CO(2) => sum_sign_reg_i_357_n_1,
      CO(1) => sum_sign_reg_i_357_n_2,
      CO(0) => sum_sign_reg_i_357_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_376_n_0,
      DI(2) => sum_sign_i_377_n_0,
      DI(1) => sum_sign_i_378_n_0,
      DI(0) => sum_sign_i_379_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_357_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_380_n_0,
      S(2) => sum_sign_i_381_n_0,
      S(1) => sum_sign_i_382_n_0,
      S(0) => sum_sign_i_383_n_0
    );
sum_sign_reg_i_366: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_384_n_0,
      CO(3) => sum_sign_reg_i_366_n_0,
      CO(2) => sum_sign_reg_i_366_n_1,
      CO(1) => sum_sign_reg_i_366_n_2,
      CO(0) => sum_sign_reg_i_366_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_385_n_0,
      DI(2) => sum_sign_i_386_n_0,
      DI(1) => sum_sign_i_387_n_0,
      DI(0) => sum_sign_i_388_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_366_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_389_n_0,
      S(2) => sum_sign_i_390_n_0,
      S(1) => sum_sign_i_391_n_0,
      S(0) => sum_sign_i_392_n_0
    );
sum_sign_reg_i_375: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_393_n_0,
      CO(3) => sum_sign_reg_i_375_n_0,
      CO(2) => sum_sign_reg_i_375_n_1,
      CO(1) => sum_sign_reg_i_375_n_2,
      CO(0) => sum_sign_reg_i_375_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_394_n_0,
      DI(2) => sum_sign_i_395_n_0,
      DI(1) => sum_sign_i_396_n_0,
      DI(0) => sum_sign_i_397_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_375_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_398_n_0,
      S(2) => sum_sign_i_399_n_0,
      S(1) => sum_sign_i_400_n_0,
      S(0) => sum_sign_i_401_n_0
    );
sum_sign_reg_i_384: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_402_n_0,
      CO(3) => sum_sign_reg_i_384_n_0,
      CO(2) => sum_sign_reg_i_384_n_1,
      CO(1) => sum_sign_reg_i_384_n_2,
      CO(0) => sum_sign_reg_i_384_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_403_n_0,
      DI(2) => sum_sign_i_404_n_0,
      DI(1) => sum_sign_i_405_n_0,
      DI(0) => sum_sign_i_406_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_384_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_407_n_0,
      S(2) => sum_sign_i_408_n_0,
      S(1) => sum_sign_i_409_n_0,
      S(0) => sum_sign_i_410_n_0
    );
sum_sign_reg_i_393: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_411_n_0,
      CO(3) => sum_sign_reg_i_393_n_0,
      CO(2) => sum_sign_reg_i_393_n_1,
      CO(1) => sum_sign_reg_i_393_n_2,
      CO(0) => sum_sign_reg_i_393_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_412_n_0,
      DI(2) => sum_sign_i_413_n_0,
      DI(1) => sum_sign_i_414_n_0,
      DI(0) => sum_sign_i_415_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_393_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_416_n_0,
      S(2) => sum_sign_i_417_n_0,
      S(1) => sum_sign_i_418_n_0,
      S(0) => sum_sign_i_419_n_0
    );
sum_sign_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_6_n_0,
      CO(3) => sum_sign_reg_i_4_n_0,
      CO(2) => sum_sign_reg_i_4_n_1,
      CO(1) => sum_sign_reg_i_4_n_2,
      CO(0) => sum_sign_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_7_n_0,
      DI(2) => sum_sign_i_8_n_0,
      DI(1) => sum_sign_i_9_n_0,
      DI(0) => sum_sign_i_10_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_11_n_0,
      S(2) => sum_sign_i_12_n_0,
      S(1) => sum_sign_i_13_n_0,
      S(0) => sum_sign_i_14_n_0
    );
sum_sign_reg_i_402: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_420_n_0,
      CO(3) => sum_sign_reg_i_402_n_0,
      CO(2) => sum_sign_reg_i_402_n_1,
      CO(1) => sum_sign_reg_i_402_n_2,
      CO(0) => sum_sign_reg_i_402_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_421_n_0,
      DI(2) => sum_sign_i_422_n_0,
      DI(1) => sum_sign_i_423_n_0,
      DI(0) => sum_sign_i_424_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_402_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_425_n_0,
      S(2) => sum_sign_i_426_n_0,
      S(1) => sum_sign_i_427_n_0,
      S(0) => sum_sign_i_428_n_0
    );
sum_sign_reg_i_411: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_429_n_0,
      CO(3) => sum_sign_reg_i_411_n_0,
      CO(2) => sum_sign_reg_i_411_n_1,
      CO(1) => sum_sign_reg_i_411_n_2,
      CO(0) => sum_sign_reg_i_411_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_430_n_0,
      DI(2) => sum_sign_i_431_n_0,
      DI(1) => sum_sign_i_432_n_0,
      DI(0) => sum_sign_i_433_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_411_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_434_n_0,
      S(2) => sum_sign_i_435_n_0,
      S(1) => sum_sign_i_436_n_0,
      S(0) => sum_sign_i_437_n_0
    );
sum_sign_reg_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_60_n_0,
      CO(3) => sum_sign_reg_i_42_n_0,
      CO(2) => sum_sign_reg_i_42_n_1,
      CO(1) => sum_sign_reg_i_42_n_2,
      CO(0) => sum_sign_reg_i_42_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_61_n_0,
      DI(2) => sum_sign_i_62_n_0,
      DI(1) => sum_sign_i_63_n_0,
      DI(0) => sum_sign_i_64_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_42_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_65_n_0,
      S(2) => sum_sign_i_66_n_0,
      S(1) => sum_sign_i_67_n_0,
      S(0) => sum_sign_i_68_n_0
    );
sum_sign_reg_i_420: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_438_n_0,
      CO(3) => sum_sign_reg_i_420_n_0,
      CO(2) => sum_sign_reg_i_420_n_1,
      CO(1) => sum_sign_reg_i_420_n_2,
      CO(0) => sum_sign_reg_i_420_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_439_n_0,
      DI(2) => sum_sign_i_440_n_0,
      DI(1) => sum_sign_i_441_n_0,
      DI(0) => sum_sign_i_442_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_420_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_443_n_0,
      S(2) => sum_sign_i_444_n_0,
      S(1) => sum_sign_i_445_n_0,
      S(0) => sum_sign_i_446_n_0
    );
sum_sign_reg_i_429: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_447_n_0,
      CO(3) => sum_sign_reg_i_429_n_0,
      CO(2) => sum_sign_reg_i_429_n_1,
      CO(1) => sum_sign_reg_i_429_n_2,
      CO(0) => sum_sign_reg_i_429_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_448_n_0,
      DI(2) => sum_sign_i_449_n_0,
      DI(1) => sum_sign_i_450_n_0,
      DI(0) => sum_sign_i_451_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_429_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_452_n_0,
      S(2) => sum_sign_i_453_n_0,
      S(1) => sum_sign_i_454_n_0,
      S(0) => sum_sign_i_455_n_0
    );
sum_sign_reg_i_438: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_456_n_0,
      CO(3) => sum_sign_reg_i_438_n_0,
      CO(2) => sum_sign_reg_i_438_n_1,
      CO(1) => sum_sign_reg_i_438_n_2,
      CO(0) => sum_sign_reg_i_438_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_457_n_0,
      DI(2) => sum_sign_i_458_n_0,
      DI(1) => sum_sign_i_459_n_0,
      DI(0) => sum_sign_i_460_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_438_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_461_n_0,
      S(2) => sum_sign_i_462_n_0,
      S(1) => sum_sign_i_463_n_0,
      S(0) => sum_sign_i_464_n_0
    );
sum_sign_reg_i_447: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_465_n_0,
      CO(3) => sum_sign_reg_i_447_n_0,
      CO(2) => sum_sign_reg_i_447_n_1,
      CO(1) => sum_sign_reg_i_447_n_2,
      CO(0) => sum_sign_reg_i_447_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_466_n_0,
      DI(2) => sum_sign_i_467_n_0,
      DI(1) => sum_sign_i_468_n_0,
      DI(0) => sum_sign_i_469_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_447_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_470_n_0,
      S(2) => sum_sign_i_471_n_0,
      S(1) => sum_sign_i_472_n_0,
      S(0) => sum_sign_i_473_n_0
    );
sum_sign_reg_i_456: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_474_n_0,
      CO(3) => sum_sign_reg_i_456_n_0,
      CO(2) => sum_sign_reg_i_456_n_1,
      CO(1) => sum_sign_reg_i_456_n_2,
      CO(0) => sum_sign_reg_i_456_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_475_n_0,
      DI(2) => sum_sign_i_476_n_0,
      DI(1) => sum_sign_i_477_n_0,
      DI(0) => sum_sign_i_478_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_456_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_479_n_0,
      S(2) => sum_sign_i_480_n_0,
      S(1) => sum_sign_i_481_n_0,
      S(0) => sum_sign_i_482_n_0
    );
sum_sign_reg_i_465: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_483_n_0,
      CO(3) => sum_sign_reg_i_465_n_0,
      CO(2) => sum_sign_reg_i_465_n_1,
      CO(1) => sum_sign_reg_i_465_n_2,
      CO(0) => sum_sign_reg_i_465_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_484_n_0,
      DI(2) => sum_sign_i_485_n_0,
      DI(1) => sum_sign_i_486_n_0,
      DI(0) => sum_sign_i_487_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_465_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_488_n_0,
      S(2) => sum_sign_i_489_n_0,
      S(1) => sum_sign_i_490_n_0,
      S(0) => sum_sign_i_491_n_0
    );
sum_sign_reg_i_474: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_492_n_0,
      CO(3) => sum_sign_reg_i_474_n_0,
      CO(2) => sum_sign_reg_i_474_n_1,
      CO(1) => sum_sign_reg_i_474_n_2,
      CO(0) => sum_sign_reg_i_474_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_493_n_0,
      DI(2) => sum_sign_i_494_n_0,
      DI(1) => sum_sign_i_495_n_0,
      DI(0) => sum_sign_i_496_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_474_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_497_n_0,
      S(2) => sum_sign_i_498_n_0,
      S(1) => sum_sign_i_499_n_0,
      S(0) => sum_sign_i_500_n_0
    );
sum_sign_reg_i_483: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_501_n_0,
      CO(3) => sum_sign_reg_i_483_n_0,
      CO(2) => sum_sign_reg_i_483_n_1,
      CO(1) => sum_sign_reg_i_483_n_2,
      CO(0) => sum_sign_reg_i_483_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_502_n_0,
      DI(2) => sum_sign_i_503_n_0,
      DI(1) => sum_sign_i_504_n_0,
      DI(0) => sum_sign_i_505_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_483_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_506_n_0,
      S(2) => sum_sign_i_507_n_0,
      S(1) => sum_sign_i_508_n_0,
      S(0) => sum_sign_i_509_n_0
    );
sum_sign_reg_i_492: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_510_n_0,
      CO(3) => sum_sign_reg_i_492_n_0,
      CO(2) => sum_sign_reg_i_492_n_1,
      CO(1) => sum_sign_reg_i_492_n_2,
      CO(0) => sum_sign_reg_i_492_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_511_n_0,
      DI(2) => sum_sign_i_512_n_0,
      DI(1) => sum_sign_i_513_n_0,
      DI(0) => sum_sign_i_514_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_492_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_515_n_0,
      S(2) => sum_sign_i_516_n_0,
      S(1) => sum_sign_i_517_n_0,
      S(0) => sum_sign_i_518_n_0
    );
sum_sign_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_15_n_0,
      CO(3) => sum_sign_reg_i_5_n_0,
      CO(2) => sum_sign_reg_i_5_n_1,
      CO(1) => sum_sign_reg_i_5_n_2,
      CO(0) => sum_sign_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_16_n_0,
      DI(2) => sum_sign_i_17_n_0,
      DI(1) => sum_sign_i_18_n_0,
      DI(0) => sum_sign_i_19_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_20_n_0,
      S(2) => sum_sign_i_21_n_0,
      S(1) => sum_sign_i_22_n_0,
      S(0) => sum_sign_i_23_n_0
    );
sum_sign_reg_i_501: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_519_n_0,
      CO(3) => sum_sign_reg_i_501_n_0,
      CO(2) => sum_sign_reg_i_501_n_1,
      CO(1) => sum_sign_reg_i_501_n_2,
      CO(0) => sum_sign_reg_i_501_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_520_n_0,
      DI(2) => sum_sign_i_521_n_0,
      DI(1) => sum_sign_i_522_n_0,
      DI(0) => sum_sign_i_523_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_501_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_524_n_0,
      S(2) => sum_sign_i_525_n_0,
      S(1) => sum_sign_i_526_n_0,
      S(0) => sum_sign_i_527_n_0
    );
sum_sign_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_69_n_0,
      CO(3) => sum_sign_reg_i_51_n_0,
      CO(2) => sum_sign_reg_i_51_n_1,
      CO(1) => sum_sign_reg_i_51_n_2,
      CO(0) => sum_sign_reg_i_51_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_70_n_0,
      DI(2) => sum_sign_i_71_n_0,
      DI(1) => sum_sign_i_72_n_0,
      DI(0) => sum_sign_i_73_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_51_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_74_n_0,
      S(2) => sum_sign_i_75_n_0,
      S(1) => sum_sign_i_76_n_0,
      S(0) => sum_sign_i_77_n_0
    );
sum_sign_reg_i_510: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_528_n_0,
      CO(3) => sum_sign_reg_i_510_n_0,
      CO(2) => sum_sign_reg_i_510_n_1,
      CO(1) => sum_sign_reg_i_510_n_2,
      CO(0) => sum_sign_reg_i_510_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_529_n_0,
      DI(2) => sum_sign_i_530_n_0,
      DI(1) => sum_sign_i_531_n_0,
      DI(0) => sum_sign_i_532_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_510_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_533_n_0,
      S(2) => sum_sign_i_534_n_0,
      S(1) => sum_sign_i_535_n_0,
      S(0) => sum_sign_i_536_n_0
    );
sum_sign_reg_i_519: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_537_n_0,
      CO(3) => sum_sign_reg_i_519_n_0,
      CO(2) => sum_sign_reg_i_519_n_1,
      CO(1) => sum_sign_reg_i_519_n_2,
      CO(0) => sum_sign_reg_i_519_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_538_n_0,
      DI(2) => sum_sign_i_539_n_0,
      DI(1) => sum_sign_i_540_n_0,
      DI(0) => sum_sign_i_541_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_519_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_542_n_0,
      S(2) => sum_sign_i_543_n_0,
      S(1) => sum_sign_i_544_n_0,
      S(0) => sum_sign_i_545_n_0
    );
sum_sign_reg_i_528: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_546_n_0,
      CO(3) => sum_sign_reg_i_528_n_0,
      CO(2) => sum_sign_reg_i_528_n_1,
      CO(1) => sum_sign_reg_i_528_n_2,
      CO(0) => sum_sign_reg_i_528_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_547_n_0,
      DI(2) => sum_sign_i_548_n_0,
      DI(1) => sum_sign_i_549_n_0,
      DI(0) => sum_sign_i_550_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_528_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_551_n_0,
      S(2) => sum_sign_i_552_n_0,
      S(1) => sum_sign_i_553_n_0,
      S(0) => sum_sign_i_554_n_0
    );
sum_sign_reg_i_537: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_555_n_0,
      CO(3) => sum_sign_reg_i_537_n_0,
      CO(2) => sum_sign_reg_i_537_n_1,
      CO(1) => sum_sign_reg_i_537_n_2,
      CO(0) => sum_sign_reg_i_537_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_556_n_0,
      DI(2) => sum_sign_i_557_n_0,
      DI(1) => sum_sign_i_558_n_0,
      DI(0) => sum_sign_i_559_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_537_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_560_n_0,
      S(2) => sum_sign_i_561_n_0,
      S(1) => sum_sign_i_562_n_0,
      S(0) => sum_sign_i_563_n_0
    );
sum_sign_reg_i_546: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_564_n_0,
      CO(3) => sum_sign_reg_i_546_n_0,
      CO(2) => sum_sign_reg_i_546_n_1,
      CO(1) => sum_sign_reg_i_546_n_2,
      CO(0) => sum_sign_reg_i_546_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_565_n_0,
      DI(2) => sum_sign_i_566_n_0,
      DI(1) => sum_sign_i_567_n_0,
      DI(0) => sum_sign_i_568_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_546_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_569_n_0,
      S(2) => sum_sign_i_570_n_0,
      S(1) => sum_sign_i_571_n_0,
      S(0) => sum_sign_i_572_n_0
    );
sum_sign_reg_i_555: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_573_n_0,
      CO(3) => sum_sign_reg_i_555_n_0,
      CO(2) => sum_sign_reg_i_555_n_1,
      CO(1) => sum_sign_reg_i_555_n_2,
      CO(0) => sum_sign_reg_i_555_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_574_n_0,
      DI(2) => sum_sign_i_575_n_0,
      DI(1) => sum_sign_i_576_n_0,
      DI(0) => sum_sign_i_577_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_555_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_578_n_0,
      S(2) => sum_sign_i_579_n_0,
      S(1) => sum_sign_i_580_n_0,
      S(0) => sum_sign_i_581_n_0
    );
sum_sign_reg_i_564: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_582_n_0,
      CO(3) => sum_sign_reg_i_564_n_0,
      CO(2) => sum_sign_reg_i_564_n_1,
      CO(1) => sum_sign_reg_i_564_n_2,
      CO(0) => sum_sign_reg_i_564_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_583_n_0,
      DI(2) => sum_sign_i_584_n_0,
      DI(1) => sum_sign_i_585_n_0,
      DI(0) => sum_sign_i_586_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_564_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_587_n_0,
      S(2) => sum_sign_i_588_n_0,
      S(1) => sum_sign_i_589_n_0,
      S(0) => sum_sign_i_590_n_0
    );
sum_sign_reg_i_573: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_591_n_0,
      CO(3) => sum_sign_reg_i_573_n_0,
      CO(2) => sum_sign_reg_i_573_n_1,
      CO(1) => sum_sign_reg_i_573_n_2,
      CO(0) => sum_sign_reg_i_573_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_592_n_0,
      DI(2) => sum_sign_i_593_n_0,
      DI(1) => sum_sign_i_594_n_0,
      DI(0) => sum_sign_i_595_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_573_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_596_n_0,
      S(2) => sum_sign_i_597_n_0,
      S(1) => sum_sign_i_598_n_0,
      S(0) => sum_sign_i_599_n_0
    );
sum_sign_reg_i_582: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_600_n_0,
      CO(3) => sum_sign_reg_i_582_n_0,
      CO(2) => sum_sign_reg_i_582_n_1,
      CO(1) => sum_sign_reg_i_582_n_2,
      CO(0) => sum_sign_reg_i_582_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_601_n_0,
      DI(2) => sum_sign_i_602_n_0,
      DI(1) => sum_sign_i_603_n_0,
      DI(0) => sum_sign_i_604_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_582_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_605_n_0,
      S(2) => sum_sign_i_606_n_0,
      S(1) => sum_sign_i_607_n_0,
      S(0) => sum_sign_i_608_n_0
    );
sum_sign_reg_i_591: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_609_n_0,
      CO(3) => sum_sign_reg_i_591_n_0,
      CO(2) => sum_sign_reg_i_591_n_1,
      CO(1) => sum_sign_reg_i_591_n_2,
      CO(0) => sum_sign_reg_i_591_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_610_n_0,
      DI(2) => sum_sign_i_611_n_0,
      DI(1) => sum_sign_i_612_n_0,
      DI(0) => sum_sign_i_613_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_591_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_614_n_0,
      S(2) => sum_sign_i_615_n_0,
      S(1) => sum_sign_i_616_n_0,
      S(0) => sum_sign_i_617_n_0
    );
sum_sign_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_24_n_0,
      CO(3) => sum_sign_reg_i_6_n_0,
      CO(2) => sum_sign_reg_i_6_n_1,
      CO(1) => sum_sign_reg_i_6_n_2,
      CO(0) => sum_sign_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_25_n_0,
      DI(2) => sum_sign_i_26_n_0,
      DI(1) => sum_sign_i_27_n_0,
      DI(0) => sum_sign_i_28_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_29_n_0,
      S(2) => sum_sign_i_30_n_0,
      S(1) => sum_sign_i_31_n_0,
      S(0) => sum_sign_i_32_n_0
    );
sum_sign_reg_i_60: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_78_n_0,
      CO(3) => sum_sign_reg_i_60_n_0,
      CO(2) => sum_sign_reg_i_60_n_1,
      CO(1) => sum_sign_reg_i_60_n_2,
      CO(0) => sum_sign_reg_i_60_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_79_n_0,
      DI(2) => sum_sign_i_80_n_0,
      DI(1) => sum_sign_i_81_n_0,
      DI(0) => sum_sign_i_82_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_60_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_83_n_0,
      S(2) => sum_sign_i_84_n_0,
      S(1) => sum_sign_i_85_n_0,
      S(0) => sum_sign_i_86_n_0
    );
sum_sign_reg_i_600: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_618_n_0,
      CO(3) => sum_sign_reg_i_600_n_0,
      CO(2) => sum_sign_reg_i_600_n_1,
      CO(1) => sum_sign_reg_i_600_n_2,
      CO(0) => sum_sign_reg_i_600_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_619_n_0,
      DI(2) => sum_sign_i_620_n_0,
      DI(1) => sum_sign_i_621_n_0,
      DI(0) => sum_sign_i_622_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_600_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_623_n_0,
      S(2) => sum_sign_i_624_n_0,
      S(1) => sum_sign_i_625_n_0,
      S(0) => sum_sign_i_626_n_0
    );
sum_sign_reg_i_609: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_627_n_0,
      CO(3) => sum_sign_reg_i_609_n_0,
      CO(2) => sum_sign_reg_i_609_n_1,
      CO(1) => sum_sign_reg_i_609_n_2,
      CO(0) => sum_sign_reg_i_609_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_628_n_0,
      DI(2) => sum_sign_i_629_n_0,
      DI(1) => sum_sign_i_630_n_0,
      DI(0) => sum_sign_i_631_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_609_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_632_n_0,
      S(2) => sum_sign_i_633_n_0,
      S(1) => sum_sign_i_634_n_0,
      S(0) => sum_sign_i_635_n_0
    );
sum_sign_reg_i_618: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_636_n_0,
      CO(3) => sum_sign_reg_i_618_n_0,
      CO(2) => sum_sign_reg_i_618_n_1,
      CO(1) => sum_sign_reg_i_618_n_2,
      CO(0) => sum_sign_reg_i_618_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_637_n_0,
      DI(2) => sum_sign_i_638_n_0,
      DI(1) => sum_sign_i_639_n_0,
      DI(0) => sum_sign_i_640_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_618_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_641_n_0,
      S(2) => sum_sign_i_642_n_0,
      S(1) => sum_sign_i_643_n_0,
      S(0) => sum_sign_i_644_n_0
    );
sum_sign_reg_i_627: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_645_n_0,
      CO(3) => sum_sign_reg_i_627_n_0,
      CO(2) => sum_sign_reg_i_627_n_1,
      CO(1) => sum_sign_reg_i_627_n_2,
      CO(0) => sum_sign_reg_i_627_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_646_n_0,
      DI(2) => sum_sign_i_647_n_0,
      DI(1) => sum_sign_i_648_n_0,
      DI(0) => sum_sign_i_649_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_627_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_650_n_0,
      S(2) => sum_sign_i_651_n_0,
      S(1) => sum_sign_i_652_n_0,
      S(0) => sum_sign_i_653_n_0
    );
sum_sign_reg_i_636: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_654_n_0,
      CO(3) => sum_sign_reg_i_636_n_0,
      CO(2) => sum_sign_reg_i_636_n_1,
      CO(1) => sum_sign_reg_i_636_n_2,
      CO(0) => sum_sign_reg_i_636_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_655_n_0,
      DI(2) => sum_sign_i_656_n_0,
      DI(1) => sum_sign_i_657_n_0,
      DI(0) => sum_sign_i_658_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_636_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_659_n_0,
      S(2) => sum_sign_i_660_n_0,
      S(1) => sum_sign_i_661_n_0,
      S(0) => sum_sign_i_662_n_0
    );
sum_sign_reg_i_645: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_663_n_0,
      CO(3) => sum_sign_reg_i_645_n_0,
      CO(2) => sum_sign_reg_i_645_n_1,
      CO(1) => sum_sign_reg_i_645_n_2,
      CO(0) => sum_sign_reg_i_645_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_664_n_0,
      DI(2) => sum_sign_i_665_n_0,
      DI(1) => sum_sign_i_666_n_0,
      DI(0) => sum_sign_i_667_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_645_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_668_n_0,
      S(2) => sum_sign_i_669_n_0,
      S(1) => sum_sign_i_670_n_0,
      S(0) => sum_sign_i_671_n_0
    );
sum_sign_reg_i_654: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_672_n_0,
      CO(3) => sum_sign_reg_i_654_n_0,
      CO(2) => sum_sign_reg_i_654_n_1,
      CO(1) => sum_sign_reg_i_654_n_2,
      CO(0) => sum_sign_reg_i_654_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_673_n_0,
      DI(2) => sum_sign_i_674_n_0,
      DI(1) => sum_sign_i_675_n_0,
      DI(0) => sum_sign_i_676_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_654_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_677_n_0,
      S(2) => sum_sign_i_678_n_0,
      S(1) => sum_sign_i_679_n_0,
      S(0) => sum_sign_i_680_n_0
    );
sum_sign_reg_i_663: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_681_n_0,
      CO(3) => sum_sign_reg_i_663_n_0,
      CO(2) => sum_sign_reg_i_663_n_1,
      CO(1) => sum_sign_reg_i_663_n_2,
      CO(0) => sum_sign_reg_i_663_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_682_n_0,
      DI(2) => sum_sign_i_683_n_0,
      DI(1) => sum_sign_i_684_n_0,
      DI(0) => sum_sign_i_685_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_663_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_686_n_0,
      S(2) => sum_sign_i_687_n_0,
      S(1) => sum_sign_i_688_n_0,
      S(0) => sum_sign_i_689_n_0
    );
sum_sign_reg_i_672: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_690_n_0,
      CO(3) => sum_sign_reg_i_672_n_0,
      CO(2) => sum_sign_reg_i_672_n_1,
      CO(1) => sum_sign_reg_i_672_n_2,
      CO(0) => sum_sign_reg_i_672_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_691_n_0,
      DI(2) => sum_sign_i_692_n_0,
      DI(1) => sum_sign_i_693_n_0,
      DI(0) => sum_sign_i_694_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_672_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_695_n_0,
      S(2) => sum_sign_i_696_n_0,
      S(1) => sum_sign_i_697_n_0,
      S(0) => sum_sign_i_698_n_0
    );
sum_sign_reg_i_681: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_699_n_0,
      CO(3) => sum_sign_reg_i_681_n_0,
      CO(2) => sum_sign_reg_i_681_n_1,
      CO(1) => sum_sign_reg_i_681_n_2,
      CO(0) => sum_sign_reg_i_681_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_700_n_0,
      DI(2) => sum_sign_i_701_n_0,
      DI(1) => sum_sign_i_702_n_0,
      DI(0) => sum_sign_i_703_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_681_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_704_n_0,
      S(2) => sum_sign_i_705_n_0,
      S(1) => sum_sign_i_706_n_0,
      S(0) => sum_sign_i_707_n_0
    );
sum_sign_reg_i_69: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_87_n_0,
      CO(3) => sum_sign_reg_i_69_n_0,
      CO(2) => sum_sign_reg_i_69_n_1,
      CO(1) => sum_sign_reg_i_69_n_2,
      CO(0) => sum_sign_reg_i_69_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_88_n_0,
      DI(2) => sum_sign_i_89_n_0,
      DI(1) => sum_sign_i_90_n_0,
      DI(0) => sum_sign_i_91_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_69_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_92_n_0,
      S(2) => sum_sign_i_93_n_0,
      S(1) => sum_sign_i_94_n_0,
      S(0) => sum_sign_i_95_n_0
    );
sum_sign_reg_i_690: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_708_n_0,
      CO(3) => sum_sign_reg_i_690_n_0,
      CO(2) => sum_sign_reg_i_690_n_1,
      CO(1) => sum_sign_reg_i_690_n_2,
      CO(0) => sum_sign_reg_i_690_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_709_n_0,
      DI(2) => sum_sign_i_710_n_0,
      DI(1) => sum_sign_i_711_n_0,
      DI(0) => sum_sign_i_712_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_690_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_713_n_0,
      S(2) => sum_sign_i_714_n_0,
      S(1) => sum_sign_i_715_n_0,
      S(0) => sum_sign_i_716_n_0
    );
sum_sign_reg_i_699: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_717_n_0,
      CO(3) => sum_sign_reg_i_699_n_0,
      CO(2) => sum_sign_reg_i_699_n_1,
      CO(1) => sum_sign_reg_i_699_n_2,
      CO(0) => sum_sign_reg_i_699_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_718_n_0,
      DI(2) => sum_sign_i_719_n_0,
      DI(1) => sum_sign_i_720_n_0,
      DI(0) => sum_sign_i_721_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_699_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_722_n_0,
      S(2) => sum_sign_i_723_n_0,
      S(1) => sum_sign_i_724_n_0,
      S(0) => sum_sign_i_725_n_0
    );
sum_sign_reg_i_708: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_726_n_0,
      CO(3) => sum_sign_reg_i_708_n_0,
      CO(2) => sum_sign_reg_i_708_n_1,
      CO(1) => sum_sign_reg_i_708_n_2,
      CO(0) => sum_sign_reg_i_708_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_727_n_0,
      DI(2) => sum_sign_i_728_n_0,
      DI(1) => sum_sign_i_729_n_0,
      DI(0) => sum_sign_i_730_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_708_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_731_n_0,
      S(2) => sum_sign_i_732_n_0,
      S(1) => sum_sign_i_733_n_0,
      S(0) => sum_sign_i_734_n_0
    );
sum_sign_reg_i_717: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_735_n_0,
      CO(3) => sum_sign_reg_i_717_n_0,
      CO(2) => sum_sign_reg_i_717_n_1,
      CO(1) => sum_sign_reg_i_717_n_2,
      CO(0) => sum_sign_reg_i_717_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_736_n_0,
      DI(2) => sum_sign_i_737_n_0,
      DI(1) => sum_sign_i_738_n_0,
      DI(0) => sum_sign_i_739_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_717_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_740_n_0,
      S(2) => sum_sign_i_741_n_0,
      S(1) => sum_sign_i_742_n_0,
      S(0) => sum_sign_i_743_n_0
    );
sum_sign_reg_i_726: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_744_n_0,
      CO(3) => sum_sign_reg_i_726_n_0,
      CO(2) => sum_sign_reg_i_726_n_1,
      CO(1) => sum_sign_reg_i_726_n_2,
      CO(0) => sum_sign_reg_i_726_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_745_n_0,
      DI(2) => sum_sign_i_746_n_0,
      DI(1) => sum_sign_i_747_n_0,
      DI(0) => sum_sign_i_748_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_726_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_749_n_0,
      S(2) => sum_sign_i_750_n_0,
      S(1) => sum_sign_i_751_n_0,
      S(0) => sum_sign_i_752_n_0
    );
sum_sign_reg_i_735: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_753_n_0,
      CO(3) => sum_sign_reg_i_735_n_0,
      CO(2) => sum_sign_reg_i_735_n_1,
      CO(1) => sum_sign_reg_i_735_n_2,
      CO(0) => sum_sign_reg_i_735_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_754_n_0,
      DI(2) => sum_sign_i_755_n_0,
      DI(1) => sum_sign_i_756_n_0,
      DI(0) => sum_sign_i_757_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_735_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_758_n_0,
      S(2) => sum_sign_i_759_n_0,
      S(1) => sum_sign_i_760_n_0,
      S(0) => sum_sign_i_761_n_0
    );
sum_sign_reg_i_744: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_762_n_0,
      CO(3) => sum_sign_reg_i_744_n_0,
      CO(2) => sum_sign_reg_i_744_n_1,
      CO(1) => sum_sign_reg_i_744_n_2,
      CO(0) => sum_sign_reg_i_744_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_763_n_0,
      DI(2) => sum_sign_i_764_n_0,
      DI(1) => sum_sign_i_765_n_0,
      DI(0) => sum_sign_i_766_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_744_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_767_n_0,
      S(2) => sum_sign_i_768_n_0,
      S(1) => sum_sign_i_769_n_0,
      S(0) => sum_sign_i_770_n_0
    );
sum_sign_reg_i_753: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_771_n_0,
      CO(3) => sum_sign_reg_i_753_n_0,
      CO(2) => sum_sign_reg_i_753_n_1,
      CO(1) => sum_sign_reg_i_753_n_2,
      CO(0) => sum_sign_reg_i_753_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_772_n_0,
      DI(2) => sum_sign_i_773_n_0,
      DI(1) => sum_sign_i_774_n_0,
      DI(0) => sum_sign_i_775_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_753_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_776_n_0,
      S(2) => sum_sign_i_777_n_0,
      S(1) => sum_sign_i_778_n_0,
      S(0) => sum_sign_i_779_n_0
    );
sum_sign_reg_i_762: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_780_n_0,
      CO(3) => sum_sign_reg_i_762_n_0,
      CO(2) => sum_sign_reg_i_762_n_1,
      CO(1) => sum_sign_reg_i_762_n_2,
      CO(0) => sum_sign_reg_i_762_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_781_n_0,
      DI(2) => sum_sign_i_782_n_0,
      DI(1) => sum_sign_i_783_n_0,
      DI(0) => sum_sign_i_784_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_762_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_785_n_0,
      S(2) => sum_sign_i_786_n_0,
      S(1) => sum_sign_i_787_n_0,
      S(0) => sum_sign_i_788_n_0
    );
sum_sign_reg_i_771: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_789_n_0,
      CO(3) => sum_sign_reg_i_771_n_0,
      CO(2) => sum_sign_reg_i_771_n_1,
      CO(1) => sum_sign_reg_i_771_n_2,
      CO(0) => sum_sign_reg_i_771_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_790_n_0,
      DI(2) => sum_sign_i_791_n_0,
      DI(1) => sum_sign_i_792_n_0,
      DI(0) => sum_sign_i_793_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_771_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_794_n_0,
      S(2) => sum_sign_i_795_n_0,
      S(1) => sum_sign_i_796_n_0,
      S(0) => sum_sign_i_797_n_0
    );
sum_sign_reg_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_96_n_0,
      CO(3) => sum_sign_reg_i_78_n_0,
      CO(2) => sum_sign_reg_i_78_n_1,
      CO(1) => sum_sign_reg_i_78_n_2,
      CO(0) => sum_sign_reg_i_78_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_97_n_0,
      DI(2) => sum_sign_i_98_n_0,
      DI(1) => sum_sign_i_99_n_0,
      DI(0) => sum_sign_i_100_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_78_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_101_n_0,
      S(2) => sum_sign_i_102_n_0,
      S(1) => sum_sign_i_103_n_0,
      S(0) => sum_sign_i_104_n_0
    );
sum_sign_reg_i_780: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_798_n_0,
      CO(3) => sum_sign_reg_i_780_n_0,
      CO(2) => sum_sign_reg_i_780_n_1,
      CO(1) => sum_sign_reg_i_780_n_2,
      CO(0) => sum_sign_reg_i_780_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_799_n_0,
      DI(2) => sum_sign_i_800_n_0,
      DI(1) => sum_sign_i_801_n_0,
      DI(0) => sum_sign_i_802_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_780_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_803_n_0,
      S(2) => sum_sign_i_804_n_0,
      S(1) => sum_sign_i_805_n_0,
      S(0) => sum_sign_i_806_n_0
    );
sum_sign_reg_i_789: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_807_n_0,
      CO(3) => sum_sign_reg_i_789_n_0,
      CO(2) => sum_sign_reg_i_789_n_1,
      CO(1) => sum_sign_reg_i_789_n_2,
      CO(0) => sum_sign_reg_i_789_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_808_n_0,
      DI(2) => sum_sign_i_809_n_0,
      DI(1) => sum_sign_i_810_n_0,
      DI(0) => sum_sign_i_811_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_789_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_812_n_0,
      S(2) => sum_sign_i_813_n_0,
      S(1) => sum_sign_i_814_n_0,
      S(0) => sum_sign_i_815_n_0
    );
sum_sign_reg_i_798: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_816_n_0,
      CO(3) => sum_sign_reg_i_798_n_0,
      CO(2) => sum_sign_reg_i_798_n_1,
      CO(1) => sum_sign_reg_i_798_n_2,
      CO(0) => sum_sign_reg_i_798_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_817_n_0,
      DI(2) => sum_sign_i_818_n_0,
      DI(1) => sum_sign_i_819_n_0,
      DI(0) => sum_sign_i_820_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_798_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_821_n_0,
      S(2) => sum_sign_i_822_n_0,
      S(1) => sum_sign_i_823_n_0,
      S(0) => sum_sign_i_824_n_0
    );
sum_sign_reg_i_807: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_825_n_0,
      CO(3) => sum_sign_reg_i_807_n_0,
      CO(2) => sum_sign_reg_i_807_n_1,
      CO(1) => sum_sign_reg_i_807_n_2,
      CO(0) => sum_sign_reg_i_807_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_826_n_0,
      DI(2) => sum_sign_i_827_n_0,
      DI(1) => sum_sign_i_828_n_0,
      DI(0) => sum_sign_i_829_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_807_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_830_n_0,
      S(2) => sum_sign_i_831_n_0,
      S(1) => sum_sign_i_832_n_0,
      S(0) => sum_sign_i_833_n_0
    );
sum_sign_reg_i_816: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_834_n_0,
      CO(3) => sum_sign_reg_i_816_n_0,
      CO(2) => sum_sign_reg_i_816_n_1,
      CO(1) => sum_sign_reg_i_816_n_2,
      CO(0) => sum_sign_reg_i_816_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_835_n_0,
      DI(2) => sum_sign_i_836_n_0,
      DI(1) => sum_sign_i_837_n_0,
      DI(0) => sum_sign_i_838_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_816_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_839_n_0,
      S(2) => sum_sign_i_840_n_0,
      S(1) => sum_sign_i_841_n_0,
      S(0) => sum_sign_i_842_n_0
    );
sum_sign_reg_i_825: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_843_n_0,
      CO(3) => sum_sign_reg_i_825_n_0,
      CO(2) => sum_sign_reg_i_825_n_1,
      CO(1) => sum_sign_reg_i_825_n_2,
      CO(0) => sum_sign_reg_i_825_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_844_n_0,
      DI(2) => sum_sign_i_845_n_0,
      DI(1) => sum_sign_i_846_n_0,
      DI(0) => sum_sign_i_847_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_825_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_848_n_0,
      S(2) => sum_sign_i_849_n_0,
      S(1) => sum_sign_i_850_n_0,
      S(0) => sum_sign_i_851_n_0
    );
sum_sign_reg_i_834: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_852_n_0,
      CO(3) => sum_sign_reg_i_834_n_0,
      CO(2) => sum_sign_reg_i_834_n_1,
      CO(1) => sum_sign_reg_i_834_n_2,
      CO(0) => sum_sign_reg_i_834_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_853_n_0,
      DI(2) => sum_sign_i_854_n_0,
      DI(1) => sum_sign_i_855_n_0,
      DI(0) => sum_sign_i_856_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_834_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_857_n_0,
      S(2) => sum_sign_i_858_n_0,
      S(1) => sum_sign_i_859_n_0,
      S(0) => sum_sign_i_860_n_0
    );
sum_sign_reg_i_843: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_861_n_0,
      CO(3) => sum_sign_reg_i_843_n_0,
      CO(2) => sum_sign_reg_i_843_n_1,
      CO(1) => sum_sign_reg_i_843_n_2,
      CO(0) => sum_sign_reg_i_843_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_862_n_0,
      DI(2) => sum_sign_i_863_n_0,
      DI(1) => sum_sign_i_864_n_0,
      DI(0) => sum_sign_i_865_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_843_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_866_n_0,
      S(2) => sum_sign_i_867_n_0,
      S(1) => sum_sign_i_868_n_0,
      S(0) => sum_sign_i_869_n_0
    );
sum_sign_reg_i_852: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_870_n_0,
      CO(3) => sum_sign_reg_i_852_n_0,
      CO(2) => sum_sign_reg_i_852_n_1,
      CO(1) => sum_sign_reg_i_852_n_2,
      CO(0) => sum_sign_reg_i_852_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_871_n_0,
      DI(2) => sum_sign_i_872_n_0,
      DI(1) => sum_sign_i_873_n_0,
      DI(0) => sum_sign_i_874_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_852_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_875_n_0,
      S(2) => sum_sign_i_876_n_0,
      S(1) => sum_sign_i_877_n_0,
      S(0) => sum_sign_i_878_n_0
    );
sum_sign_reg_i_861: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_879_n_0,
      CO(3) => sum_sign_reg_i_861_n_0,
      CO(2) => sum_sign_reg_i_861_n_1,
      CO(1) => sum_sign_reg_i_861_n_2,
      CO(0) => sum_sign_reg_i_861_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_880_n_0,
      DI(2) => sum_sign_i_881_n_0,
      DI(1) => sum_sign_i_882_n_0,
      DI(0) => sum_sign_i_883_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_861_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_884_n_0,
      S(2) => sum_sign_i_885_n_0,
      S(1) => sum_sign_i_886_n_0,
      S(0) => sum_sign_i_887_n_0
    );
sum_sign_reg_i_87: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_105_n_0,
      CO(3) => sum_sign_reg_i_87_n_0,
      CO(2) => sum_sign_reg_i_87_n_1,
      CO(1) => sum_sign_reg_i_87_n_2,
      CO(0) => sum_sign_reg_i_87_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_106_n_0,
      DI(2) => sum_sign_i_107_n_0,
      DI(1) => sum_sign_i_108_n_0,
      DI(0) => sum_sign_i_109_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_87_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_110_n_0,
      S(2) => sum_sign_i_111_n_0,
      S(1) => sum_sign_i_112_n_0,
      S(0) => sum_sign_i_113_n_0
    );
sum_sign_reg_i_870: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_888_n_0,
      CO(3) => sum_sign_reg_i_870_n_0,
      CO(2) => sum_sign_reg_i_870_n_1,
      CO(1) => sum_sign_reg_i_870_n_2,
      CO(0) => sum_sign_reg_i_870_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_889_n_0,
      DI(2) => sum_sign_i_890_n_0,
      DI(1) => sum_sign_i_891_n_0,
      DI(0) => sum_sign_i_892_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_870_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_893_n_0,
      S(2) => sum_sign_i_894_n_0,
      S(1) => sum_sign_i_895_n_0,
      S(0) => sum_sign_i_896_n_0
    );
sum_sign_reg_i_879: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_897_n_0,
      CO(3) => sum_sign_reg_i_879_n_0,
      CO(2) => sum_sign_reg_i_879_n_1,
      CO(1) => sum_sign_reg_i_879_n_2,
      CO(0) => sum_sign_reg_i_879_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_898_n_0,
      DI(2) => sum_sign_i_899_n_0,
      DI(1) => sum_sign_i_900_n_0,
      DI(0) => sum_sign_i_901_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_879_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_902_n_0,
      S(2) => sum_sign_i_903_n_0,
      S(1) => sum_sign_i_904_n_0,
      S(0) => sum_sign_i_905_n_0
    );
sum_sign_reg_i_888: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_906_n_0,
      CO(3) => sum_sign_reg_i_888_n_0,
      CO(2) => sum_sign_reg_i_888_n_1,
      CO(1) => sum_sign_reg_i_888_n_2,
      CO(0) => sum_sign_reg_i_888_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_907_n_0,
      DI(2) => sum_sign_i_908_n_0,
      DI(1) => sum_sign_i_909_n_0,
      DI(0) => sum_sign_i_910_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_888_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_911_n_0,
      S(2) => sum_sign_i_912_n_0,
      S(1) => sum_sign_i_913_n_0,
      S(0) => sum_sign_i_914_n_0
    );
sum_sign_reg_i_897: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_915_n_0,
      CO(3) => sum_sign_reg_i_897_n_0,
      CO(2) => sum_sign_reg_i_897_n_1,
      CO(1) => sum_sign_reg_i_897_n_2,
      CO(0) => sum_sign_reg_i_897_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_916_n_0,
      DI(2) => sum_sign_i_917_n_0,
      DI(1) => sum_sign_i_918_n_0,
      DI(0) => sum_sign_i_919_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_897_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_920_n_0,
      S(2) => sum_sign_i_921_n_0,
      S(1) => sum_sign_i_922_n_0,
      S(0) => sum_sign_i_923_n_0
    );
sum_sign_reg_i_906: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_924_n_0,
      CO(3) => sum_sign_reg_i_906_n_0,
      CO(2) => sum_sign_reg_i_906_n_1,
      CO(1) => sum_sign_reg_i_906_n_2,
      CO(0) => sum_sign_reg_i_906_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_925_n_0,
      DI(2) => sum_sign_i_926_n_0,
      DI(1) => sum_sign_i_927_n_0,
      DI(0) => sum_sign_i_928_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_906_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_929_n_0,
      S(2) => sum_sign_i_930_n_0,
      S(1) => sum_sign_i_931_n_0,
      S(0) => sum_sign_i_932_n_0
    );
sum_sign_reg_i_915: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_933_n_0,
      CO(3) => sum_sign_reg_i_915_n_0,
      CO(2) => sum_sign_reg_i_915_n_1,
      CO(1) => sum_sign_reg_i_915_n_2,
      CO(0) => sum_sign_reg_i_915_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_934_n_0,
      DI(2) => sum_sign_i_935_n_0,
      DI(1) => sum_sign_i_936_n_0,
      DI(0) => sum_sign_i_937_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_915_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_938_n_0,
      S(2) => sum_sign_i_939_n_0,
      S(1) => sum_sign_i_940_n_0,
      S(0) => sum_sign_i_941_n_0
    );
sum_sign_reg_i_924: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_942_n_0,
      CO(3) => sum_sign_reg_i_924_n_0,
      CO(2) => sum_sign_reg_i_924_n_1,
      CO(1) => sum_sign_reg_i_924_n_2,
      CO(0) => sum_sign_reg_i_924_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_943_n_0,
      DI(2) => sum_sign_i_944_n_0,
      DI(1) => sum_sign_i_945_n_0,
      DI(0) => sum_sign_i_946_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_924_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_947_n_0,
      S(2) => sum_sign_i_948_n_0,
      S(1) => sum_sign_i_949_n_0,
      S(0) => sum_sign_i_950_n_0
    );
sum_sign_reg_i_933: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_951_n_0,
      CO(3) => sum_sign_reg_i_933_n_0,
      CO(2) => sum_sign_reg_i_933_n_1,
      CO(1) => sum_sign_reg_i_933_n_2,
      CO(0) => sum_sign_reg_i_933_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_952_n_0,
      DI(2) => sum_sign_i_953_n_0,
      DI(1) => sum_sign_i_954_n_0,
      DI(0) => sum_sign_i_955_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_933_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_956_n_0,
      S(2) => sum_sign_i_957_n_0,
      S(1) => sum_sign_i_958_n_0,
      S(0) => sum_sign_i_959_n_0
    );
sum_sign_reg_i_942: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_960_n_0,
      CO(3) => sum_sign_reg_i_942_n_0,
      CO(2) => sum_sign_reg_i_942_n_1,
      CO(1) => sum_sign_reg_i_942_n_2,
      CO(0) => sum_sign_reg_i_942_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_961_n_0,
      DI(2) => sum_sign_i_962_n_0,
      DI(1) => sum_sign_i_963_n_0,
      DI(0) => sum_sign_i_964_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_942_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_965_n_0,
      S(2) => sum_sign_i_966_n_0,
      S(1) => sum_sign_i_967_n_0,
      S(0) => sum_sign_i_968_n_0
    );
sum_sign_reg_i_951: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_969_n_0,
      CO(3) => sum_sign_reg_i_951_n_0,
      CO(2) => sum_sign_reg_i_951_n_1,
      CO(1) => sum_sign_reg_i_951_n_2,
      CO(0) => sum_sign_reg_i_951_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_970_n_0,
      DI(2) => sum_sign_i_971_n_0,
      DI(1) => sum_sign_i_972_n_0,
      DI(0) => sum_sign_i_973_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_951_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_974_n_0,
      S(2) => sum_sign_i_975_n_0,
      S(1) => sum_sign_i_976_n_0,
      S(0) => sum_sign_i_977_n_0
    );
sum_sign_reg_i_96: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_114_n_0,
      CO(3) => sum_sign_reg_i_96_n_0,
      CO(2) => sum_sign_reg_i_96_n_1,
      CO(1) => sum_sign_reg_i_96_n_2,
      CO(0) => sum_sign_reg_i_96_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_115_n_0,
      DI(2) => sum_sign_i_116_n_0,
      DI(1) => sum_sign_i_117_n_0,
      DI(0) => sum_sign_i_118_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_96_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_119_n_0,
      S(2) => sum_sign_i_120_n_0,
      S(1) => sum_sign_i_121_n_0,
      S(0) => sum_sign_i_122_n_0
    );
sum_sign_reg_i_960: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_978_n_0,
      CO(3) => sum_sign_reg_i_960_n_0,
      CO(2) => sum_sign_reg_i_960_n_1,
      CO(1) => sum_sign_reg_i_960_n_2,
      CO(0) => sum_sign_reg_i_960_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_979_n_0,
      DI(2) => sum_sign_i_980_n_0,
      DI(1) => sum_sign_i_981_n_0,
      DI(0) => sum_sign_i_982_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_960_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_983_n_0,
      S(2) => sum_sign_i_984_n_0,
      S(1) => sum_sign_i_985_n_0,
      S(0) => sum_sign_i_986_n_0
    );
sum_sign_reg_i_969: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_987_n_0,
      CO(3) => sum_sign_reg_i_969_n_0,
      CO(2) => sum_sign_reg_i_969_n_1,
      CO(1) => sum_sign_reg_i_969_n_2,
      CO(0) => sum_sign_reg_i_969_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_988_n_0,
      DI(2) => sum_sign_i_989_n_0,
      DI(1) => sum_sign_i_990_n_0,
      DI(0) => sum_sign_i_991_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_969_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_992_n_0,
      S(2) => sum_sign_i_993_n_0,
      S(1) => sum_sign_i_994_n_0,
      S(0) => sum_sign_i_995_n_0
    );
sum_sign_reg_i_978: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_996_n_0,
      CO(3) => sum_sign_reg_i_978_n_0,
      CO(2) => sum_sign_reg_i_978_n_1,
      CO(1) => sum_sign_reg_i_978_n_2,
      CO(0) => sum_sign_reg_i_978_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_997_n_0,
      DI(2) => sum_sign_i_998_n_0,
      DI(1) => sum_sign_i_999_n_0,
      DI(0) => sum_sign_i_1000_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_978_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1001_n_0,
      S(2) => sum_sign_i_1002_n_0,
      S(1) => sum_sign_i_1003_n_0,
      S(0) => sum_sign_i_1004_n_0
    );
sum_sign_reg_i_987: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1005_n_0,
      CO(3) => sum_sign_reg_i_987_n_0,
      CO(2) => sum_sign_reg_i_987_n_1,
      CO(1) => sum_sign_reg_i_987_n_2,
      CO(0) => sum_sign_reg_i_987_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1006_n_0,
      DI(2) => sum_sign_i_1007_n_0,
      DI(1) => sum_sign_i_1008_n_0,
      DI(0) => sum_sign_i_1009_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_987_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1010_n_0,
      S(2) => sum_sign_i_1011_n_0,
      S(1) => sum_sign_i_1012_n_0,
      S(0) => sum_sign_i_1013_n_0
    );
sum_sign_reg_i_996: unisim.vcomponents.CARRY4
     port map (
      CI => sum_sign_reg_i_1014_n_0,
      CO(3) => sum_sign_reg_i_996_n_0,
      CO(2) => sum_sign_reg_i_996_n_1,
      CO(1) => sum_sign_reg_i_996_n_2,
      CO(0) => sum_sign_reg_i_996_n_3,
      CYINIT => '0',
      DI(3) => sum_sign_i_1015_n_0,
      DI(2) => sum_sign_i_1016_n_0,
      DI(1) => sum_sign_i_1017_n_0,
      DI(0) => sum_sign_i_1018_n_0,
      O(3 downto 0) => NLW_sum_sign_reg_i_996_O_UNCONNECTED(3 downto 0),
      S(3) => sum_sign_i_1019_n_0,
      S(2) => sum_sign_i_1020_n_0,
      S(1) => sum_sign_i_1021_n_0,
      S(0) => sum_sign_i_1022_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0_S_AXI is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0_S_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0_S_AXI is
  signal S_AXI_ARESET : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_rvalid05_out : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal c_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal done_o : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \reg_data_out__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \axi_awaddr[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \slv_reg0[31]_i_2\ : label is "soft_lutpair178";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => sel0(2),
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => sel0(0),
      S => S_AXI_ARESET
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => sel0(1),
      S => S_AXI_ARESET
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_araddr[4]_i_1_n_0\,
      Q => sel0(2),
      S => S_AXI_ARESET
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => S_AXI_ARESET
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(2),
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => S_AXI_ARESET
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => S_AXI_ARESET
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => S_AXI_ARESET
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => S_AXI_ARESET
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s_axi_wvalid,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => S_AXI_ARESET
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => done_o,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(10),
      I1 => \slv_reg2__0\(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(11),
      I1 => \slv_reg2__0\(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(12),
      I1 => \slv_reg2__0\(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(13),
      I1 => \slv_reg2__0\(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(14),
      I1 => \slv_reg2__0\(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(15),
      I1 => \slv_reg2__0\(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(16),
      I1 => \slv_reg2__0\(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(17),
      I1 => \slv_reg2__0\(17),
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(18),
      I1 => \slv_reg2__0\(18),
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(19),
      I1 => \slv_reg2__0\(19),
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(1),
      I1 => \slv_reg2__0\(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(20),
      I1 => \slv_reg2__0\(20),
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(21),
      I1 => \slv_reg2__0\(21),
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(22),
      I1 => \slv_reg2__0\(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(23),
      I1 => \slv_reg2__0\(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(24),
      I1 => \slv_reg2__0\(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(25),
      I1 => \slv_reg2__0\(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(26),
      I1 => \slv_reg2__0\(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(27),
      I1 => \slv_reg2__0\(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(28),
      I1 => \slv_reg2__0\(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(29),
      I1 => \slv_reg2__0\(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(2),
      I1 => \slv_reg2__0\(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(30),
      I1 => \slv_reg2__0\(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_rvalid\,
      O => axi_rvalid05_out
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(31),
      I1 => \slv_reg2__0\(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(3),
      I1 => \slv_reg2__0\(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(4),
      I1 => \slv_reg2__0\(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(5),
      I1 => \slv_reg2__0\(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(6),
      I1 => \slv_reg2__0\(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(7),
      I1 => \slv_reg2__0\(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(8),
      I1 => \slv_reg2__0\(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c_o(9),
      I1 => \slv_reg2__0\(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg5(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(0),
      Q => s_axi_rdata(0),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => \reg_data_out__0\(0),
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(10),
      Q => s_axi_rdata(10),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata[10]_i_3_n_0\,
      O => \reg_data_out__0\(10),
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(11),
      Q => s_axi_rdata(11),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_rdata[11]_i_3_n_0\,
      O => \reg_data_out__0\(11),
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(12),
      Q => s_axi_rdata(12),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata[12]_i_3_n_0\,
      O => \reg_data_out__0\(12),
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(13),
      Q => s_axi_rdata(13),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata[13]_i_3_n_0\,
      O => \reg_data_out__0\(13),
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(14),
      Q => s_axi_rdata(14),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata[14]_i_3_n_0\,
      O => \reg_data_out__0\(14),
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(15),
      Q => s_axi_rdata(15),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[15]_i_3_n_0\,
      O => \reg_data_out__0\(15),
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(16),
      Q => s_axi_rdata(16),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      O => \reg_data_out__0\(16),
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(17),
      Q => s_axi_rdata(17),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      O => \reg_data_out__0\(17),
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(18),
      Q => s_axi_rdata(18),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      O => \reg_data_out__0\(18),
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(19),
      Q => s_axi_rdata(19),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      O => \reg_data_out__0\(19),
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(1),
      Q => s_axi_rdata(1),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => \reg_data_out__0\(1),
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(20),
      Q => s_axi_rdata(20),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => \axi_rdata[20]_i_3_n_0\,
      O => \reg_data_out__0\(20),
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(21),
      Q => s_axi_rdata(21),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => \axi_rdata[21]_i_3_n_0\,
      O => \reg_data_out__0\(21),
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(22),
      Q => s_axi_rdata(22),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => \axi_rdata[22]_i_3_n_0\,
      O => \reg_data_out__0\(22),
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(23),
      Q => s_axi_rdata(23),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => \axi_rdata[23]_i_3_n_0\,
      O => \reg_data_out__0\(23),
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(24),
      Q => s_axi_rdata(24),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => \axi_rdata[24]_i_3_n_0\,
      O => \reg_data_out__0\(24),
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(25),
      Q => s_axi_rdata(25),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => \axi_rdata[25]_i_3_n_0\,
      O => \reg_data_out__0\(25),
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(26),
      Q => s_axi_rdata(26),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => \axi_rdata[26]_i_3_n_0\,
      O => \reg_data_out__0\(26),
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(27),
      Q => s_axi_rdata(27),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => \axi_rdata[27]_i_3_n_0\,
      O => \reg_data_out__0\(27),
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(28),
      Q => s_axi_rdata(28),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => \axi_rdata[28]_i_3_n_0\,
      O => \reg_data_out__0\(28),
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(29),
      Q => s_axi_rdata(29),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => \axi_rdata[29]_i_3_n_0\,
      O => \reg_data_out__0\(29),
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(2),
      Q => s_axi_rdata(2),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => \reg_data_out__0\(2),
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(30),
      Q => s_axi_rdata(30),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => \axi_rdata[30]_i_3_n_0\,
      O => \reg_data_out__0\(30),
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(31),
      Q => s_axi_rdata(31),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => \axi_rdata[31]_i_4_n_0\,
      O => \reg_data_out__0\(31),
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(3),
      Q => s_axi_rdata(3),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => \reg_data_out__0\(3),
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(4),
      Q => s_axi_rdata(4),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[4]_i_3_n_0\,
      O => \reg_data_out__0\(4),
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(5),
      Q => s_axi_rdata(5),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[5]_i_3_n_0\,
      O => \reg_data_out__0\(5),
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(6),
      Q => s_axi_rdata(6),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata[6]_i_3_n_0\,
      O => \reg_data_out__0\(6),
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(7),
      Q => s_axi_rdata(7),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata[7]_i_3_n_0\,
      O => \reg_data_out__0\(7),
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(8),
      Q => s_axi_rdata(8),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata[8]_i_3_n_0\,
      O => \reg_data_out__0\(8),
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_rvalid05_out,
      D => \reg_data_out__0\(9),
      Q => s_axi_rdata(9),
      R => S_AXI_ARESET
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata[9]_i_3_n_0\,
      O => \reg_data_out__0\(9),
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => S_AXI_ARESET
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => S_AXI_ARESET
    );
fp_adder_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder
     port map (
      Q(0) => slv_reg2(0),
      SR(0) => S_AXI_ARESET,
      \axi_rdata_reg[31]\(31 downto 0) => c_o(31 downto 0),
      done_o => done_o,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg0_reg[31]\(31 downto 0) => slv_reg0(31 downto 0),
      \slv_reg1_reg[31]\(31 downto 0) => slv_reg1(31 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s_axi_wvalid,
      O => slv_reg_wren
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg0(0),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg0(10),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg0(11),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg0(12),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg0(13),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg0(14),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg0(15),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg0(16),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg0(17),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg0(18),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg0(19),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg0(1),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg0(20),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg0(21),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg0(22),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg0(23),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg0(24),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg0(25),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg0(26),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg0(27),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg0(28),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg0(29),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg0(2),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg0(30),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg0(31),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg0(3),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg0(4),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg0(5),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg0(6),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg0(7),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg0(8),
      R => S_AXI_ARESET
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg0(9),
      R => S_AXI_ARESET
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(1),
      I4 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(2),
      I4 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(3),
      I4 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(0),
      I4 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg1(0),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg1(10),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg1(11),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg1(12),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg1(13),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg1(14),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg1(15),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg1(16),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg1(17),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg1(18),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg1(19),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg1(1),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg1(20),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg1(21),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg1(22),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg1(23),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg1(24),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg1(25),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg1(26),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg1(27),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg1(28),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg1(29),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg1(2),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg1(30),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg1(31),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg1(3),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg1(4),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg1(5),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg1(6),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg1(7),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg1(8),
      R => S_AXI_ARESET
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg1(9),
      R => S_AXI_ARESET
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(1),
      I4 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(2),
      I4 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(3),
      I4 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => s_axi_wstrb(0),
      I4 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg2(0),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => \slv_reg2__0\(10),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => \slv_reg2__0\(11),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \slv_reg2__0\(12),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \slv_reg2__0\(13),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \slv_reg2__0\(14),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \slv_reg2__0\(15),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \slv_reg2__0\(1),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \slv_reg2__0\(2),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \slv_reg2__0\(3),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \slv_reg2__0\(4),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \slv_reg2__0\(5),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \slv_reg2__0\(6),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \slv_reg2__0\(7),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => \slv_reg2__0\(8),
      R => S_AXI_ARESET
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => \slv_reg2__0\(9),
      R => S_AXI_ARESET
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg5(0),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg5(10),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg5(11),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg5(12),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg5(13),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg5(14),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg5(15),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg5(16),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg5(17),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg5(18),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg5(19),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg5(1),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg5(20),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg5(21),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg5(22),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg5(23),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg5(24),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg5(25),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg5(26),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg5(27),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg5(28),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg5(29),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg5(2),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg5(30),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg5(31),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg5(3),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg5(4),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg5(5),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg5(6),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg5(7),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg5(8),
      R => S_AXI_ARESET
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg5(9),
      R => S_AXI_ARESET
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(1),
      I4 => p_0_in(2),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(2),
      I4 => p_0_in(2),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(3),
      I4 => p_0_in(2),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => s_axi_wstrb(0),
      I4 => p_0_in(2),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg6(0),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg6(10),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg6(11),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg6(12),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg6(13),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg6(14),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg6(15),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg6(16),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg6(17),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg6(18),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg6(19),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg6(1),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg6(20),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg6(21),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg6(22),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg6(23),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg6(24),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg6(25),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg6(26),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg6(27),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg6(28),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg6(29),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg6(2),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg6(30),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg6(31),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg6(3),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg6(4),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg6(5),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg6(6),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg6(7),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg6(8),
      R => S_AXI_ARESET
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg6(9),
      R => S_AXI_ARESET
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(1),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(2),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => s_axi_wstrb(0),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg7(0),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg7(10),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg7(11),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => slv_reg7(12),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => slv_reg7(13),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => slv_reg7(14),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => slv_reg7(15),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => slv_reg7(16),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => slv_reg7(17),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => slv_reg7(18),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => slv_reg7(19),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg7(1),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => slv_reg7(20),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => slv_reg7(21),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => slv_reg7(22),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => slv_reg7(23),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => slv_reg7(24),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => slv_reg7(25),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => slv_reg7(26),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => slv_reg7(27),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => slv_reg7(28),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => slv_reg7(29),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg7(2),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => slv_reg7(30),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => slv_reg7(31),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg7(3),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg7(4),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg7(5),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg7(6),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg7(7),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg7(8),
      R => S_AXI_ARESET
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg7(9),
      R => S_AXI_ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0 is
begin
floating_point_adder_ip_v1_0_S_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0_S_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(2 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_floating_point_adder_0_0,floating_point_adder_ip_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "floating_point_adder_ip_v1_0,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_CLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_RST RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_RST, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 8, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_floating_point_adder_ip_v1_0
     port map (
      S_AXI_ARREADY => s_axi_arready,
      S_AXI_AWREADY => s_axi_awready,
      S_AXI_WREADY => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(2 downto 0) => s_axi_araddr(4 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(2 downto 0) => s_axi_awaddr(4 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
