#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+v2k' '-R' '-V' '-debug_all' '-full64' '-sverilog' '+libverbose' '-notice' '-xlrm' 'uniq_prior_final' '+vcs+lic+wait' '-V' '-timescale=1ps/1ps' '+define+SYTB_OFF' '+libext+.v+.sv+.vh+.svh+.vs+.vm' '+vcs+vcdpluson' '+define+VCSSIM' '-assert' 'svaext' '+define+FAKE_MEM' '+warn=noUII-L' '+lint=noPCTI-L' '+lint=none' '+notimingchecks' '+define+HIERREF' '+define+VFU_CLUSTER' '+define+VAL4' '+define+PKG0' '+define+EVENTS_OFF' '+define+TBCOMP_OFF' '+define+FSDB_DISABLE' '+define+INST_ON' '+define+SVA_OFF' '+define+INTEL_SVA_OFF' '+define+MBY_IGR_BEHAVE_MEMS' '-ignore' 'driver_checks' '-assert' 'api_event' '-assert' 'api' '-assert' 'vpiSeqFail' '-assert' 'print' '-assert' 'vpiSeqBeginTime' '-assert' 'enable_diag' '-assert' 'let' '-assert' 'enable_hier' '+incdir+../../rtl' '+incdir+./' '+incdir+/nfs/site/disks/ccdo.soc.cad_root.1/cad/x86-64_linux26/synopsys/designcompiler/M-2016.12-SP3/dw/sim_ver' '+incdir+../../../../../../target/mby/mgm_run/igr/src' '+incdir+../../../../../../target/mby/mgm_run/igr/src/mem_wrap' '+incdir+../../../../../../target/mby/mgm_run/rtl' '+incdir+/p/hdk/rtl/ip_models/nhdk/shrtl/shrtl-dev-x0-18ww48a/src/common/rtl' '/p/hdk/rtl/ip_models/nhdk/shrtl/shrtl-dev-x0-18ww48a/src/fifo/rtl/shrtl_flop_fifo.sv' '../../../shared/rtl/shared_pkg.sv' '../../../shared/rtl/mby_rx_metadata_pkg.sv' '../../../shared/rtl/mby_egr_pkg.sv' '../../rtl/mby_igr_pkg.sv' '../../../shared/rtl/mby_gmm_pkg.sv' '../../../shared/rtl/mby_egr_pkg.sv' '../../../shared/interfaces/igr_rx_ppe_if.sv' '../../../shared/interfaces/rx_ppe_igr_if.sv' '../../../shared/interfaces/mim_rd_if.sv' '../../../shared/interfaces/mim_wr_if.sv' '../../interfaces/pre_post_ppe_partial_data_if.sv' '../../interfaces/pre_post_ppe_sop_if.sv' '../../interfaces/pre_post_ppe_tag_info_if.sv' '../../interfaces/pre_post_ppe_wr_data_if.sv' '../../interfaces/pre_ppe_header_if.sv' '-y' '../../pre_ppe/rtl' '-y' '../../post_ppe/rtl' '-y' '../pre_post/verilog' '../../pbb/rtl/mby_igr_align_ctrl.sv' '../../pbb/rtl/mby_igr_align_wrd.sv' '../../pbb/rtl/mby_igr_align_wrds.sv' '../../pbb/rtl/mby_igr_align.sv' '../../pbb/rtl/mby_igr_dpc.sv' '../../itag/rtl/mby_igr_tag.sv' '-y' '../../../../../../target/mby/mgm_run/igr/src' '-y' '../../../../../../target/mby/mgm_run/igr/src/mem_wrap' '-y' '../../../../../../target/mby/mgm_run/rtl' '../../pbb/rtl/mby_igr_pb_ctrl421.sv' '../../../../../../target/mby/mgm_run/igr/src/mby_mem_igr_pb0_data_ram_shell_1024x576.v' '../../../../../../target/mby/mgm_run/igr/src/mby_mem_igr_pb0_md_ram_shell_1024x72.v' '../../pbb/rtl/mby_igr_pb_mem_shell.sv' '../../pbb/rtl/mby_igr_pb.sv' '../../pbb/rtl/mby_igr_dpc_wrap.sv' '../../pbb/rtl/mby_igr_pb_wrap.sv' '../../pbb/rtl/mby_igr_align_wrap.sv' '../../pbb/rtl/mby_igr_pbb.sv' '../../rtl/mby_igr_top.sv' './tb_igr_top.sv' 2>&1
