Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 30 12:59:18 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DATAMEM/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.706   -24113.439                   5228                26310        0.263        0.000                      0                26310        3.750        0.000                       0                  2686  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.706   -24113.439                   5228                26310        0.263        0.000                      0                26310        3.750        0.000                       0                  2686  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         5228  Failing Endpoints,  Worst Slack       -6.706ns,  Total Violation   -24113.440ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.706ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.911ns  (logic 4.405ns (27.686%)  route 11.506ns (72.314%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.668    21.000    DATAMEM/mem_reg_4608_4863_1_1/D
    SLICE_X52Y0          RAMS64E                                      r  DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.453    14.794    DATAMEM/mem_reg_4608_4863_1_1/WCLK
    SLICE_X52Y0          RAMS64E                                      r  DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y0          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_4608_4863_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -21.000    
  -------------------------------------------------------------------
                         slack                                 -6.706    

Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_30720_30975_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.905ns  (logic 4.405ns (27.696%)  route 11.500ns (72.304%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.662    20.994    DATAMEM/mem_reg_30720_30975_1_1/D
    SLICE_X50Y1          RAMS64E                                      r  DATAMEM/mem_reg_30720_30975_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.453    14.794    DATAMEM/mem_reg_30720_30975_1_1/WCLK
    SLICE_X50Y1          RAMS64E                                      r  DATAMEM/mem_reg_30720_30975_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y1          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_30720_30975_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.699ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_27648_27903_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.903ns  (logic 4.405ns (27.699%)  route 11.498ns (72.301%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.660    20.993    DATAMEM/mem_reg_27648_27903_1_1/D
    SLICE_X54Y1          RAMS64E                                      r  DATAMEM/mem_reg_27648_27903_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.453    14.794    DATAMEM/mem_reg_27648_27903_1_1/WCLK
    SLICE_X54Y1          RAMS64E                                      r  DATAMEM/mem_reg_27648_27903_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y1          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_27648_27903_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                 -6.699    

Slack (VIOLATED) :        -6.696ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_25600_25855_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.900ns  (logic 4.405ns (27.704%)  route 11.495ns (72.296%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.657    20.989    DATAMEM/mem_reg_25600_25855_1_1/D
    SLICE_X50Y2          RAMS64E                                      r  DATAMEM/mem_reg_25600_25855_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.453    14.794    DATAMEM/mem_reg_25600_25855_1_1/WCLK
    SLICE_X50Y2          RAMS64E                                      r  DATAMEM/mem_reg_25600_25855_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_25600_25855_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -20.989    
  -------------------------------------------------------------------
                         slack                                 -6.696    

Slack (VIOLATED) :        -6.690ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_9472_9727_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.894ns  (logic 4.405ns (27.715%)  route 11.489ns (72.285%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.651    20.983    DATAMEM/mem_reg_9472_9727_1_1/D
    SLICE_X52Y3          RAMS64E                                      r  DATAMEM/mem_reg_9472_9727_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.452    14.793    DATAMEM/mem_reg_9472_9727_1_1/WCLK
    SLICE_X52Y3          RAMS64E                                      r  DATAMEM/mem_reg_9472_9727_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y3          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_9472_9727_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -20.983    
  -------------------------------------------------------------------
                         slack                                 -6.690    

Slack (VIOLATED) :        -6.678ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.882ns  (logic 4.405ns (27.736%)  route 11.477ns (72.264%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.639    20.971    DATAMEM/mem_reg_8960_9215_1_1/D
    SLICE_X50Y4          RAMS64E                                      r  DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.452    14.793    DATAMEM/mem_reg_8960_9215_1_1/WCLK
    SLICE_X50Y4          RAMS64E                                      r  DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y4          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_8960_9215_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -20.971    
  -------------------------------------------------------------------
                         slack                                 -6.678    

Slack (VIOLATED) :        -6.654ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_5632_5887_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.859ns  (logic 4.405ns (27.777%)  route 11.454ns (72.223%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.616    20.948    DATAMEM/mem_reg_5632_5887_1_1/D
    SLICE_X52Y1          RAMS64E                                      r  DATAMEM/mem_reg_5632_5887_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.453    14.794    DATAMEM/mem_reg_5632_5887_1_1/WCLK
    SLICE_X52Y1          RAMS64E                                      r  DATAMEM/mem_reg_5632_5887_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y1          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_5632_5887_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -20.948    
  -------------------------------------------------------------------
                         slack                                 -6.654    

Slack (VIOLATED) :        -6.561ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_22528_22783_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.765ns  (logic 4.405ns (27.942%)  route 11.360ns (72.058%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.522    20.854    DATAMEM/mem_reg_22528_22783_1_1/D
    SLICE_X54Y3          RAMS64E                                      r  DATAMEM/mem_reg_22528_22783_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.452    14.793    DATAMEM/mem_reg_22528_22783_1_1/WCLK
    SLICE_X54Y3          RAMS64E                                      r  DATAMEM/mem_reg_22528_22783_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y3          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_22528_22783_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -20.854    
  -------------------------------------------------------------------
                         slack                                 -6.561    

Slack (VIOLATED) :        -6.559ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8448_8703_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.763ns  (logic 4.405ns (27.944%)  route 11.358ns (72.056%))
  Logic Levels:           17  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.453     9.092    CPU/REGFILE/B_selected[0]
    SLICE_X49Y38         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     9.690 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O[1]
                         net (fo=1, routed)           0.758    10.447    CPU/ALU/mem_reg_0_255_0_0_i_9_0[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I0_O)        0.303    10.750 r  CPU/ALU/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.750    CPU/ALU/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X48Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    10.988 r  CPU/ALU/mem_reg_0_255_0_0_i_9/O
                         net (fo=2589, routed)        2.944    13.932    DATAMEM/mem_reg_2816_3071_1_1/A1
    SLICE_X64Y10         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.230 r  DATAMEM/mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.230    DATAMEM/mem_reg_2816_3071_1_1/OD
    SLICE_X64Y10         MUXF7 (Prop_muxf7_I0_O)      0.241    14.471 r  DATAMEM/mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.471    DATAMEM/mem_reg_2816_3071_1_1/O0
    SLICE_X64Y10         MUXF8 (Prop_muxf8_I0_O)      0.098    14.569 r  DATAMEM/mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           0.992    15.561    DATAMEM/mem_reg_2816_3071_1_1_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.319    15.880 r  DATAMEM/mem_reg_0_255_1_1_i_54/O
                         net (fo=1, routed)           0.000    15.880    DATAMEM/mem_reg_0_255_1_1_i_54_n_0
    SLICE_X61Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    16.092 r  DATAMEM/mem_reg_0_255_1_1_i_31/O
                         net (fo=1, routed)           0.000    16.092    DATAMEM/mem_reg_0_255_1_1_i_31_n_0
    SLICE_X61Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    16.186 r  DATAMEM/mem_reg_0_255_1_1_i_18/O
                         net (fo=1, routed)           0.801    16.987    DATAMEM/mem_reg_0_255_1_1_i_18_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.316    17.303 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=2, routed)           0.414    17.717    CPU/REGFILE/mem_reg_0_255_1_1_i_5_1
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.841 r  CPU/REGFILE/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.406    18.247    CPU/REGFILE/mem_reg_0_255_1_1_i_8_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=1, routed)           0.416    18.787    CPU/REGFILE/mem_reg_0_255_1_1_i_5_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.124    18.911 r  CPU/REGFILE/mem_reg_0_255_1_1_i_3/O
                         net (fo=1, routed)           0.298    19.208    CPU/REGFILE/mem_reg_0_255_1_1_i_3_n_0
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124    19.332 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.520    20.853    DATAMEM/mem_reg_8448_8703_1_1/D
    SLICE_X54Y2          RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.453    14.794    DATAMEM/mem_reg_8448_8703_1_1/WCLK
    SLICE_X54Y2          RAMS64E                                      r  DATAMEM/mem_reg_8448_8703_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_8448_8703_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -20.853    
  -------------------------------------------------------------------
                         slack                                 -6.559    

Slack (VIOLATED) :        -6.557ns  (required time - arrival time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_24832_25087_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.665ns  (logic 4.742ns (30.271%)  route 10.923ns (69.729%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.568     5.089    CPU/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  CPU/pc_reg[7]/Q
                         net (fo=41, routed)          0.901     6.409    CPU/REGFILE/p_address[5]
    SLICE_X48Y41         LUT6 (Prop_lut6_I2_O)        0.299     6.708 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          0.861     7.569    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA1
    SLICE_X50Y40         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.715 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.595     8.310    CPU/REGFILE/B[0]
    SLICE_X53Y37         LUT3 (Prop_lut3_I2_O)        0.328     8.638 r  CPU/REGFILE/mem_reg_0_255_0_0_i_33/O
                         net (fo=18, routed)          0.504     9.143    CPU/REGFILE/B_selected[0]
    SLICE_X51Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.267 r  CPU/REGFILE/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.267    CPU/ALU/S[0]
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.873 r  CPU/ALU/S0_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.704    10.577    CPU/REGFILE/O[1]
    SLICE_X49Y35         LUT6 (Prop_lut6_I1_O)        0.306    10.883 r  CPU/REGFILE/mem_reg_0_255_0_0_i_24/O
                         net (fo=1, routed)           0.000    10.883    CPU/REGFILE/mem_reg_0_255_0_0_i_24_n_0
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.095 r  CPU/REGFILE/mem_reg_0_255_0_0_i_7/O
                         net (fo=2581, routed)        2.170    13.265    DATAMEM/mem_reg_24832_25087_0_0/A3
    SLICE_X52Y64         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.527    13.792 r  DATAMEM/mem_reg_24832_25087_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.792    DATAMEM/mem_reg_24832_25087_0_0/OA
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    14.006 r  DATAMEM/mem_reg_24832_25087_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.006    DATAMEM/mem_reg_24832_25087_0_0/O1
    SLICE_X52Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    14.094 r  DATAMEM/mem_reg_24832_25087_0_0/F8/O
                         net (fo=1, routed)           1.199    15.293    DATAMEM/mem_reg_24832_25087_0_0_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I3_O)        0.319    15.612 r  DATAMEM/mem_reg_0_255_0_0_i_121/O
                         net (fo=1, routed)           0.000    15.612    DATAMEM/mem_reg_0_255_0_0_i_121_n_0
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I0_O)      0.238    15.850 r  DATAMEM/mem_reg_0_255_0_0_i_95/O
                         net (fo=1, routed)           0.000    15.850    DATAMEM/mem_reg_0_255_0_0_i_95_n_0
    SLICE_X51Y49         MUXF8 (Prop_muxf8_I0_O)      0.104    15.954 r  DATAMEM/mem_reg_0_255_0_0_i_82/O
                         net (fo=1, routed)           0.834    16.789    DATAMEM/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.316    17.105 r  DATAMEM/mem_reg_0_255_0_0_i_73/O
                         net (fo=2, routed)           0.676    17.781    CPU/REGFILE/mem_reg_0_255_0_0_i_34_2
    SLICE_X44Y47         LUT6 (Prop_lut6_I4_O)        0.124    17.905 r  CPU/REGFILE/mem_reg_0_255_0_0_i_50/O
                         net (fo=1, routed)           0.395    18.300    CPU/REGFILE/mem_reg_0_255_0_0_i_50_n_0
    SLICE_X47Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.424 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           0.295    18.719    CPU/REGFILE/mem_reg_0_255_0_0_i_34_n_0
    SLICE_X44Y47         LUT4 (Prop_lut4_I0_O)        0.124    18.843 r  CPU/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.296    19.139    CPU/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X45Y47         LUT2 (Prop_lut2_I0_O)        0.124    19.263 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         1.491    20.754    DATAMEM/mem_reg_24832_25087_0_0/D
    SLICE_X52Y64         RAMS64E                                      r  DATAMEM/mem_reg_24832_25087_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        1.437    14.778    DATAMEM/mem_reg_24832_25087_0_0/WCLK
    SLICE_X52Y64         RAMS64E                                      r  DATAMEM/mem_reg_24832_25087_0_0/RAMS64E_A/CLK
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X52Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.197    DATAMEM/mem_reg_24832_25087_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -20.754    
  -------------------------------------------------------------------
                         slack                                 -6.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.566     1.449    DATAMEM/genblk1[0].fdiv/CLK
    SLICE_X57Y54         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.141     1.590 f  DATAMEM/genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.759    DATAMEM/genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  DATAMEM/genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.804    DATAMEM/genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X57Y54         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.834     1.962    DATAMEM/genblk1[0].fdiv/CLK
    SLICE_X57Y54         FDRE                                         r  DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y54         FDRE (Hold_fdre_C_D)         0.091     1.540    DATAMEM/genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.757%)  route 0.334ns (64.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[3]/Q
                         net (fo=43, routed)          0.334     1.923    CPU/PCADDER/p_address[1]
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  CPU/PCADDER/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.968    CPU/PCADDER_n_4
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.836     1.963    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.092     1.577    CPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMD32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.186ns (16.452%)  route 0.945ns (83.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.565     1.448    CPU/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  CPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  CPU/pc_reg[6]/Q
                         net (fo=39, routed)          0.741     2.330    CPU/REGFILE/p_address[4]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.045     2.375 r  CPU/REGFILE/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=192, routed)         0.204     2.579    CPU/REGFILE/regs_reg_r1_0_31_24_29/ADDRD3
    SLICE_X60Y54         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2685, routed)        0.861     1.989    CPU/REGFILE/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X60Y54         RAMS32                                       r  CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD_D1/CLK
                         clock pessimism             -0.244     1.745    
    SLICE_X60Y54         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.985    CPU/REGFILE/regs_reg_r1_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.594    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y37   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y41   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y42   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y41   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y40   CPU/pc_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y41   CPU/pc_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y40   CPU/pc_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y54   DATAMEM/genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y46   DATAMEM/num0_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y42   DATAMEM/mem_reg_17152_17407_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y35   DATAMEM/mem_reg_10752_11007_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   DATAMEM/mem_reg_1280_1535_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y35   DATAMEM/mem_reg_17152_17407_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y37   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y37   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y37   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y37   DATAMEM/mem_reg_10752_11007_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y25   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y25   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y25   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y25   DATAMEM/mem_reg_15104_15359_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y15   DATAMEM/mem_reg_19200_19455_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y15   DATAMEM/mem_reg_25344_25599_2_2/RAMS64E_D/CLK



