Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr  6 14:08:35 2025
| Host         : HazelTheCat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_an_cnt_dgt_disp_timing_summary_routed.rpt -pb top_an_cnt_dgt_disp_timing_summary_routed.pb -rpx top_an_cnt_dgt_disp_timing_summary_routed.rpx -warn_on_violation
| Design       : top_an_cnt_dgt_disp
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  201          inf        0.000                      0                  201           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an1/an_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.960ns  (logic 3.594ns (45.150%)  route 4.366ns (54.850%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDPE                         0.000     0.000 r  an1/an_reg_reg[3]_lopt_replica/C
    SLICE_X0Y51          FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  an1/an_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.366     4.635    lopt_3
    J14                  OBUF (Prop_obuf_I_O)         3.325     7.960 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.960    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[2]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 1.761ns (27.763%)  route 4.583ns (72.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.971     6.344    an1/sys_rst_n
    SLICE_X0Y51          FDPE                                         f  an1/an_reg_reg[2]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 1.761ns (27.763%)  route 4.583ns (72.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.971     6.344    an1/sys_rst_n
    SLICE_X0Y51          FDPE                                         f  an1/an_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[3]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 1.761ns (27.763%)  route 4.583ns (72.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.971     6.344    an1/sys_rst_n
    SLICE_X0Y51          FDPE                                         f  an1/an_reg_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[4]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 1.761ns (27.763%)  route 4.583ns (72.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.971     6.344    an1/sys_rst_n
    SLICE_X0Y51          FDPE                                         f  an1/an_reg_reg[4]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[0]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 1.761ns (27.773%)  route 4.580ns (72.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.969     6.341    an1/sys_rst_n
    SLICE_X1Y51          FDCE                                         f  an1/an_reg_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 1.761ns (27.773%)  route 4.580ns (72.227%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.969     6.341    an1/sys_rst_n
    SLICE_X1Y51          FDPE                                         f  an1/an_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 1.761ns (28.708%)  route 4.374ns (71.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.762     6.135    an1/sys_rst_n
    SLICE_X2Y52          FDPE                                         f  an1/an_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 1.761ns (28.708%)  route 4.374ns (71.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.762     6.135    an1/sys_rst_n
    SLICE_X2Y52          FDPE                                         f  an1/an_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            an1/an_reg_reg[5]_lopt_replica/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 1.761ns (28.708%)  route 4.374ns (71.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  sys_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.320    an1/sys_rst_n_IBUF
    SLICE_X0Y147         LUT1 (Prop_lut1_I0_O)        0.053     3.373 f  an1/cnt[27]_i_2/O
                         net (fo=83, routed)          2.762     6.135    an1/sys_rst_n
    SLICE_X2Y52          FDPE                                         f  an1/an_reg_reg[5]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an1/an_reg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an1/an_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.100ns (46.720%)  route 0.114ns (53.280%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE                         0.000     0.000 r  an1/an_reg_reg[1]/C
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  an1/an_reg_reg[1]/Q
                         net (fo=2, routed)           0.114     0.214    an1/Q[1]
    SLICE_X1Y51          FDPE                                         r  an1/an_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1/an_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an1/an_reg_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.100ns (45.892%)  route 0.118ns (54.108%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  an1/an_reg_reg[0]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  an1/an_reg_reg[0]/Q
                         net (fo=2, routed)           0.118     0.218    an1/Q[0]
    SLICE_X0Y54          FDPE                                         r  an1/an_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1/an_reg_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an1/an_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.100ns (44.230%)  route 0.126ns (55.770%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDPE                         0.000     0.000 r  an1/an_reg_reg[7]/C
    SLICE_X0Y53          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  an1/an_reg_reg[7]/Q
                         net (fo=2, routed)           0.126     0.226    an1/Q[7]
    SLICE_X0Y53          FDCE                                         r  an1/an_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt1/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.157ns (66.704%)  route 0.078ns (33.296%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  cnt1/q_reg[3]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  cnt1/q_reg[3]/Q
                         net (fo=9, routed)           0.078     0.169    cnt1/Q[3]
    SLICE_X4Y58          LUT4 (Prop_lut4_I0_O)        0.066     0.235 r  cnt1/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.235    cnt1/q[0]_i_1_n_0
    SLICE_X4Y58          FDPE                                         r  cnt1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1/an_reg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an1/an_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.100ns (38.009%)  route 0.163ns (61.991%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDPE                         0.000     0.000 r  an1/an_reg_reg[2]/C
    SLICE_X1Y51          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  an1/an_reg_reg[2]/Q
                         net (fo=2, routed)           0.163     0.263    an1/Q[2]
    SLICE_X0Y51          FDPE                                         r  an1/an_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1/an_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an1/an_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.100ns (37.295%)  route 0.168ns (62.705%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  an1/an_reg_reg[0]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  an1/an_reg_reg[0]/Q
                         net (fo=2, routed)           0.168     0.268    an1/Q[0]
    SLICE_X0Y53          FDPE                                         r  an1/an_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt1/q_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg1/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.237%)  route 0.143ns (52.763%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDPE                         0.000     0.000 r  cnt1/q_reg[0]/C
    SLICE_X4Y58          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  cnt1/q_reg[0]/Q
                         net (fo=11, routed)          0.143     0.243    seg1/seg_reg[0]_0[0]
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  seg1/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    seg1/seg[2]
    SLICE_X0Y58          FDPE                                         r  seg1/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1/an_reg_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an1/an_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.118ns (42.482%)  route 0.160ns (57.518%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE                         0.000     0.000 r  an1/an_reg_reg[6]/C
    SLICE_X2Y53          FDPE (Prop_fdpe_C_Q)         0.118     0.118 r  an1/an_reg_reg[6]/Q
                         net (fo=2, routed)           0.160     0.278    an1/Q[6]
    SLICE_X0Y53          FDPE                                         r  an1/an_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1/an_reg_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an1/an_reg_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.118ns (42.482%)  route 0.160ns (57.518%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDPE                         0.000     0.000 r  an1/an_reg_reg[6]/C
    SLICE_X2Y53          FDPE (Prop_fdpe_C_Q)         0.118     0.118 r  an1/an_reg_reg[6]/Q
                         net (fo=2, routed)           0.160     0.278    an1/Q[6]
    SLICE_X0Y54          FDPE                                         r  an1/an_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1/an_reg_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an1/an_reg_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.100ns (33.657%)  route 0.197ns (66.343%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDPE                         0.000     0.000 r  an1/an_reg_reg[3]/C
    SLICE_X0Y51          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  an1/an_reg_reg[3]/Q
                         net (fo=2, routed)           0.197     0.297    an1/Q[3]
    SLICE_X0Y51          FDPE                                         r  an1/an_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





