Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top_segment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_segment.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_segment"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_segment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\GitHub_new\MIPS246_CPU\segmentcu\led_seg7.v" into library work
Parsing module <led_seg7>.
Analyzing Verilog file "E:\GitHub_new\MIPS246_CPU\segmentcu\top_segment_display.v" into library work
Parsing module <top_segment_display>.
Analyzing Verilog file "E:\GitHub_new\MIPS246_CPU\segmentcu\mux2x32.v" into library work
Parsing module <mux2x32>.
Analyzing Verilog file "E:\GitHub_new\MIPS246_CPU\segmentcu\segment_display_controller.v" into library work
Parsing module <segment_display_controller>.
Analyzing Verilog file "E:\GitHub_new\MIPS246_CPU\segmentcu\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\GitHub_new\MIPS246_CPU\segmentcu\top_segment.v" into library work
Parsing module <top_segment>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_segment>.

Elaborating module <clk_div(SEL=17)>.
WARNING:HDLCompiler:1127 - "E:\GitHub_new\MIPS246_CPU\segmentcu\top_segment.v" Line 33: Assignment to clk_vga ignored, since the identifier is never used

Elaborating module <segment_display_controller>.

Elaborating module <top_segment_display>.

Elaborating module <led_seg7>.

Elaborating module <mux2x32(WIDTH=16)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_segment>.
    Related source file is "e:/github_new/mips246_cpu/segmentcu/top_segment.v".
INFO:Xst:3210 - "e:/github_new/mips246_cpu/segmentcu/top_segment.v" line 33: Output port <vga_clk> of the instance <clk_div> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top_segment> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "e:/github_new/mips246_cpu/segmentcu/clk_div.v".
        SEL = 17
    Found 32-bit register for signal <clk_count>.
    Found 32-bit adder for signal <clk_count[31]_GND_2_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <segment_display_controller>.
    Related source file is "e:/github_new/mips246_cpu/segmentcu/segment_display_controller.v".
    Register <data_reg_dummy_dummy> equivalent to <data_reg> has been removed
    Register <data_reg_dummy> equivalent to <data_reg> has been removed
    Found 1-bit register for signal <data_reg>.
    WARNING:Xst:2404 -  FFs/Latches <data_reg<31:6>> (without init value) have a constant value of 0 in block <segment_display_controller>.
    WARNING:Xst:2404 -  FFs/Latches <data_reg<3:1>> (without init value) have a constant value of 0 in block <segment_display_controller>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <segment_display_controller> synthesized.

Synthesizing Unit <top_segment_display>.
    Related source file is "e:/github_new/mips246_cpu/segmentcu/top_segment_display.v".
    Found 8-bit register for signal <data_out_reg>.
    Found 4-bit register for signal <ena_reg>.
    Found finite state machine <FSM_0> for signal <ena_reg>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <top_segment_display> synthesized.

Synthesizing Unit <led_seg7>.
    Related source file is "e:/github_new/mips246_cpu/segmentcu/led_seg7.v".
        seg0 = 8'b11000000
        seg1 = 8'b11111001
        seg2 = 8'b10100100
        seg3 = 8'b10110000
        seg4 = 8'b10011001
        seg5 = 8'b10010010
        seg6 = 8'b10000010
        seg7 = 8'b11111000
        seg8 = 8'b10000000
        seg9 = 8'b10010000
        sega = 8'b10001000
        segb = 8'b10000011
        segc = 8'b11000110
        segd = 8'b10100001
        sege = 8'b10000110
        segf = 8'b10001110
        seg_off = 8'b11111111
    Found 16x8-bit Read Only RAM for signal <data_out_reg>
    Summary:
	inferred   1 RAM(s).
Unit <led_seg7> synthesized.

Synthesizing Unit <mux2x32>.
    Related source file is "e:/github_new/mips246_cpu/segmentcu/mux2x32.v".
        WIDTH = 16
    Summary:
	no macro.
Unit <mux2x32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <led_seg7>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_out_reg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_in>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_out_reg>  |          |
    -----------------------------------------------------------------------
Unit <led_seg7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <segmentcu/segmentdisplay/FSM_0> on signal <ena_reg[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 1000  | 00010
 0100  | 00100
 0010  | 01000
 0001  | 10000
-------------------
WARNING:Xst:2677 - Node <clk_div/clk_count_18> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_19> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_20> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_21> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_22> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_23> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_24> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_25> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_26> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_27> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_28> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_29> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_30> of sequential type is unconnected in block <top_segment>.
WARNING:Xst:2677 - Node <clk_div/clk_count_31> of sequential type is unconnected in block <top_segment>.
INFO:Xst:2261 - The FF/Latch <data_out_reg_1> in Unit <top_segment_display> is equivalent to the following 2 FFs/Latches, which will be removed : <data_out_reg_2> <ena_reg_FSM_FFd5> 
INFO:Xst:2261 - The FF/Latch <data_out_reg_0> in Unit <top_segment_display> is equivalent to the following FF/Latch, which will be removed : <data_out_reg_3> 
INFO:Xst:2261 - The FF/Latch <data_out_reg_4> in Unit <top_segment_display> is equivalent to the following FF/Latch, which will be removed : <data_out_reg_5> 

Optimizing unit <top_segment> ...

Optimizing unit <top_segment_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_segment, actual ratio is 0.
FlipFlop segmentcu/segmentdisplay/data_out_reg_1 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_segment.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 64
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 17
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 1
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 30
#      FDC                         : 23
#      FDP                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  18224     0%  
 Number of Slice LUTs:                   27  out of   9112     0%  
    Number used as Logic:                27  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     30
   Number with an unused Flip Flop:       2  out of     30     6%  
   Number with an unused LUT:             3  out of     30    10%  
   Number of fully used LUT-FF pairs:    25  out of     30    83%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk_div/clk_count_17               | NONE(segmentcu/data_reg)| 12    |
clk                                | BUFGP                   | 18    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.990ns (Maximum Frequency: 502.550MHz)
   Minimum input arrival time before clock: 2.915ns
   Maximum output required time after clock: 4.547ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.990ns (frequency: 502.550MHz)
  Total number of paths / destination ports: 171 / 18
-------------------------------------------------------------------------
Delay:               1.990ns (Levels of Logic = 19)
  Source:            clk_div/clk_count_0 (FF)
  Destination:       clk_div/clk_count_17 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div/clk_count_0 to clk_div/clk_count_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  clk_div/clk_count_0 (clk_div/clk_count_0)
     INV:I->O              1   0.206   0.000  clk_div/Mcount_clk_count_lut<0>_INV_0 (clk_div/Mcount_clk_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clk_div/Mcount_clk_count_cy<0> (clk_div/Mcount_clk_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<1> (clk_div/Mcount_clk_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<2> (clk_div/Mcount_clk_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<3> (clk_div/Mcount_clk_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<4> (clk_div/Mcount_clk_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<5> (clk_div/Mcount_clk_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<6> (clk_div/Mcount_clk_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<7> (clk_div/Mcount_clk_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<8> (clk_div/Mcount_clk_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<9> (clk_div/Mcount_clk_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<10> (clk_div/Mcount_clk_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<11> (clk_div/Mcount_clk_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<12> (clk_div/Mcount_clk_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<13> (clk_div/Mcount_clk_count_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<14> (clk_div/Mcount_clk_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_clk_count_cy<15> (clk_div/Mcount_clk_count_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  clk_div/Mcount_clk_count_cy<16> (clk_div/Mcount_clk_count_cy<16>)
     XORCY:CI->O           1   0.180   0.000  clk_div/Mcount_clk_count_xor<17> (Result<17>)
     FDC:D                     0.102          clk_div/clk_count_17
    ----------------------------------------
    Total                      1.990ns (1.411ns logic, 0.579ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/clk_count_17'
  Clock period: 1.780ns (frequency: 561.940MHz)
  Total number of paths / destination ports: 23 / 8
-------------------------------------------------------------------------
Delay:               1.780ns (Levels of Logic = 1)
  Source:            segmentcu/segmentdisplay/ena_reg_FSM_FFd3 (FF)
  Destination:       segmentcu/segmentdisplay/data_out_reg_7 (FF)
  Source Clock:      clk_div/clk_count_17 rising
  Destination Clock: clk_div/clk_count_17 rising

  Data Path: segmentcu/segmentdisplay/ena_reg_FSM_FFd3 to segmentcu/segmentdisplay/data_out_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.028  segmentcu/segmentdisplay/ena_reg_FSM_FFd3 (segmentcu/segmentdisplay/ena_reg_FSM_FFd3)
     LUT6:I1->O            1   0.203   0.000  segmentcu/segmentdisplay/ena_reg_ena_reg[3]_data_out_led0[7]_select_7_OUT<6>1 (segmentcu/segmentdisplay/ena_reg[3]_data_out_led0[7]_select_7_OUT<6>)
     FDP:D                     0.102          segmentcu/segmentdisplay/data_out_reg_6
    ----------------------------------------
    Total                      1.780ns (0.752ns logic, 1.028ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/clk_count_17'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       segmentcu/data_reg (FF)
  Destination Clock: clk_div/clk_count_17 rising

  Data Path: rst to segmentcu/data_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          segmentcu/data_reg
    ----------------------------------------
    Total                      2.915ns (1.652ns logic, 1.263ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk_div/clk_count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to clk_div/clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          clk_div/clk_count_0
    ----------------------------------------
    Total                      2.915ns (1.652ns logic, 1.263ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/clk_count_17'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.547ns (Levels of Logic = 2)
  Source:            segmentcu/segmentdisplay/ena_reg_FSM_FFd1 (FF)
  Destination:       AN<3> (PAD)
  Source Clock:      clk_div/clk_count_17 rising

  Data Path: segmentcu/segmentdisplay/ena_reg_FSM_FFd1 to AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  segmentcu/segmentdisplay/ena_reg_FSM_FFd1 (segmentcu/segmentdisplay/ena_reg_FSM_FFd1)
     INV:I->O              1   0.206   0.579  segmentcu/segmentdisplay/led3/AN_reg1_INV_0 (AN_3_OBUF)
     OBUF:I->O                 2.571          AN_3_OBUF (AN<3>)
    ----------------------------------------
    Total                      4.547ns (3.224ns logic, 1.323ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.990|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/clk_count_17
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_div/clk_count_17|    1.780|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.38 secs
 
--> 

Total memory usage is 193220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    6 (   0 filtered)

