##############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/

# Path to directory of SDC files to use
sdc_dir=sdc

# Add circuits to list to sweep
circuit_list_add=stereovision3.v

# Add architectures to list to sweep
arch_list_add=timing/k6_N10_mem32K_40nm.xml
arch_list_add=nonuniform_chan_width/k6_N10_mem32K_40nm_nonuniform.xml
arch_list_add=nonuniform_chan_width/k6_N10_mem32K_40nm_pulse.xml

# Parse info and how to parse
parse_file=vtr_benchmarks.min_chan_width.txt

# Pass requirements
pass_requirements_file=vtr_benchmarks.min_chan_width.txt

# Script parameters
script_params = --route_type global
