{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 05 23:07:50 2026 " "Info: Processing started: Mon Jan 05 23:07:50 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ModelMachine_Top -c ModelMachine_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ir:inst2\|x\[0\] memory lpm_ram_io:inst8\|altram:sram\|q\[3\]~reg_in 13.37 MHz 74.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 13.37 MHz between source register \"ir:inst2\|x\[0\]\" and destination memory \"lpm_ram_io:inst8\|altram:sram\|q\[3\]~reg_in\" (period= 74.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.500 ns + Longest register memory " "Info: + Longest register to memory delay is 34.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|x\[0\] 1 REG LC1_C19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C19; Fanout = 12; REG Node = 'ir:inst2\|x\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|x[0] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.300 ns) 5.100 ns reg_group:inst3\|Mux7~0 2 COMB LC5_C18 1 " "Info: 2: + IC(2.800 ns) + CELL(2.300 ns) = 5.100 ns; Loc. = LC5_C18; Fanout = 1; COMB Node = 'reg_group:inst3\|Mux7~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { ir:inst2|x[0] reg_group:inst3|Mux7~0 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 8.000 ns reg_group:inst3\|Mux7~1 3 COMB LC1_C18 8 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 8.000 ns; Loc. = LC1_C18; Fanout = 8; COMB Node = 'reg_group:inst3\|Mux7~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { reg_group:inst3|Mux7~0 reg_group:inst3|Mux7~1 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.200 ns) 11.500 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 4 COMB LC1_C14 2 " "Info: 4: + IC(2.300 ns) + CELL(1.200 ns) = 11.500 ns; Loc. = LC1_C14; Fanout = 2; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { reg_group:inst3|Mux7~1 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.800 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 5 COMB LC2_C14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 11.800 ns; Loc. = LC2_C14; Fanout = 2; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.100 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 6 COMB LC3_C14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 12.100 ns; Loc. = LC3_C14; Fanout = 2; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 13.400 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] 7 COMB LC4_C14 1 " "Info: 7: + IC(0.000 ns) + CELL(1.300 ns) = 13.400 ns; Loc. = LC4_C14; Fanout = 1; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 17.900 ns au:inst1\|t\[3\]~14 8 COMB LC6_C13 1 " "Info: 8: + IC(2.200 ns) + CELL(2.300 ns) = 17.900 ns; Loc. = LC6_C13; Fanout = 1; COMB Node = 'au:inst1\|t\[3\]~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] au:inst1|t[3]~14 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 22.300 ns inst6\[3\]~70 9 COMB LC4_C11 2 " "Info: 9: + IC(2.600 ns) + CELL(1.800 ns) = 22.300 ns; Loc. = LC4_C11; Fanout = 2; COMB Node = 'inst6\[3\]~70'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { au:inst1|t[3]~14 inst6[3]~70 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 26.300 ns inst6\[3\]~64 10 COMB LC6_C12 6 " "Info: 10: + IC(2.200 ns) + CELL(1.800 ns) = 26.300 ns; Loc. = LC6_C12; Fanout = 6; COMB Node = 'inst6\[3\]~64'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { inst6[3]~70 inst6[3]~64 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(6.000 ns) 34.500 ns lpm_ram_io:inst8\|altram:sram\|q\[3\]~reg_in 11 MEM EC6_C 1 " "Info: 11: + IC(2.200 ns) + CELL(6.000 ns) = 34.500 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[3\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { inst6[3]~64 lpm_ram_io:inst8|altram:sram|q[3]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.600 ns ( 56.81 % ) " "Info: Total cell delay = 19.600 ns ( 56.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 43.19 % ) " "Info: Total interconnect delay = 14.900 ns ( 43.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.500 ns" { ir:inst2|x[0] reg_group:inst3|Mux7~0 reg_group:inst3|Mux7~1 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] au:inst1|t[3]~14 inst6[3]~70 inst6[3]~64 lpm_ram_io:inst8|altram:sram|q[3]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "34.500 ns" { ir:inst2|x[0] {} reg_group:inst3|Mux7~0 {} reg_group:inst3|Mux7~1 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} au:inst1|t[3]~14 {} inst6[3]~70 {} inst6[3]~64 {} lpm_ram_io:inst8|altram:sram|q[3]~reg_in {} } { 0.000ns 2.800ns 0.600ns 2.300ns 0.000ns 0.000ns 0.000ns 2.200ns 2.600ns 2.200ns 2.200ns } { 0.000ns 2.300ns 2.300ns 1.200ns 0.300ns 0.300ns 1.300ns 2.300ns 1.800ns 1.800ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst8\|altram:sram\|q\[3\]~reg_in 2 MEM EC6_C 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC6_C; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[3\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk lpm_ram_io:inst8|altram:sram|q[3]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[3]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[3]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[0\] 2 REG LC1_C19 12 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_C19; Fanout = 12; REG Node = 'ir:inst2\|x\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[0] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[3]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[3]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "34.500 ns" { ir:inst2|x[0] reg_group:inst3|Mux7~0 reg_group:inst3|Mux7~1 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] au:inst1|t[3]~14 inst6[3]~70 inst6[3]~64 lpm_ram_io:inst8|altram:sram|q[3]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "34.500 ns" { ir:inst2|x[0] {} reg_group:inst3|Mux7~0 {} reg_group:inst3|Mux7~1 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} au:inst1|t[3]~14 {} inst6[3]~70 {} inst6[3]~64 {} lpm_ram_io:inst8|altram:sram|q[3]~reg_in {} } { 0.000ns 2.800ns 0.600ns 2.300ns 0.000ns 0.000ns 0.000ns 2.200ns 2.600ns 2.200ns 2.200ns } { 0.000ns 2.300ns 2.300ns 1.200ns 0.300ns 0.300ns 1.300ns 2.300ns 1.800ns 1.800ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[3]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[3]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in SW\[2\] clk 21.700 ns memory " "Info: tsu for memory \"lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in\" (data pin = \"SW\[2\]\", clock pin = \"clk\") is 21.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.200 ns + Longest pin memory " "Info: + Longest pin to memory delay is 25.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns SW\[2\] 1 PIN PIN_119 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.800 ns) 9.500 ns inst6\[2\]~53 2 COMB LC5_C2 1 " "Info: 2: + IC(4.200 ns) + CELL(1.800 ns) = 9.500 ns; Loc. = LC5_C2; Fanout = 1; COMB Node = 'inst6\[2\]~53'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { SW[2] inst6[2]~53 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 11.300 ns inst6\[2\]~110 3 COMB LC1_C2 1 " "Info: 3: + IC(0.600 ns) + CELL(1.200 ns) = 11.300 ns; Loc. = LC1_C2; Fanout = 1; COMB Node = 'inst6\[2\]~110'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst6[2]~53 inst6[2]~110 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 12.800 ns inst6\[2\]~71 4 COMB LC2_C2 2 " "Info: 4: + IC(0.000 ns) + CELL(1.500 ns) = 12.800 ns; Loc. = LC2_C2; Fanout = 2; COMB Node = 'inst6\[2\]~71'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6[2]~110 inst6[2]~71 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.800 ns) 17.000 ns inst6\[2\]~65 5 COMB LC1_C12 6 " "Info: 5: + IC(2.400 ns) + CELL(1.800 ns) = 17.000 ns; Loc. = LC1_C12; Fanout = 6; COMB Node = 'inst6\[2\]~65'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { inst6[2]~71 inst6[2]~65 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(6.000 ns) 25.200 ns lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in 6 MEM EC8_C 1 " "Info: 6: + IC(2.200 ns) + CELL(6.000 ns) = 25.200 ns; Loc. = EC8_C; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { inst6[2]~65 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.800 ns ( 62.70 % ) " "Info: Total cell delay = 15.800 ns ( 62.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.400 ns ( 37.30 % ) " "Info: Total interconnect delay = 9.400 ns ( 37.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { SW[2] inst6[2]~53 inst6[2]~110 inst6[2]~71 inst6[2]~65 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { SW[2] {} SW[2]~out {} inst6[2]~53 {} inst6[2]~110 {} inst6[2]~71 {} inst6[2]~65 {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 4.200ns 0.600ns 0.000ns 2.400ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.200ns 1.500ns 1.800ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in 2 MEM EC8_C 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC8_C; Fanout = 1; MEM Node = 'lpm_ram_io:inst8\|altram:sram\|q\[2\]~reg_in'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { SW[2] inst6[2]~53 inst6[2]~110 inst6[2]~71 inst6[2]~65 lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { SW[2] {} SW[2]~out {} inst6[2]~53 {} inst6[2]~110 {} inst6[2]~71 {} inst6[2]~65 {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 4.200ns 0.600ns 0.000ns 2.400ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.200ns 1.500ns 1.800ns 6.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk lpm_ram_io:inst8|altram:sram|q[2]~reg_in } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} lpm_ram_io:inst8|altram:sram|q[2]~reg_in {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED\[3\] ir:inst2\|x\[0\] 35.100 ns register " "Info: tco from clock \"clk\" to destination pin \"LED\[3\]\" through register \"ir:inst2\|x\[0\]\" is 35.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[0\] 2 REG LC1_C19 12 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_C19; Fanout = 12; REG Node = 'ir:inst2\|x\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[0] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.700 ns + Longest register pin " "Info: + Longest register to pin delay is 28.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst2\|x\[0\] 1 REG LC1_C19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C19; Fanout = 12; REG Node = 'ir:inst2\|x\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst2|x[0] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.300 ns) 5.100 ns reg_group:inst3\|Mux7~0 2 COMB LC5_C18 1 " "Info: 2: + IC(2.800 ns) + CELL(2.300 ns) = 5.100 ns; Loc. = LC5_C18; Fanout = 1; COMB Node = 'reg_group:inst3\|Mux7~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { ir:inst2|x[0] reg_group:inst3|Mux7~0 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 8.000 ns reg_group:inst3\|Mux7~1 3 COMB LC1_C18 8 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 8.000 ns; Loc. = LC1_C18; Fanout = 8; COMB Node = 'reg_group:inst3\|Mux7~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { reg_group:inst3|Mux7~0 reg_group:inst3|Mux7~1 } "NODE_NAME" } } { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.200 ns) 11.500 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 4 COMB LC1_C14 2 " "Info: 4: + IC(2.300 ns) + CELL(1.200 ns) = 11.500 ns; Loc. = LC1_C14; Fanout = 2; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { reg_group:inst3|Mux7~1 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.800 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 5 COMB LC2_C14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 11.800 ns; Loc. = LC2_C14; Fanout = 2; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.100 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 6 COMB LC3_C14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 12.100 ns; Loc. = LC3_C14; Fanout = 2; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 13.400 ns au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] 7 COMB LC4_C14 1 " "Info: 7: + IC(0.000 ns) + CELL(1.300 ns) = 13.400 ns; Loc. = LC4_C14; Fanout = 1; COMB Node = 'au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 17.900 ns au:inst1\|t\[3\]~14 8 COMB LC6_C13 1 " "Info: 8: + IC(2.200 ns) + CELL(2.300 ns) = 17.900 ns; Loc. = LC6_C13; Fanout = 1; COMB Node = 'au:inst1\|t\[3\]~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] au:inst1|t[3]~14 } "NODE_NAME" } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 22.300 ns inst6\[3\]~70 9 COMB LC4_C11 2 " "Info: 9: + IC(2.600 ns) + CELL(1.800 ns) = 22.300 ns; Loc. = LC4_C11; Fanout = 2; COMB Node = 'inst6\[3\]~70'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { au:inst1|t[3]~14 inst6[3]~70 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(5.100 ns) 28.700 ns LED\[3\] 10 PIN PIN_60 0 " "Info: 10: + IC(1.300 ns) + CELL(5.100 ns) = 28.700 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'LED\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { inst6[3]~70 LED[3] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.900 ns ( 58.89 % ) " "Info: Total cell delay = 16.900 ns ( 58.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.800 ns ( 41.11 % ) " "Info: Total interconnect delay = 11.800 ns ( 41.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.700 ns" { ir:inst2|x[0] reg_group:inst3|Mux7~0 reg_group:inst3|Mux7~1 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] au:inst1|t[3]~14 inst6[3]~70 LED[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "28.700 ns" { ir:inst2|x[0] {} reg_group:inst3|Mux7~0 {} reg_group:inst3|Mux7~1 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} au:inst1|t[3]~14 {} inst6[3]~70 {} LED[3] {} } { 0.000ns 2.800ns 0.600ns 2.300ns 0.000ns 0.000ns 0.000ns 2.200ns 2.600ns 1.300ns } { 0.000ns 2.300ns 2.300ns 1.200ns 0.300ns 0.300ns 1.300ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.700 ns" { ir:inst2|x[0] reg_group:inst3|Mux7~0 reg_group:inst3|Mux7~1 au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] au:inst1|t[3]~14 inst6[3]~70 LED[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "28.700 ns" { ir:inst2|x[0] {} reg_group:inst3|Mux7~0 {} reg_group:inst3|Mux7~1 {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} au:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] {} au:inst1|t[3]~14 {} inst6[3]~70 {} LED[3] {} } { 0.000ns 2.800ns 0.600ns 2.300ns 0.000ns 0.000ns 0.000ns 2.200ns 2.600ns 1.300ns } { 0.000ns 2.300ns 2.300ns 1.200ns 0.300ns 0.300ns 1.300ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[2\] LED\[2\] 19.200 ns Longest " "Info: Longest tpd from source pin \"SW\[2\]\" to destination pin \"LED\[2\]\" is 19.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns SW\[2\] 1 PIN PIN_119 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.800 ns) 9.500 ns inst6\[2\]~53 2 COMB LC5_C2 1 " "Info: 2: + IC(4.200 ns) + CELL(1.800 ns) = 9.500 ns; Loc. = LC5_C2; Fanout = 1; COMB Node = 'inst6\[2\]~53'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { SW[2] inst6[2]~53 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 11.300 ns inst6\[2\]~110 3 COMB LC1_C2 1 " "Info: 3: + IC(0.600 ns) + CELL(1.200 ns) = 11.300 ns; Loc. = LC1_C2; Fanout = 1; COMB Node = 'inst6\[2\]~110'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst6[2]~53 inst6[2]~110 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 12.800 ns inst6\[2\]~71 4 COMB LC2_C2 2 " "Info: 4: + IC(0.000 ns) + CELL(1.500 ns) = 12.800 ns; Loc. = LC2_C2; Fanout = 2; COMB Node = 'inst6\[2\]~71'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6[2]~110 inst6[2]~71 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(5.100 ns) 19.200 ns LED\[2\] 5 PIN PIN_73 0 " "Info: 5: + IC(1.300 ns) + CELL(5.100 ns) = 19.200 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'LED\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { inst6[2]~71 LED[2] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1256 80 256 1272 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.100 ns ( 68.23 % ) " "Info: Total cell delay = 13.100 ns ( 68.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 31.77 % ) " "Info: Total interconnect delay = 6.100 ns ( 31.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.200 ns" { SW[2] inst6[2]~53 inst6[2]~110 inst6[2]~71 LED[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "19.200 ns" { SW[2] {} SW[2]~out {} inst6[2]~53 {} inst6[2]~110 {} inst6[2]~71 {} LED[2] {} } { 0.000ns 0.000ns 4.200ns 0.600ns 0.000ns 1.300ns } { 0.000ns 3.500ns 1.800ns 1.200ns 1.500ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst2\|x\[5\] SW\[5\] clk -8.400 ns register " "Info: th for register \"ir:inst2\|x\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"clk\") is -8.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 202 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 202; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 664 80 248 680 "clk" "" } { 792 344 376 808 "clk" "" } { 808 744 784 824 "clk" "" } { 792 984 1024 808 "clk" "" } { 1064 896 928 1080 "clk" "" } { 1040 240 280 1056 "clk" "" } { 920 1008 1040 936 "clk" "" } { 656 248 288 672 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ir:inst2\|x\[5\] 2 REG LC1_C9 12 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_C9; Fanout = 12; REG Node = 'ir:inst2\|x\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ir:inst2|x[5] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[5] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 15.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns SW\[5\] 1 PIN PIN_54 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'SW\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1192 88 256 1208 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.800 ns) 6.200 ns inst6\[5\]~44 2 COMB LC3_C10 1 " "Info: 2: + IC(1.600 ns) + CELL(1.800 ns) = 6.200 ns; Loc. = LC3_C10; Fanout = 1; COMB Node = 'inst6\[5\]~44'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { SW[5] inst6[5]~44 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 8.000 ns inst6\[5\]~98 3 COMB LC1_C10 1 " "Info: 3: + IC(0.600 ns) + CELL(1.200 ns) = 8.000 ns; Loc. = LC1_C10; Fanout = 1; COMB Node = 'inst6\[5\]~98'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst6[5]~44 inst6[5]~98 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 9.500 ns inst6\[5\]~68 4 COMB LC2_C10 2 " "Info: 4: + IC(0.000 ns) + CELL(1.500 ns) = 9.500 ns; Loc. = LC2_C10; Fanout = 2; COMB Node = 'inst6\[5\]~68'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { inst6[5]~98 inst6[5]~68 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 13.500 ns inst6\[5\]~38 5 COMB LC3_C9 6 " "Info: 5: + IC(2.200 ns) + CELL(1.800 ns) = 13.500 ns; Loc. = LC3_C9; Fanout = 6; COMB Node = 'inst6\[5\]~38'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { inst6[5]~68 inst6[5]~38 } "NODE_NAME" } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1184 288 336 1216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 15.300 ns ir:inst2\|x\[5\] 6 REG LC1_C9 12 " "Info: 6: + IC(0.600 ns) + CELL(1.200 ns) = 15.300 ns; Loc. = LC1_C9; Fanout = 12; REG Node = 'ir:inst2\|x\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst6[5]~38 ir:inst2|x[5] } "NODE_NAME" } } { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 67.32 % ) " "Info: Total cell delay = 10.300 ns ( 67.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 32.68 % ) " "Info: Total interconnect delay = 5.000 ns ( 32.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { SW[5] inst6[5]~44 inst6[5]~98 inst6[5]~68 inst6[5]~38 ir:inst2|x[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { SW[5] {} SW[5]~out {} inst6[5]~44 {} inst6[5]~98 {} inst6[5]~68 {} inst6[5]~38 {} ir:inst2|x[5] {} } { 0.000ns 0.000ns 1.600ns 0.600ns 0.000ns 2.200ns 0.600ns } { 0.000ns 2.800ns 1.800ns 1.200ns 1.500ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ir:inst2|x[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ir:inst2|x[5] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.300 ns" { SW[5] inst6[5]~44 inst6[5]~98 inst6[5]~68 inst6[5]~38 ir:inst2|x[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "15.300 ns" { SW[5] {} SW[5]~out {} inst6[5]~44 {} inst6[5]~98 {} inst6[5]~68 {} inst6[5]~38 {} ir:inst2|x[5] {} } { 0.000ns 0.000ns 1.600ns 0.600ns 0.000ns 2.200ns 0.600ns } { 0.000ns 2.800ns 1.800ns 1.200ns 1.500ns 1.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 05 23:07:51 2026 " "Info: Processing ended: Mon Jan 05 23:07:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
