	component pll_90_phase is
		port (
			refclk     : in  std_logic := 'X'; -- clk
			locked     : out std_logic;        -- export
			rst        : in  std_logic := 'X'; -- reset
			permit_cal : in  std_logic := 'X'; -- export
			outclk_0   : out std_logic         -- clk
		);
	end component pll_90_phase;

