set(SHIFT_8 ${QL_DESIGNS_DIR}/shift_reg_8/shift_reg_8.v)

add_fpga_target(
  NAME shift_reg_8_test-gf12-no-adder
  TOP shift_reg_8
  BOARD qlf_k6n10-qlf_k6n10_gf12_board
  SOURCES ${SHIFT_8}
  EXPLICIT_ADD_FILE_TARGET
  DEFINES SYNTH_OPTS=-no_adder
  )

add_fpga_target(
  NAME shift_reg_8_test-gf12-adder
  TOP shift_reg_8
  BOARD qlf_k6n10-qlf_k6n10_gf12_board
  SOURCES ${SHIFT_8}
  EXPLICIT_ADD_FILE_TARGET
  )

add_dependencies(all_qlf_k6n10_tests_no_adder shift_reg_8_test-gf12-no-adder_bit)
add_dependencies(all_qlf_k6n10_tests_adder    shift_reg_8_test-gf12-adder_bit)
