

================================================================
== Vitis HLS Report for 'store_rows_Pipeline_STORE_ROW_STORE_W'
================================================================
* Date:           Fri Oct  3 15:43:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1539|     1539|  15.390 us|  15.390 us|  1539|  1539|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_ROW_STORE_W  |     1537|     1537|         3|          1|          1|  1536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      37|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     529|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     529|      91|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln694_fu_98_p2                |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln694_fu_92_p2               |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          26|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |gmem2_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_56                  |   9|          2|   11|         22|
    |s_out3_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   26|         52|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln694_reg_126                |    1|   0|    1|          0|
    |indvar_flatten_fu_56              |   11|   0|   11|          0|
    |s_out3_read_reg_135               |  512|   0|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  529|   0|  529|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  store_rows_Pipeline_STORE_ROW_STORE_W|  return value|
|s_out3_dout            |   in|  512|     ap_fifo|                                 s_out3|       pointer|
|s_out3_num_data_valid  |   in|    7|     ap_fifo|                                 s_out3|       pointer|
|s_out3_fifo_cap        |   in|    7|     ap_fifo|                                 s_out3|       pointer|
|s_out3_empty_n         |   in|    1|     ap_fifo|                                 s_out3|       pointer|
|s_out3_read            |  out|    1|     ap_fifo|                                 s_out3|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RFIFONUM   |   in|    9|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                                  gmem2|       pointer|
|sext_ln694             |   in|   58|     ap_none|                             sext_ln694|        scalar|
+-----------------------+-----+-----+------------+---------------------------------------+--------------+

