// Seed: 1261194348
`celldefine
`define pp_0 0
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1 ps `default_nettype wire `timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0;
  type_1(
      'b0, id_0
  );
endmodule
