Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 13:01:07 2022
| Host         : LAPTOP-2LVTRLSS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file priority_enc_timing_summary_routed.rpt -pb priority_enc_timing_summary_routed.pb -rpx priority_enc_timing_summary_routed.rpx -warn_on_violation
| Design       : priority_enc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 5.554ns (57.426%)  route 4.118ns (42.574%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    V5                   IBUF (Prop_ibuf_I_O)         1.511     1.511 f  in_IBUF[7]_inst/O
                         net (fo=3, routed)           2.009     3.520    out_OBUF[3]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.150     3.670 f  out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.448     4.118    out_OBUF[1]_inst_i_2_n_0
    SLICE_X89Y57         LUT6 (Prop_lut6_I4_O)        0.326     4.444 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.661     6.104    out_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         3.567     9.671 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.671    out[1]
    V9                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.446ns  (logic 5.538ns (58.630%)  route 3.908ns (41.370%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    V5                   IBUF (Prop_ibuf_I_O)         1.511     1.511 f  in_IBUF[7]_inst/O
                         net (fo=3, routed)           2.009     3.520    out_OBUF[3]
    SLICE_X89Y57         LUT2 (Prop_lut2_I1_O)        0.150     3.670 f  out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.169     3.839    out_OBUF[1]_inst_i_2_n_0
    SLICE_X89Y57         LUT6 (Prop_lut6_I3_O)        0.326     4.165 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.730     5.895    out_OBUF[0]
    T8                   OBUF (Prop_obuf_I_O)         3.552     9.446 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.446    out[0]
    T8                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.039ns  (logic 5.178ns (57.285%)  route 3.861ns (42.715%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    V5                   IBUF (Prop_ibuf_I_O)         1.511     1.511 r  in_IBUF[7]_inst/O
                         net (fo=3, routed)           2.009     3.520    out_OBUF[3]
    SLICE_X89Y57         LUT5 (Prop_lut5_I2_O)        0.124     3.644 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852     5.496    out_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         3.544     9.039 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.039    out[2]
    R8                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 5.066ns (63.286%)  route 2.939ns (36.714%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    V5                   IBUF (Prop_ibuf_I_O)         1.511     1.511 r  in_IBUF[7]_inst/O
                         net (fo=3, routed)           2.939     4.449    out_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         3.555     8.004 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.004    out[3]
    T6                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.584ns (69.222%)  route 0.704ns (30.778%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    R7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.373     0.645    in_IBUF[2]
    SLICE_X89Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.690 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.332     1.021    out_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.268     2.289 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.289    out[1]
    V9                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[7]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.534ns (65.420%)  route 0.811ns (34.580%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  in[7] (IN)
                         net (fo=0)                   0.000     0.000    in[7]
    V5                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  in_IBUF[7]_inst/O
                         net (fo=3, routed)           0.811     1.089    out_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         1.256     2.344 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.344    out[3]
    T6                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[6]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.561ns (66.415%)  route 0.789ns (33.585%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  in[6] (IN)
                         net (fo=0)                   0.000     0.000    in[6]
    V6                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  in_IBUF[6]_inst/O
                         net (fo=2, routed)           0.382     0.654    in_IBUF[6]
    SLICE_X89Y57         LUT5 (Prop_lut5_I3_O)        0.045     0.699 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.106    out_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.244     2.351 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.351    out[2]
    R8                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.578ns (66.510%)  route 0.795ns (33.490%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    U9                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.429     0.710    in_IBUF[0]
    SLICE_X89Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.755 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.366     1.121    out_OBUF[0]
    T8                   OBUF (Prop_obuf_I_O)         1.253     2.373 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.373    out[0]
    T8                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------





