[2025-09-16 20:20:07] START suite=cs trace=classification_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2324320 heartbeat IPC: 4.302 cumulative IPC: 4.302 (Simulation time: 00 hr 00 min 19 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4782023 cumulative IPC: 4.182 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4782023 cumulative IPC: 4.182 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4782024 heartbeat IPC: 4.069 cumulative IPC: 5 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11912730 heartbeat IPC: 1.402 cumulative IPC: 1.402 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 20281074 heartbeat IPC: 1.195 cumulative IPC: 1.29 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29348037 heartbeat IPC: 1.103 cumulative IPC: 1.221 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 38661779 heartbeat IPC: 1.074 cumulative IPC: 1.181 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 48358203 heartbeat IPC: 1.031 cumulative IPC: 1.147 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59086470 heartbeat IPC: 0.9321 cumulative IPC: 1.105 (Simulation time: 00 hr 03 min 58 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 69984708 heartbeat IPC: 0.9176 cumulative IPC: 1.074 (Simulation time: 00 hr 04 min 38 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 81029194 heartbeat IPC: 0.9054 cumulative IPC: 1.049 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 90644424 heartbeat IPC: 1.04 cumulative IPC: 1.048 (Simulation time: 00 hr 06 min 02 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 96208801 cumulative IPC: 1.039 (Simulation time: 00 hr 06 min 38 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 96208801 cumulative IPC: 1.039 (Simulation time: 00 hr 06 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.039 instructions: 100000001 cycles: 96208801
CPU 0 Branch Prediction Accuracy: 99.91% MPKI: 0.00366 Average ROB Occupancy at Mispredict: 3.033e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00103
BRANCH_INDIRECT: 0.00184
BRANCH_CONDITIONAL: 0.00079
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 478268
LQ_STALL: 5770
SQ_STALL: 250205


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 168.29398
REPLAY_LOAD: 73.52767
NON_REPLAY_LOAD: 14.806472

== Total ==
ADDR_TRANS: 66981
REPLAY_LOAD: 57131
NON_REPLAY_LOAD: 354156

== Counts ==
ADDR_TRANS: 398
REPLAY_LOAD: 777
NON_REPLAY_LOAD: 23919

cpu0->cpu0_STLB TOTAL        ACCESS:     521414 HIT:     365831 MISS:     155583 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     521414 HIT:     365831 MISS:     155583 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 93.76 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1043230 HIT:     402939 MISS:     640291 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     627458 HIT:     245711 MISS:     381747 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      30498 HIT:      11264 MISS:      19234 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      43689 HIT:      43211 MISS:        478 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     341585 HIT:     102753 MISS:     238832 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5968621 HIT:    5953551 MISS:      15070 MSHR_MERGE:       5196
cpu0->cpu0_L1I LOAD         ACCESS:    5968621 HIT:    5953551 MISS:      15070 MSHR_MERGE:       5196
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 63.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10843244 HIT:    9529016 MISS:    1314228 MSHR_MERGE:     324560
cpu0->cpu0_L1D LOAD         ACCESS:    8899816 HIT:    8081128 MISS:     818688 MSHR_MERGE:     201104
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1582183 HIT:    1428761 MISS:     153422 MSHR_MERGE:     122923
cpu0->cpu0_L1D TRANSLATION  ACCESS:     361245 HIT:      19127 MISS:     342118 MSHR_MERGE:        533
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 33.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4927900 HIT:    4924630 MISS:       3270 MSHR_MERGE:       2032
cpu0->cpu0_ITLB LOAD         ACCESS:    4927900 HIT:    4924630 MISS:       3270 MSHR_MERGE:       2032
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 134.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10439132 HIT:    9776413 MISS:     662719 MSHR_MERGE:     142543
cpu0->cpu0_DTLB LOAD         ACCESS:   10439132 HIT:    9776413 MISS:     662719 MSHR_MERGE:     142543
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 31.87 cycles
cpu0->LLC TOTAL        ACCESS:     669759 HIT:     594364 MISS:      75395 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     381747 HIT:     343664 MISS:      38083 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      19234 HIT:       1397 MISS:      17837 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      29946 HIT:      29906 MISS:         40 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     238832 HIT:     219397 MISS:      19435 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 94.01 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5096
  ROW_BUFFER_MISS:      70255
  AVG DBUS CONGESTED CYCLE: 6.069
Channel 0 WQ ROW_BUFFER_HIT:       4251
  ROW_BUFFER_MISS:      21091
  FULL:          0
Channel 0 REFRESHES ISSUED:       8017

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       252092        81845        76238         5156
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          800        11592        27735         2631
  STLB miss resolved @ L2C                0         1960        47606        94845         5443
  STLB miss resolved @ LLC                0         2462        50086       194508         6761
  STLB miss resolved @ MEM                0          179         2029        10410        12545

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                495           31          381          418          289
---------------------------------------------------------------
  STLB miss resolved @ L1D                4            0            5          135           93
  STLB miss resolved @ L2C                4            1            5           38           19
  STLB miss resolved @ LLC               26            4           17          602          178
  STLB miss resolved @ MEM               15            4           24          381          462
[2025-09-16 20:26:46] END   suite=cs trace=classification_phase3_core0 (rc=0)
