<HdlImplementation Name="delay" Language="Verilog" Pattern="%w%M%1_">
  <xi:include href="delay_spec.xml"/>
  <ControlInterface SizeOfConfigSpace="1m" ControlOperations="start,initialize" Timeout="444" Pattern="%w%M%0_">
    <Property Name="mesgWtCount" Readable="true"/>
    <Property Name="mesgRdCount" Readable="true"/>
    <Property Name="bytesWritten" Readable="true"/>
    <Property Name="portStatus" Readable="true"/>
    <Property Name="dummy" Readable="true"/>
    <Property Name="wsiSpMesgCount" Readable="true"/>
    <Property Name="wsiSiMesgCount" Readable="true"/>
    <Property Name="wsiStBusyCount" Readable="true"/>
    <Property Name="wsiMpMesgCount" Readable="true"/>
    <Property Name="wsiMiMesgCount" Readable="true"/>
    <Property Name="wsiMtBusyCount" Readable="true"/>
    <Property Name="wmemiWrReq" Readable="true"/>
    <Property Name="wmemiRdReq" Readable="true"/>
    <Property Name="wmemiRdResp" Readable="true"/>
    <Property Name="dlyWordsStored" Readable="true"/>
    <Property Name="dlyReadCredit" Readable="true"/>
    <Property Name="dlyWAG" Readable="true"/>
    <Property Name="dlyRAG" Readable="true"/>
    <Property Name="dlyCtrlInit" Parameter="true"/>
    <Property Name="hasDebugLogic" Parameter="true" Type="Bool"/>
  </ControlInterface>
  <StreamInterface Name="in" ImpreciseBurst="true" PreciseBurst="true" DataWidth="32"/>
  <StreamInterface Name="out" ImpreciseBurst="true" PreciseBurst="true" DataWidth="32"/>
  <MemoryInterface Name="wmemiM" DataWidth="128" ByteWidth="8" MemoryWords="4g" MaxBurstLength="4k-1" PreciseBurst="true" WriteDataFlowControl="true" Pattern="%w%M_"/>
</ComponentImplementation>


