// Seed: 2256725442
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output tri id_4
);
  assign id_4[1] = id_2 ? 1 : 1;
endmodule
