$date
	Wed Jun 11 18:47:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bin_decoder_tb $end
$var wire 1 ! o3 $end
$var wire 1 " o2 $end
$var wire 1 # o1 $end
$var wire 1 $ o0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module bin_d_tb $end
$var wire 1 % a $end
$var wire 1 & b $end
$var reg 1 $ o0 $end
$var reg 1 # o1 $end
$var reg 1 " o2 $end
$var reg 1 ! o3 $end
$upscope $end
$scope task init_val_test $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
1$
0#
0"
0!
$end
#5
0$
1#
1&
#10
0#
1"
0&
1%
#15
0"
1!
1&
#20
1$
0!
0&
0%
#25
0$
1#
1&
#30
0#
1"
0&
1%
#35
0"
1!
1&
#40
