# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../06_convolution_v2.srcs/sources_1/new/ReLu.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/clock_divider.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/control_counter.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/convolution.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/counter.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/ip_core.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/memory_filter.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/memory_image.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/memory_rstl_conv.v" \
"../../../../06_convolution_v2.srcs/sources_1/new/quantization.v" \
"../../../../06_convolution_v2.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
