

================================================================
== Vivado HLS Report for 'simd_MAC'
================================================================
* Date:           Tue May 10 21:15:08 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.429 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ipack_7_V_read_3 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_7_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 4 'read' 'ipack_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ipack_6_V_read_3 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_6_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 5 'read' 'ipack_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ipack_5_V_read_3 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_5_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 6 'read' 'ipack_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ipack_4_V_read_3 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_4_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 7 'read' 'ipack_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ipack_3_V_read12 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_3_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 8 'read' 'ipack_3_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ipack_2_V_read11 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_2_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 9 'read' 'ipack_2_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ipack_1_V_read_3 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_1_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 10 'read' 'ipack_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ipack_0_V_read_3 = call i15 @_ssdm_op_Read.ap_auto.i15(i15 %ipack_0_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 11 'read' 'ipack_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%wpack_7_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_7_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 12 'read' 'wpack_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wpack_6_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_6_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 13 'read' 'wpack_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%wpack_5_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_5_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 14 'read' 'wpack_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%wpack_4_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_4_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 15 'read' 'wpack_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wpack_3_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_3_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 16 'read' 'wpack_3_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wpack_2_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_2_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 17 'read' 'wpack_2_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wpack_1_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_1_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 18 'read' 'wpack_1_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wpack_0_V_read_3 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %wpack_0_V_read)" [./src/conv2d_DSPopt.hpp:247]   --->   Operation 19 'read' 'wpack_0_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i26 %wpack_0_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 20 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i15 %ipack_0_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 21 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352 = mul nsw i41 %sext_ln215, %zext_ln215" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 22 'mul' 'mul_ln1352' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i26 %wpack_1_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 23 'sext' 'sext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i15 %ipack_1_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 24 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_12 = mul nsw i41 %sext_ln215_14, %zext_ln215_12" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 25 'mul' 'mul_ln1352_12' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i41 %mul_ln1352_12 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 26 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln700_62 = trunc i41 %mul_ln1352 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 27 'trunc' 'trunc_ln700_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln700_63 = trunc i41 %mul_ln1352_12 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 28 'trunc' 'trunc_ln700_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln700_64 = trunc i41 %mul_ln1352 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 29 'trunc' 'trunc_ln700_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i26 %wpack_2_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 30 'sext' 'sext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i15 %ipack_2_V_read11 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 31 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_13 = mul nsw i41 %sext_ln215_15, %zext_ln215_13" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 32 'mul' 'mul_ln1352_13' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln700_65 = trunc i41 %mul_ln1352_13 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 33 'trunc' 'trunc_ln700_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln700_66 = trunc i41 %mul_ln1352_13 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 34 'trunc' 'trunc_ln700_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i26 %wpack_3_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 35 'sext' 'sext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i15 %ipack_3_V_read12 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 36 'zext' 'zext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_14 = mul nsw i41 %sext_ln215_16, %zext_ln215_14" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 37 'mul' 'mul_ln1352_14' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln700_67 = trunc i41 %mul_ln1352_14 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 38 'trunc' 'trunc_ln700_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln700_68 = trunc i41 %mul_ln1352_14 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 39 'trunc' 'trunc_ln700_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln215_18 = sext i26 %wpack_4_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 40 'sext' 'sext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i15 %ipack_4_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 41 'zext' 'zext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_15 = mul nsw i41 %sext_ln215_18, %zext_ln215_15" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 42 'mul' 'mul_ln1352_15' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln215_20 = sext i26 %wpack_5_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 43 'sext' 'sext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i15 %ipack_5_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 44 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_16 = mul nsw i41 %sext_ln215_20, %zext_ln215_16" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 45 'mul' 'mul_ln1352_16' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln700_71 = trunc i41 %mul_ln1352_16 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 46 'trunc' 'trunc_ln700_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln700_72 = trunc i41 %mul_ln1352_15 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 47 'trunc' 'trunc_ln700_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln700_73 = trunc i41 %mul_ln1352_16 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 48 'trunc' 'trunc_ln700_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln700_74 = trunc i41 %mul_ln1352_15 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 49 'trunc' 'trunc_ln700_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln215_21 = sext i26 %wpack_6_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 50 'sext' 'sext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i15 %ipack_6_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 51 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_17 = mul nsw i41 %sext_ln215_21, %zext_ln215_17" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 52 'mul' 'mul_ln1352_17' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln700_75 = trunc i41 %mul_ln1352_17 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 53 'trunc' 'trunc_ln700_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln700_76 = trunc i41 %mul_ln1352_17 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 54 'trunc' 'trunc_ln700_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln215_22 = sext i26 %wpack_7_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 55 'sext' 'sext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i15 %ipack_7_V_read_3 to i41" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 56 'zext' 'zext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1352_18 = mul nsw i41 %sext_ln215_22, %zext_ln215_18" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 57 'mul' 'mul_ln1352_18' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln700_77 = trunc i41 %mul_ln1352_18 to i11" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 58 'trunc' 'trunc_ln700_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln700_78 = trunc i41 %mul_ln1352_18 to i22" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 59 'trunc' 'trunc_ln700_78' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i41 %mul_ln1352 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 60 'sext' 'sext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i41 %mul_ln1352_12 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 61 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%add_ln700_76 = add i41 %mul_ln1352_12, %mul_ln1352" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 62 'add' 'add_ln700_76' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.23ns)   --->   "%add_ln700 = add i42 %sext_ln215_13, %sext_ln700" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 63 'add' 'add_ln700' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i42 %add_ln700 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 64 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i41 %mul_ln1352_13 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 65 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.08ns)   --->   "%add_ln700_13 = add i22 %trunc_ln700_63, %trunc_ln700_64" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 66 'add' 'add_ln700_13' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.94ns)   --->   "%add_ln215 = add i11 %trunc_ln700, %trunc_ln700_62" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 67 'add' 'add_ln215' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i41 %mul_ln1352_14 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 68 'sext' 'sext_ln700_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.23ns)   --->   "%add_ln700_77 = add i41 %mul_ln1352_14, %mul_ln1352_13" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 69 'add' 'add_ln700_77' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.23ns)   --->   "%add_ln700_19 = add i42 %sext_ln700_11, %sext_ln700_12" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 70 'add' 'add_ln700_19' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i42 %add_ln700_19 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 71 'sext' 'sext_ln700_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.24ns)   --->   "%add_ln700_20 = add i42 %add_ln700, %add_ln700_19" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 72 'add' 'add_ln700_20' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln700_69 = trunc i41 %add_ln700_76 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 73 'trunc' 'trunc_ln700_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln700_70 = trunc i41 %add_ln700_77 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 74 'trunc' 'trunc_ln700_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.24ns)   --->   "%add_ln700_11 = add i43 %sext_ln700_13, %sext_ln700_10" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 75 'add' 'add_ln700_11' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.20ns)   --->   "%add_ln700_23 = add i33 %trunc_ln700_69, %trunc_ln700_70" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 76 'add' 'add_ln700_23' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_24 = add i22 %add_ln700_13, %trunc_ln700_68" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 77 'add' 'add_ln700_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln700_25 = add i22 %add_ln700_24, %trunc_ln700_65" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 78 'add' 'add_ln700_25' <Predicate = true> <Delay = 0.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_26 = add i11 %add_ln215, %trunc_ln700_67" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 79 'add' 'add_ln700_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln700_27 = add i11 %add_ln700_26, %trunc_ln700_66" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 80 'add' 'add_ln700_27' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i42 %add_ln700_20 to i11" [./src/conv2d_DSPopt.hpp:266]   --->   Operation 81 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_20, i32 11, i32 21)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 82 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln700_27, i32 10)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 83 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %tmp_29 to i11" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 84 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.94ns)   --->   "%add_ln78 = add i11 %p_Result_s, %zext_ln78" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 85 'add' 'add_ln78' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_20, i32 22, i32 32)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 86 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln700_25, i32 21)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 87 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i1 %tmp_30 to i11" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 88 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.94ns)   --->   "%add_ln78_1 = add i11 %p_Result_4, %zext_ln78_1" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 89 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_11, i32 33, i32 42)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 90 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln700_23, i32 32)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 91 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln700_14 = sext i11 %trunc_ln647 to i12" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 92 'sext' 'sext_ln700_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln215_19 = sext i41 %mul_ln1352_15 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 93 'sext' 'sext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln700_17 = sext i41 %mul_ln1352_16 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 94 'sext' 'sext_ln700_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.23ns)   --->   "%add_ln700_78 = add i41 %mul_ln1352_16, %mul_ln1352_15" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 95 'add' 'add_ln700_78' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.23ns)   --->   "%add_ln700_12 = add i42 %sext_ln215_19, %sext_ln700_17" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 96 'add' 'add_ln700_12' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln700_18 = sext i42 %add_ln700_12 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 97 'sext' 'sext_ln700_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln700_19 = sext i41 %mul_ln1352_17 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 98 'sext' 'sext_ln700_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln700_28 = add i22 %trunc_ln700_73, %trunc_ln700_74" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 99 'add' 'add_ln700_28' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.94ns)   --->   "%add_ln215_1 = add i11 %trunc_ln700_71, %trunc_ln700_72" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 100 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln700_20 = sext i41 %mul_ln1352_18 to i42" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 101 'sext' 'sext_ln700_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%add_ln700_79 = add i41 %mul_ln1352_18, %mul_ln1352_17" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 102 'add' 'add_ln700_79' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.23ns)   --->   "%add_ln700_29 = add i42 %sext_ln700_19, %sext_ln700_20" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 103 'add' 'add_ln700_29' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln700_21 = sext i42 %add_ln700_29 to i43" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 104 'sext' 'sext_ln700_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.24ns)   --->   "%add_ln700_30 = add i42 %add_ln700_12, %add_ln700_29" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 105 'add' 'add_ln700_30' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln700_79 = trunc i41 %add_ln700_78 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 106 'trunc' 'trunc_ln700_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln700_80 = trunc i41 %add_ln700_79 to i33" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 107 'trunc' 'trunc_ln700_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.24ns)   --->   "%add_ln700_14 = add i43 %sext_ln700_21, %sext_ln700_18" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 108 'add' 'add_ln700_14' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.20ns)   --->   "%add_ln700_33 = add i33 %trunc_ln700_79, %trunc_ln700_80" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 109 'add' 'add_ln700_33' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_34 = add i22 %add_ln700_28, %trunc_ln700_78" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 110 'add' 'add_ln700_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln700_35 = add i22 %add_ln700_34, %trunc_ln700_75" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 111 'add' 'add_ln700_35' <Predicate = true> <Delay = 0.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_36 = add i11 %add_ln215_1, %trunc_ln700_77" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 112 'add' 'add_ln700_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln700_37 = add i11 %add_ln700_36, %trunc_ln700_76" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 113 'add' 'add_ln700_37' <Predicate = true> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln647_8 = trunc i42 %add_ln700_30 to i11" [./src/conv2d_DSPopt.hpp:266]   --->   Operation 114 'trunc' 'trunc_ln647_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_62_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_30, i32 11, i32 21)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 115 'partselect' 'p_Result_62_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln700_37, i32 10)" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 116 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i1 %tmp_32 to i11" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 117 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.94ns)   --->   "%add_ln78_3 = add i11 %p_Result_62_1, %zext_ln78_3" [./src/conv2d_DSPopt.hpp:267]   --->   Operation 118 'add' 'add_ln78_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_63_1 = call i11 @_ssdm_op_PartSelect.i11.i42.i32.i32(i42 %add_ln700_30, i32 22, i32 32)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 119 'partselect' 'p_Result_63_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln700_35, i32 21)" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 120 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i1 %tmp_33 to i11" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 121 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.94ns)   --->   "%add_ln78_4 = add i11 %p_Result_63_1, %zext_ln78_4" [./src/conv2d_DSPopt.hpp:269]   --->   Operation 122 'add' 'add_ln78_4' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i43.i32.i32(i43 %add_ln700_14, i32 33, i32 42)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 123 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %add_ln700_33, i32 32)" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 124 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln700_22 = sext i11 %trunc_ln647_8 to i12" [./src/conv2d_DSPopt.hpp:273]   --->   Operation 125 'sext' 'sext_ln700_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.94ns)   --->   "%add_ln700_15 = add i12 %sext_ln700_22, %sext_ln700_14" [./src/conv2d_DSPopt.hpp:273]   --->   Operation 126 'add' 'add_ln700_15' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln647 = sext i10 %tmp to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 127 'sext' 'sext_ln647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i1 %tmp_31 to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 128 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.93ns)   --->   "%add_ln78_2 = add i11 %sext_ln647, %zext_ln78_2" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 129 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln700_15 = sext i11 %add_ln78 to i12" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 130 'sext' 'sext_ln700_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln700_16 = sext i11 %add_ln78_1 to i12" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 131 'sext' 'sext_ln700_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i11 %add_ln78_2 to i12" [./src/conv2d_DSPopt.hpp:263]   --->   Operation 132 'sext' 'sext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln647_1 = sext i10 %tmp_9 to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 133 'sext' 'sext_ln647_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i1 %tmp_34 to i11" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 134 'zext' 'zext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.93ns)   --->   "%add_ln78_5 = add i11 %sext_ln647_1, %zext_ln78_5" [./src/conv2d_DSPopt.hpp:271]   --->   Operation 135 'add' 'add_ln78_5' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln700_23 = sext i12 %add_ln700_15 to i16" [./src/conv2d_DSPopt.hpp:273]   --->   Operation 136 'sext' 'sext_ln700_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln700_24 = sext i11 %add_ln78_3 to i12" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 137 'sext' 'sext_ln700_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.94ns)   --->   "%add_ln700_16 = add i12 %sext_ln700_24, %sext_ln700_15" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 138 'add' 'add_ln700_16' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln700_25 = sext i12 %add_ln700_16 to i16" [./src/conv2d_DSPopt.hpp:274]   --->   Operation 139 'sext' 'sext_ln700_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln700_26 = sext i11 %add_ln78_4 to i12" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 140 'sext' 'sext_ln700_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.94ns)   --->   "%add_ln700_17 = add i12 %sext_ln700_26, %sext_ln700_16" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 141 'add' 'add_ln700_17' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln700_27 = sext i12 %add_ln700_17 to i16" [./src/conv2d_DSPopt.hpp:275]   --->   Operation 142 'sext' 'sext_ln700_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln700_28 = sext i11 %add_ln78_5 to i12" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 143 'sext' 'sext_ln700_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.94ns)   --->   "%add_ln700_18 = add i12 %sext_ln700_28, %sext_ln215_17" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 144 'add' 'add_ln700_18' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln700_29 = sext i12 %add_ln700_18 to i16" [./src/conv2d_DSPopt.hpp:276]   --->   Operation 145 'sext' 'sext_ln700_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %sext_ln700_23, 0" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 146 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %sext_ln700_25, 1" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 147 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %sext_ln700_27, 2" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 148 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %sext_ln700_29, 3" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 149 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %mrv_3" [./src/conv2d_DSPopt.hpp:282]   --->   Operation 150 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.85ns
The critical path consists of the following:
	wire read on port 'ipack_7_V_read' (./src/conv2d_DSPopt.hpp:247) [17]  (0 ns)
	'mul' operation of DSP[117] ('mul_ln1352_18', ./src/conv2d_DSPopt.hpp:263) [117]  (2.85 ns)

 <State 2>: 3.43ns
The critical path consists of the following:
	'add' operation ('add_ln700', ./src/conv2d_DSPopt.hpp:263) [46]  (1.24 ns)
	'add' operation ('add_ln700_20', ./src/conv2d_DSPopt.hpp:263) [65]  (1.24 ns)
	'add' operation ('add_ln78', ./src/conv2d_DSPopt.hpp:267) [78]  (0.948 ns)

 <State 3>: 1.88ns
The critical path consists of the following:
	'add' operation ('add_ln78_2', ./src/conv2d_DSPopt.hpp:271) [87]  (0.934 ns)
	'add' operation ('add_ln700_18', ./src/conv2d_DSPopt.hpp:276) [157]  (0.948 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
