// Seed: 996088756
module module_0 (
    input tri id_0,
    output tri0 module_0,
    input supply0 id_2
);
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input supply0 id_7
);
  always_latch #1 begin : LABEL_0
    id_9(id_9, -1);
    id_9 = id_1;
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5
  );
  wire id_10;
endmodule
module module_2 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    output wor   id_3,
    output tri   id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    input  wor   id_7,
    input  tri1  id_8,
    output wand  id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
