// Seed: 3655163066
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 ();
  wire id_7 = ~id_3;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input tri0  id_2
);
  assign id_4 = id_0 - id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
  assign id_4 = 1'b0;
endmodule
module module_2 ();
endmodule
