INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/ALUControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
WARNING: [VRFC 10-756] identifier mem is used before its declaration [D:/New folder/DataMem.v:33]
WARNING: [VRFC 10-756] identifier mem is used before its declaration [D:/New folder/DataMem.v:34]
WARNING: [VRFC 10-756] identifier mem is used before its declaration [D:/New folder/DataMem.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/NBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/ShiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/New folder/Datapath_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath_tb
