register:0.0401983953839
registers:0.0301725647775
opt:0.0254614985173
bb:0.0184574448384
spill:0.0177591678972
spills:0.0154001587242
assign:0.0118455944439
tmx320c44:0.0113928039679
assignment:0.0108670800832
loop:0.0104648674
kolson:0.00901520308267
heuristic:0.00769835560585
assignments:0.00675904649609
microsparc:0.00617957254036
files:0.00609846639398
coloring:0.00553973199565
consolidated:0.00499155172415
configuration:0.00466470891604
usages:0.004652219829
allocation:0.00408466285934
loops:0.00399304324903
file:0.00397851659822
embedded:0.00383127521221
exit:0.00340572399033
gcc:0.0033429654898
spanned:0.00326602948163
heur:0.00303808105812
configurations:0.00298978774672
unrolling:0.0029092343958
equivalency:0.0027464766846
unrolled:0.0025989026191
horwitz:0.00258456657167
unwinding:0.00236048375611
miss:0.0023000618324
mappings:0.00229462863767
iteration:0.00219502992077
loads:0.00218104581092
asip:0.0021620438187
spilled:0.00206765325733
kennedy:0.00205623175151
code:0.00203208118092
alu:0.00199971763489
datapath:0.00194848057099
faulting:0.001931829232
liem:0.001931829232
hsu:0.00183132290344
iterations:0.00182671686743
1989:0.00179188693684
connectivity:0.00177053310361
marwedel:0.00177036281708
specialized:0.00175605092487
1972:0.00173260174606
match:0.00172012363704
leaf:0.00168976162402
multiport:0.00166385057472
stream:0.00164394645439
produced:0.00161623568267
stores:0.00160833107787
operand:0.001563026505
memories:0.00155484359336
1966:0.001550739943
gnu:0.00154592644908
gpp:0.00151904052906
oper_rc:0.00151904052906
rc4000:0.00151904052906
rc_intersect:0.00151904052906
conn_rc:0.00151904052906
body:0.00148045300112
synthesis:0.00147237161976
experimentation:0.00146464220885
assigning:0.00146274077041
access:0.00146188509403
processor:0.00145213445923
mapping:0.0014359748228
architecture:0.00140871322321
compiler:0.00140805136322
instruction:0.00139054663441
instructions:0.00138123690576
assigns:0.00138123690576
percentage:0.00138092256771
innermost:0.00137018551208
ix:0.00134635512402
live:0.00133363799366
microcode:0.00132995620041
tree:0.00130980408301
risc:0.00130641179265
memory:0.00129640570644
lanneer:0.00128788615467
optimality:0.00128058351912
rom:0.00124586738247
lowest:0.00123948969938
derives:0.00123741919696
dirty:0.0012337390509
tms:0.00122728339092
briggs:0.00122728339092
56000:0.00122728339092
segment:0.00122670274881
displaced:0.00119983058093
pruning:0.00117732323011
reside:0.00116068949359
exhaustively:0.00115007393272
processors:0.00114779125907
auxiliary:0.00114584168732
accessed:0.00112259633839
1994:0.00111156062207
transfers:0.00110421084868
optimally:0.00107142053832
node:0.00106815993263
asips:0.00105611916416
exponential:0.00105531428713
functional:0.00103882229439
irvine:0.00103382662867
signifying:0.00103382662867
interconnect:0.00102763913406
r2:0.00102128144929
irregularity:0.00101364583999
exceedingly:0.000995208751501
generation:0.000991993456661
accesses:0.000983295953405
concurrently:0.000962012552401
viii:0.00094785869017
r1:0.000942795689331
core:0.000938588026514
retargetable:0.000934143331827
motorola:0.000921250281076
accumulator:0.000921250281076
multiplier:0.000918577082014
contained:0.000915238920004
1992:0.00091003378678
classes:0.000908271445817
heuristics:0.000908241694913
cyclic:0.000903476502812
invalid:0.000900337320725
extending:0.000899915334866
aho:0.000897570082682
load:0.000894411525612
optimisation:0.000886637466942
fig:0.000880859827279
unroll:0.000876230715786
root:0.000875355221541
instruments:0.000866300873032
lifetimes:0.00083897476538
target:0.000822446396734
moves:0.000813243269873
restrictions:0.000813243269873
conceivable:0.000792841280043
interconnected:0.000772963224541
costs:0.000767907610413
superoptimizer:0.00075952026453
kenner:0.00075952026453
functionalunit:0.00075952026453
microsystem:0.00075952026453
k000042879921:0.00075952026453
unwound:0.00075952026453
92717:0.00075952026453
isss:0.00075952026453
strik:0.00075952026453
feuerhahn:0.00075952026453
3425:0.00075952026453
unrollings:0.00075952026453
op_of:0.00075952026453
unaccessed:0.00075952026453
examining:0.00075335370256
mapped:0.000742642012664
vii:0.000737874645688
permission:0.000732601025389
writes:0.000729797997927
naturally:0.000725872826784
auto:0.00072220707321
cpu:0.000721853959687
read:0.000719640597142
article:0.000718785654888
iterating:0.000702887102011
unavailable:0.000702887102011
fetching:0.000702887102011
dsp:0.000698305492791
accessing:0.000687505012394
reg2:0.000686619171151
granlund:0.000686619171151
operationtype:0.000686619171151
reg1:0.000686619171151
youn:0.000686619171151
shortages:0.000686619171151
respective:0.00068520884547
prohibitive:0.000685092756039
automation:0.000670342377512
precision:0.000669832596581
sink:0.000664648255046
suboptimal:0.000660770308107
cycle:0.000658887642158
replacement:0.000658519096825
candidates:0.000656195479088
block:0.000653335984403
minimal:0.000646092794009
ules:0.000643943077334
kurdahi:0.000643943077334
chaitin:0.000643943077334
honoring:0.000643943077334
bde:0.000643943077334
luccio:0.000643943077334
opt assign:0.0657651846552
assign bb:0.0349637690572
register assignment:0.0320165340087
assign loop:0.030801415598
spill code:0.0181614165172
register files:0.0139581259848
optimal register:0.0123604437195
configuration graph:0.0116545896857
of registers:0.0107986518653
j kolson:0.0106344009971
register classes:0.0100374073461
register file:0.010000990862
heuristic version:0.00998964830205
kolson et:0.00987480092585
assignment tree:0.00911520085463
variable access:0.00901615035629
register allocation:0.00897664394974
the loop:0.00860533928435
heuristic opt:0.00832470691837
the opt:0.00781679493398
of spills:0.00759600071219
optimal assignment:0.00754169000733
microsparc ii:0.00749223622654
purpose registers:0.00736447408726
multiple register:0.00729526982249
the heuristic:0.00728456692029
register assignments:0.00683640064097
the tmx320c44:0.0066597655347
registers to:0.0065396904094
to registers:0.00652817121051
of register:0.0063642669122
registers that:0.00633738081609
the register:0.00620988710463
embedded processor:0.00613706173939
the assignment:0.00605255326129
of opt:0.00590182946061
bb algorithm:0.00582729484286
loop assignments:0.00582729484286
access miss:0.00582729484286
register class:0.00573566134064
code generation:0.00560526627298
our heuristic:0.00554675134676
the optimal:0.00548862854892
and heuristic:0.00547387428059
bb and:0.00541162726198
for register:0.0053808625903
of spill:0.00531164651455
loop algorithm:0.00515208591788
d j:0.00502106126747
iterations spanned:0.00499482415102
loop code:0.00499482415102
spills per:0.00499482415102
register usages:0.00499482415102
access stream:0.00480683922424
et al:0.00471080010415
a variable:0.00467619704534
basic block:0.00466288189762
the variable:0.00465817909615
all registers:0.00464104000451
graph coloring:0.00463848883196
the registers:0.00448832197487
registers in:0.00446064210639
variables to:0.00444767956282
and opt:0.00443740107741
to register:0.00443365315244
loop and:0.00441157891967
an embedded:0.00420408669176
for microsparc:0.00416235345919
as spills:0.00416235345919
spills loop:0.00416235345919
assignments produced:0.00416235345919
assign registers:0.00416235345919
auxiliary registers:0.00416235345919
assigns registers:0.00416235345919
2 spills:0.00416235345919
exit configurations:0.00416235345919
connectivity register:0.00416235345919
consolidated register:0.00416235345919
loop table:0.00416235345919
registers is:0.00401733612955
loop body:0.00394345253629
our algorithm:0.00387581167758
lowest cost:0.00383171199642
mapping of:0.00381638339005
assignment to:0.00380360048611
operation register:0.0037980003561
distributed register:0.0037980003561
variable is:0.00377157901484
optimal and:0.00375670724853
to loops:0.00365676934117
contained within:0.00361338369657
coloring approach:0.00360775150799
percentage improvement:0.00360775150799
a register:0.00359986995985
hsu et:0.0035847883379
data memory:0.0035826184849
per iteration:0.00354692252195
assignment in:0.0034852020542
8 2:0.00348517134007
of variables:0.00344608256861
bb to:0.00343345658874
miss occurs:0.00337500178331
the configuration:0.0033579876912
general purpose:0.00335142088295
spills heur:0.00332988276735
spills opt:0.00332988276735
loop optimal:0.00332988276735
assigning registers:0.00332988276735
for tmx320c44:0.00332988276735
loop register:0.00332988276735
kennedy 1972:0.00332988276735
bb opt:0.00332988276735
functional unit:0.00322471478549
an optimal:0.00320737412148
registers have:0.0031388758832
an assignment:0.00313255001217
files and:0.00312244947447
8 1:0.00311816895722
assignment is:0.00307959369224
by opt:0.00306853086969
a consolidated:0.00303840028488
registers increases:0.00303840028488
respectively column:0.00303840028488
of iterations:0.0030368989029
special purpose:0.00303237164898
registers and:0.00296728848031
registers for:0.00295997324156
embedded code:0.00286783067032
have specialized:0.00286783067032
loop algorithms:0.00286783067032
some registers:0.00286783067032
registers as:0.00285474519468
measured as:0.00284387485963
assignment for:0.00283844320154
data path:0.00282297151385
al 1989:0.00282297151385
section 8:0.00281374333237
of loop:0.00278746866049
each register:0.0027369371403
code size:0.00269299318492
embedded processors:0.00264057534004
live variables:0.00257604295894
to loop:0.0025590132035
extended precision:0.00251110070656
for opt:0.00251110070656
and exit:0.00251083508097
operand instructions:0.00249741207551
than registers:0.00249741207551
index register:0.00249741207551
consolidated into:0.00249741207551
precision registers:0.00249741207551
percentage within:0.00249741207551
of multiport:0.00249741207551
derived assignments:0.00249741207551
tmx320c44 in:0.00249741207551
exit mapping:0.00249741207551
registers exist:0.00249741207551
multiport memories:0.00249741207551
ii optimal:0.00249741207551
al 1966:0.00249741207551
within optimal:0.00249741207551
spanned by:0.00249199658429
the assignments:0.00248828330797
iteration for:0.00246773737239
an iteration:0.00245593611813
code produced:0.00245482469575
at loop:0.00245482469575
path synthesis:0.00245482469575
between registers:0.00245482469575
the spill:0.00245482469575
assignment algorithm:0.00236073178425
in basic:0.00236073178425
liem et:0.00227880021366
heuristic results:0.00227880021366
simplified view:0.00227880021366
table ix:0.00227880021366
initial mapping:0.00227880021366
register transfers:0.00227880021366
best configurations:0.00227880021366
column five:0.00227880021366
observed results:0.00227880021366
the equivalency:0.00227880021366
the microsparc:0.00227880021366
heuristic loop:0.00227880021366
block optimal:0.00227880021366
optimal basic:0.00227880021366
heuristic produced:0.00227880021366
of 24:0.00227295246864
loads and:0.00224416098744
generation for:0.00222202203579
registers are:0.00217825128388
basic blocks:0.00215397958527
variables than:0.00215087300274
register moves:0.00215087300274
more live:0.00215087300274
algorithm opt:0.00215087300274
comparison of:0.00211705342933
an access:0.0020976573019
produced by:0.0020970534132
al 1994:0.00208705958252
opt assign bb:0.0367575450455
opt assign loop:0.0323816468258
optimal register assignment:0.0136742381043
d j kolson:0.0122525150152
the opt assign:0.0113773353712
j kolson et:0.0113773353712
kolson et al:0.0104300828931
assign loop and:0.00962697608336
number of registers:0.00901250875233
multiple register files:0.0088254547557
heuristic opt assign:0.00875179643942
of opt assign:0.00875179643942
assign bb and:0.00787661679547
the assignment tree:0.00787661679547
the variable access:0.00787661679547
the configuration graph:0.00787661679547
number of spills:0.0072208266183
variables to registers:0.00705948370641
bb and opt:0.00700143715153
and heuristic opt:0.00612625750759
and opt assign:0.00612625750759
variable access stream:0.00612625750759
loop and heuristic:0.00612625750759
assign bb algorithm:0.00612625750759
an optimal assignment:0.00590833097909
of the loop:0.00584667026315
of spill code:0.00579670574722
an embedded processor:0.0056161984809
mapping of variables:0.0056161984809
of variables to:0.00549819297418
special purpose registers:0.00531775926277
of iterations spanned:0.00525107786365
the heuristic version:0.00525107786365
of register assignment:0.00525107786365
iterations spanned by:0.00525107786365
the loop algorithm:0.00525107786365
heuristic version of:0.00525107786365
of spills per:0.00525107786365
spills per iteration:0.00525107786365
amount of spill:0.00510596157897
in the configuration:0.00506384833372
the optimal and:0.00494163859449
register assignment in:0.0048138844122
register files and:0.00459536853929
register assignment to:0.00455807936809
for microsparc ii:0.00437589821971
measured as spills:0.00437589821971
distributed register files:0.00437589821971
assign bb to:0.00437589821971
to registers that:0.00437589821971
assign loop table:0.00437589821971
by opt assign:0.00437589821971
the number of:0.00426883894218
for register assignment:0.0040115703435
assignment of registers:0.0040115703435
optimal assignment is:0.0040115703435
of register classes:0.0040115703435
per iteration for:0.00393888731939
hsu et al:0.00379839947341
for register allocation:0.00379788625029
number of iterations:0.00364918239578
of the opt:0.00364711541355
the optimal in:0.00352974185321
to assign registers:0.00350071857577
bb opt assign:0.00350071857577
assign loop algorithms:0.00350071857577
assigns registers to:0.00350071857577
with a consolidated:0.00350071857577
the assignments produced:0.00350071857577
comparison of opt:0.00350071857577
assign bb opt:0.00350071857577
for opt assign:0.00350071857577
comparison of loop:0.00350071857577
of registers increases:0.00350071857577
connectivity register class:0.00350071857577
the loop body:0.00344383211983
when a variable:0.00343381739755
general purpose registers:0.00335269475907
spill code is:0.00335269475907
registers to loop:0.0032092562748
to multiple register:0.0032092562748
code generation for:0.00310213173129
et al 1989:0.00308130376065
embedded code generation:0.00303871957873
the basic block:0.00298760317571
in basic blocks:0.00282379348257
graph coloring approach:0.00282379348257
spill code in:0.00282379348257
section 8 1:0.00274705391804
the graph coloring:0.00268215580725
the optimal assignment:0.00268215580725
register to register:0.00268215580725
of registers to:0.00268215580725
data path synthesis:0.0026259248796
configuration graph from:0.00262553893182
index register allocation:0.00262553893182
variables than registers:0.00262553893182
optimal basic block:0.00262553893182
assign bb the:0.00262553893182
a consolidated register:0.00262553893182
registers in basic:0.00262553893182
the loop assignments:0.00262553893182
live variables than:0.00262553893182
percentage within optimal:0.00262553893182
registers to loops:0.00262553893182
embedded processor may:0.00262553893182
consolidated register file:0.00262553893182
our heuristic version:0.00262553893182
of the tmx320c44:0.00262553893182
algorithm opt assign:0.00262553893182
operation register class:0.00262553893182
spill code produced:0.00262553893182
assignments produced by:0.00262553893182
assign bb is:0.00262553893182
access miss occurs:0.00262553893182
one register file:0.00262553893182
respectively column five:0.00262553893182
than registers exist:0.00262553893182
ii optimal register:0.00262553893182
assign registers to:0.00262553893182
more live variables:0.00262553893182
consolidated into one:0.00262553893182
et al 1966:0.00262553893182
some registers have:0.00262553893182
purpose registers in:0.00262553893182
four respectively column:0.00262553893182
an access miss:0.00262553893182
files and special:0.00262553893182
variable access miss:0.00262553893182
basic block optimal:0.00262553893182
multiport memories in:0.00262553893182
the microsparc ii:0.00262553893182
memories in data:0.00262553893182
microsparc ii optimal:0.00262553893182
version of opt:0.00262553893182
a configuration graph:0.00262553893182
the tmx320c44 in:0.00262553893182
observed results and:0.00262553893182
of multiport memories:0.00262553893182
extended precision registers:0.00262553893182
generation for embedded:0.00257631366543
entry and exit:0.00245508266388
contains the number:0.00245508266388
same amount of:0.00243267276092
section 8 2:0.00242133529731
percentage improvement of:0.0024069422061
into one register:0.0024069422061
of the spill:0.0024069422061
in spill code:0.0024069422061
liem et al:0.0024069422061
registers which are:0.0024069422061
registers have specialized:0.0024069422061
task of register:0.0024069422061
produced by opt:0.0024069422061
to special purpose:0.0024069422061
optimal and heuristic:0.0024069422061
simplified view of:0.0024069422061
the register assignment:0.0024069422061
access stream is:0.0024069422061
the same amount:0.00233584915729
et al 1994:0.00230360975601
a variable access:0.00227903968405
code as the:0.00227903968405
approach to register:0.00227903968405
all registers are:0.00227903968405
spilled to memory:0.00227903968405
spill code as:0.00227903968405
embedded core processors:0.00227903968405
optimal assignment for:0.00227903968405
functional unit that:0.00227903968405
loads and stores:0.00223954441731
as the optimal:0.00221893369345
to the optimal:0.00219957312216
horwitz et al:0.00218826924813
code size of:0.00218826924813
code produced by:0.00218826924813
in data path:0.00218826924813
and four respectively:0.00218826924813
register assignment for:0.00218826924813
optimal assignment of:0.00211784511192
the spill code:0.00211784511192
an assignment that:0.00211784511192
and spill code:0.00211784511192
a variable is:0.00206808782086
number of register:0.00206029043853
from the root:0.00205666391455
in section 8:0.00204358893201
assignment for a:0.00201161685544
an architecture with:0.00201161685544
in the assignment:0.00201161685544
spanned by the:0.00200277972274
results that are:0.00199083583371
contained within a:0.0019694436597
the percentage improvement:0.0019694436597
of registers is:0.0019694436597
three and four:0.0019694436597
the variables a:0.00193223524907
these results demonstrate:0.00193223524907
the root to:0.00188677443032
the lowest cost:0.00186881943666
