Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 22 14:42:13 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.516       -4.189                     14                38795        0.071        0.000                      0                38795        3.950        0.000                       0                  4867  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.516       -4.189                     14                38203        0.071        0.000                      0                38203        3.950        0.000                       0                  4867  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.602        0.000                      0                  592        0.230        0.000                      0                  592  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -0.516ns,  Total Violation       -4.189ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.489ns  (logic 3.000ns (28.601%)  route 7.489ns (71.399%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 14.214 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          1.305    10.817    core_0/h2_0/tos_n[5]
    SLICE_X15Y87         LUT3 (Prop_lut3_I0_O)        0.235    11.052 r  core_0/h2_0/ram_reg_0_127_5_5_i_3/O
                         net (fo=192, routed)         0.911    11.963    core_0/mem_h2_0/ram_reg_3328_3455_5_5/A4
    SLICE_X16Y67         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.247    12.210 r  core_0/mem_h2_0/ram_reg_3328_3455_5_5/SP.HIGH/O
                         net (fo=1, routed)           0.000    12.210    core_0/mem_h2_0/ram_reg_3328_3455_5_5/SPO1
    SLICE_X16Y67         MUXF7 (Prop_muxf7_I1_O)      0.186    12.396 r  core_0/mem_h2_0/ram_reg_3328_3455_5_5/F7.SP/O
                         net (fo=1, routed)           0.922    13.318    core_0/mem_h2_0/ram_reg_3328_3455_5_5_n_1
    SLICE_X17Y80         LUT6 (Prop_lut6_I1_O)        0.215    13.533 r  core_0/mem_h2_0/b_dout[5]_i_20/O
                         net (fo=1, routed)           0.000    13.533    core_0/mem_h2_0/b_dout[5]_i_20_n_0
    SLICE_X17Y80         MUXF7 (Prop_muxf7_I0_O)      0.181    13.714 r  core_0/mem_h2_0/b_dout_reg[5]_i_8/O
                         net (fo=1, routed)           0.757    14.470    core_0/mem_h2_0/b_dout_reg[5]_i_8_n_0
    SLICE_X17Y93         LUT6 (Prop_lut6_I5_O)        0.227    14.697 r  core_0/mem_h2_0/b_dout[5]_i_3_comp_1/O
                         net (fo=1, routed)           0.093    14.790    core_0/h2_0/b_dout_reg[5]_0
    SLICE_X17Y93         LUT6 (Prop_lut6_I3_O)        0.097    14.887 r  core_0/h2_0/b_dout[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.887    core_0/mem_h2_0/b_dout_reg[5]_0
    SLICE_X17Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.372    14.214    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X17Y93         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[5]/C
                         clock pessimism              0.160    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X17Y93         FDRE (Setup_fdre_C_D)        0.032    14.371    core_0/mem_h2_0/b_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.459ns  (logic 2.826ns (27.021%)  route 7.633ns (72.979%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 14.150 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          1.017    10.529    core_0/h2_0/tos_n[5]
    SLICE_X7Y130         LUT3 (Prop_lut3_I0_O)        0.227    10.756 r  core_0/h2_0/ram_reg_4096_4223_9_9_i_3/O
                         net (fo=192, routed)         0.905    11.661    core_0/mem_h2_0/ram_reg_7296_7423_9_9/A4
    SLICE_X6Y145         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    11.758 r  core_0/mem_h2_0/ram_reg_7296_7423_9_9/SP.HIGH/O
                         net (fo=1, routed)           0.000    11.758    core_0/mem_h2_0/ram_reg_7296_7423_9_9/SPO1
    SLICE_X6Y145         MUXF7 (Prop_muxf7_I1_O)      0.186    11.944 r  core_0/mem_h2_0/ram_reg_7296_7423_9_9/F7.SP/O
                         net (fo=1, routed)           0.813    12.757    core_0/mem_h2_0/ram_reg_7296_7423_9_9_n_1
    SLICE_X0Y133         LUT6 (Prop_lut6_I3_O)        0.215    12.972 r  core_0/mem_h2_0/b_dout[9]_i_12/O
                         net (fo=1, routed)           0.000    12.972    core_0/mem_h2_0/b_dout[9]_i_12_n_0
    SLICE_X0Y133         MUXF7 (Prop_muxf7_I0_O)      0.163    13.135 r  core_0/mem_h2_0/b_dout_reg[9]_i_4/O
                         net (fo=1, routed)           0.995    14.130    core_0/mem_h2_0/b_dout_reg[9]_i_4_n_0
    SLICE_X0Y121         LUT6 (Prop_lut6_I0_O)        0.229    14.359 r  core_0/mem_h2_0/b_dout[9]_i_2/O
                         net (fo=1, routed)           0.400    14.760    core_0/h2_0/b_dout_reg[9]
    SLICE_X0Y121         LUT5 (Prop_lut5_I2_O)        0.097    14.857 r  core_0/h2_0/b_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    14.857    core_0/mem_h2_0/b_dout_reg[9]_0
    SLICE_X0Y121         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.308    14.150    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[9]/C
                         clock pessimism              0.215    14.365    
                         clock uncertainty           -0.035    14.329    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.030    14.359    core_0/mem_h2_0/b_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -14.857    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 2.830ns (27.089%)  route 7.617ns (72.911%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          0.466     9.978    core_0/h2_0/tos_n[5]
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.227    10.205 r  core_0/h2_0/ram_reg_4096_4223_7_7_i_3/O
                         net (fo=192, routed)         1.845    12.051    core_0/mem_h2_0/ram_reg_4864_4991_7_7/A4
    SLICE_X14Y63         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    12.148 r  core_0/mem_h2_0/ram_reg_4864_4991_7_7/SP.HIGH/O
                         net (fo=1, routed)           0.000    12.148    core_0/mem_h2_0/ram_reg_4864_4991_7_7/SPO1
    SLICE_X14Y63         MUXF7 (Prop_muxf7_I1_O)      0.186    12.334 r  core_0/mem_h2_0/ram_reg_4864_4991_7_7/F7.SP/O
                         net (fo=1, routed)           1.056    13.390    core_0/mem_h2_0/ram_reg_4864_4991_7_7_n_1
    SLICE_X11Y82         LUT6 (Prop_lut6_I1_O)        0.215    13.605 r  core_0/mem_h2_0/b_dout[7]_i_19/O
                         net (fo=1, routed)           0.000    13.605    core_0/mem_h2_0/b_dout[7]_i_19_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.167    13.772 r  core_0/mem_h2_0/b_dout_reg[7]_i_7/O
                         net (fo=1, routed)           0.477    14.249    core_0/mem_h2_0/b_dout_reg[7]_i_7_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I5_O)        0.229    14.478 r  core_0/mem_h2_0/b_dout[7]_i_2/O
                         net (fo=1, routed)           0.270    14.748    core_0/h2_0/b_dout_reg[7]
    SLICE_X11Y83         LUT5 (Prop_lut5_I2_O)        0.097    14.845 r  core_0/h2_0/b_dout[7]_i_1/O
                         net (fo=1, routed)           0.000    14.845    core_0/mem_h2_0/b_dout_reg[7]_0
    SLICE_X11Y83         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.368    14.210    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X11Y83         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[7]/C
                         clock pessimism              0.160    14.370    
                         clock uncertainty           -0.035    14.335    
    SLICE_X11Y83         FDRE (Setup_fdre_C_D)        0.032    14.367    core_0/mem_h2_0/b_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.406ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 2.901ns (27.970%)  route 7.471ns (72.030%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          1.384    10.896    core_0/h2_0/tos_n[5]
    SLICE_X21Y88         LUT3 (Prop_lut3_I0_O)        0.241    11.137 r  core_0/h2_0/ram_reg_0_127_1_1_i_3/O
                         net (fo=192, routed)         1.033    12.170    core_0/mem_h2_0/ram_reg_1280_1407_1_1/A4
    SLICE_X22Y69         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.239    12.409 r  core_0/mem_h2_0/ram_reg_1280_1407_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000    12.409    core_0/mem_h2_0/ram_reg_1280_1407_1_1/SPO1
    SLICE_X22Y69         MUXF7 (Prop_muxf7_I1_O)      0.186    12.595 r  core_0/mem_h2_0/ram_reg_1280_1407_1_1/F7.SP/O
                         net (fo=1, routed)           1.053    13.648    core_0/mem_h2_0/ram_reg_1280_1407_1_1_n_1
    SLICE_X25Y90         LUT6 (Prop_lut6_I1_O)        0.215    13.863 r  core_0/mem_h2_0/b_dout[1]_i_24/O
                         net (fo=1, routed)           0.000    13.863    core_0/mem_h2_0/b_dout[1]_i_24_n_0
    SLICE_X25Y90         MUXF7 (Prop_muxf7_I0_O)      0.181    14.044 r  core_0/mem_h2_0/b_dout_reg[1]_i_10/O
                         net (fo=1, routed)           0.498    14.543    core_0/h2_0/b_dout_reg[1]_i_10_n_0_alias
    SLICE_X27Y91         LUT6 (Prop_lut6_I4_O)        0.227    14.770 r  core_0/h2_0/b_dout[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.770    core_0/mem_h2_0/b_dout_reg[1]_0
    SLICE_X27Y91         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.365    14.207    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X27Y91         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[1]/C
                         clock pessimism              0.160    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.032    14.364    core_0/mem_h2_0/b_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                 -0.406    

Slack (VIOLATED) :        -0.378ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 2.830ns (27.355%)  route 7.516ns (72.645%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          0.946    10.458    core_0/h2_0/tos_n[5]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.227    10.685 r  core_0/h2_0/ram_reg_4096_4223_4_4_i_3/O
                         net (fo=192, routed)         0.833    11.519    core_0/mem_h2_0/ram_reg_6016_6143_4_4/A4
    SLICE_X12Y87         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    11.616 r  core_0/mem_h2_0/ram_reg_6016_6143_4_4/SP.HIGH/O
                         net (fo=1, routed)           0.000    11.616    core_0/mem_h2_0/ram_reg_6016_6143_4_4/SPO1
    SLICE_X12Y87         MUXF7 (Prop_muxf7_I1_O)      0.186    11.802 r  core_0/mem_h2_0/ram_reg_6016_6143_4_4/F7.SP/O
                         net (fo=1, routed)           0.872    12.674    core_0/mem_h2_0/ram_reg_6016_6143_4_4_n_1
    SLICE_X11Y90         LUT6 (Prop_lut6_I0_O)        0.215    12.889 r  core_0/mem_h2_0/b_dout[4]_i_17/O
                         net (fo=1, routed)           0.000    12.889    core_0/mem_h2_0/b_dout[4]_i_17_n_0
    SLICE_X11Y90         MUXF7 (Prop_muxf7_I1_O)      0.167    13.056 r  core_0/mem_h2_0/b_dout_reg[4]_i_6/O
                         net (fo=1, routed)           0.673    13.729    core_0/mem_h2_0/b_dout_reg[4]_i_6_n_0
    SLICE_X9Y93          LUT6 (Prop_lut6_I3_O)        0.229    13.958 r  core_0/mem_h2_0/b_dout[4]_i_2/O
                         net (fo=1, routed)           0.688    14.646    core_0/h2_0/b_dout_reg[4]
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.097    14.743 r  core_0/h2_0/b_dout[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.743    core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X9Y83          FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.367    14.209    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.160    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.032    14.366    core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -14.743    
  -------------------------------------------------------------------
                         slack                                 -0.378    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.313ns  (logic 2.849ns (27.624%)  route 7.464ns (72.376%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 14.156 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          0.339     9.851    core_0/h2_0/tos_n[5]
    SLICE_X9Y112         LUT3 (Prop_lut3_I0_O)        0.227    10.078 r  core_0/h2_0/ram_reg_0_127_11_11_i_3/O
                         net (fo=192, routed)         1.711    11.789    core_0/mem_h2_0/ram_reg_1920_2047_11_11/A4
    SLICE_X2Y163         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    11.886 r  core_0/mem_h2_0/ram_reg_1920_2047_11_11/SP.HIGH/O
                         net (fo=1, routed)           0.000    11.886    core_0/mem_h2_0/ram_reg_1920_2047_11_11/SPO1
    SLICE_X2Y163         MUXF7 (Prop_muxf7_I1_O)      0.186    12.072 r  core_0/mem_h2_0/ram_reg_1920_2047_11_11/F7.SP/O
                         net (fo=1, routed)           1.108    13.180    core_0/mem_h2_0/ram_reg_1920_2047_11_11_n_1
    SLICE_X3Y138         LUT6 (Prop_lut6_I0_O)        0.215    13.395 r  core_0/mem_h2_0/b_dout[11]_i_25/O
                         net (fo=1, routed)           0.000    13.395    core_0/mem_h2_0/b_dout[11]_i_25_n_0
    SLICE_X3Y138         MUXF7 (Prop_muxf7_I1_O)      0.188    13.583 r  core_0/mem_h2_0/b_dout_reg[11]_i_10/O
                         net (fo=1, routed)           0.583    14.166    core_0/mem_h2_0/b_dout_reg[11]_i_10_n_0
    SLICE_X3Y136         LUT6 (Prop_lut6_I3_O)        0.227    14.393 r  core_0/mem_h2_0/b_dout[11]_i_3/O
                         net (fo=1, routed)           0.221    14.614    core_0/h2_0/b_dout_reg[11]_0
    SLICE_X4Y135         LUT5 (Prop_lut5_I4_O)        0.097    14.711 r  core_0/h2_0/b_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    14.711    core_0/mem_h2_0/b_dout_reg[11]_0
    SLICE_X4Y135         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.314    14.156    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[11]/C
                         clock pessimism              0.215    14.371    
                         clock uncertainty           -0.035    14.335    
    SLICE_X4Y135         FDRE (Setup_fdre_C_D)        0.030    14.365    core_0/mem_h2_0/b_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.232ns  (logic 2.830ns (27.659%)  route 7.402ns (72.341%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 14.094 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          1.009    10.521    core_0/h2_0/tos_n[5]
    SLICE_X9Y134         LUT3 (Prop_lut3_I0_O)        0.227    10.748 r  core_0/h2_0/ram_reg_0_127_13_13_i_3/O
                         net (fo=192, routed)         0.941    11.689    core_0/mem_h2_0/ram_reg_3968_4095_13_13/A4
    SLICE_X14Y147        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    11.786 r  core_0/mem_h2_0/ram_reg_3968_4095_13_13/SP.HIGH/O
                         net (fo=1, routed)           0.000    11.786    core_0/mem_h2_0/ram_reg_3968_4095_13_13/SPO1
    SLICE_X14Y147        MUXF7 (Prop_muxf7_I1_O)      0.186    11.972 r  core_0/mem_h2_0/ram_reg_3968_4095_13_13/F7.SP/O
                         net (fo=1, routed)           1.074    13.046    core_0/mem_h2_0/ram_reg_3968_4095_13_13_n_1
    SLICE_X11Y133        LUT6 (Prop_lut6_I0_O)        0.215    13.261 r  core_0/mem_h2_0/b_dout[13]_i_21/O
                         net (fo=1, routed)           0.000    13.261    core_0/mem_h2_0/b_dout[13]_i_21_n_0
    SLICE_X11Y133        MUXF7 (Prop_muxf7_I1_O)      0.167    13.428 r  core_0/mem_h2_0/b_dout_reg[13]_i_8/O
                         net (fo=1, routed)           0.578    14.007    core_0/mem_h2_0/b_dout_reg[13]_i_8_n_0
    SLICE_X11Y132        LUT6 (Prop_lut6_I0_O)        0.229    14.236 r  core_0/mem_h2_0/b_dout[13]_i_3/O
                         net (fo=1, routed)           0.297    14.533    core_0/h2_0/b_dout_reg[13]_0
    SLICE_X11Y132        LUT5 (Prop_lut5_I4_O)        0.097    14.630 r  core_0/h2_0/b_dout[13]_i_1/O
                         net (fo=1, routed)           0.000    14.630    core_0/mem_h2_0/b_dout_reg[13]_0
    SLICE_X11Y132        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.252    14.094    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X11Y132        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[13]/C
                         clock pessimism              0.215    14.309    
                         clock uncertainty           -0.035    14.273    
    SLICE_X11Y132        FDRE (Setup_fdre_C_D)        0.030    14.303    core_0/mem_h2_0/b_dout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.347ns  (logic 2.830ns (27.352%)  route 7.517ns (72.648%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          0.647    10.159    core_0/h2_0/tos_n[5]
    SLICE_X9Y110         LUT3 (Prop_lut3_I0_O)        0.227    10.386 r  core_0/h2_0/ram_reg_0_127_3_3_i_3/O
                         net (fo=192, routed)         1.954    12.340    core_0/mem_h2_0/ram_reg_896_1023_3_3/A4
    SLICE_X6Y58          RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    12.437 r  core_0/mem_h2_0/ram_reg_896_1023_3_3/SP.HIGH/O
                         net (fo=1, routed)           0.000    12.437    core_0/mem_h2_0/ram_reg_896_1023_3_3/SPO1
    SLICE_X6Y58          MUXF7 (Prop_muxf7_I1_O)      0.186    12.623 r  core_0/mem_h2_0/ram_reg_896_1023_3_3/F7.SP/O
                         net (fo=1, routed)           1.022    13.645    core_0/mem_h2_0/ram_reg_896_1023_3_3_n_1
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.215    13.860 r  core_0/mem_h2_0/b_dout[3]_i_27/O
                         net (fo=1, routed)           0.000    13.860    core_0/mem_h2_0/b_dout[3]_i_27_n_0
    SLICE_X4Y80          MUXF7 (Prop_muxf7_I1_O)      0.167    14.027 r  core_0/mem_h2_0/b_dout_reg[3]_i_11/O
                         net (fo=1, routed)           0.298    14.325    core_0/mem_h2_0/b_dout_reg[3]_i_11_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.229    14.554 r  core_0/mem_h2_0/b_dout[3]_i_3/O
                         net (fo=1, routed)           0.094    14.648    core_0/h2_0/b_dout_reg[3]_0
    SLICE_X5Y83          LUT5 (Prop_lut5_I4_O)        0.097    14.745 r  core_0/h2_0/b_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    14.745    core_0/mem_h2_0/b_dout_reg[3]_0
    SLICE_X5Y83          FDRE                                         r  core_0/mem_h2_0/b_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.427    14.269    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  core_0/mem_h2_0/b_dout_reg[3]/C
                         clock pessimism              0.160    14.429    
                         clock uncertainty           -0.035    14.394    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.032    14.426    core_0/mem_h2_0/b_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 2.830ns (27.782%)  route 7.356ns (72.218%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          0.914    10.426    core_0/h2_0/tos_n[5]
    SLICE_X15Y132        LUT3 (Prop_lut3_I0_O)        0.227    10.653 r  core_0/h2_0/ram_reg_0_127_10_10_i_3/O
                         net (fo=192, routed)         1.051    11.704    core_0/mem_h2_0/ram_reg_3840_3967_10_10/A4
    SLICE_X20Y150        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    11.801 r  core_0/mem_h2_0/ram_reg_3840_3967_10_10/SP.HIGH/O
                         net (fo=1, routed)           0.000    11.801    core_0/mem_h2_0/ram_reg_3840_3967_10_10/SPO1
    SLICE_X20Y150        MUXF7 (Prop_muxf7_I1_O)      0.186    11.987 r  core_0/mem_h2_0/ram_reg_3840_3967_10_10/F7.SP/O
                         net (fo=1, routed)           0.911    12.898    core_0/mem_h2_0/ram_reg_3840_3967_10_10_n_1
    SLICE_X23Y136        LUT6 (Prop_lut6_I1_O)        0.215    13.113 r  core_0/mem_h2_0/b_dout[10]_i_21/O
                         net (fo=1, routed)           0.000    13.113    core_0/mem_h2_0/b_dout[10]_i_21_n_0
    SLICE_X23Y136        MUXF7 (Prop_muxf7_I1_O)      0.167    13.280 r  core_0/mem_h2_0/b_dout_reg[10]_i_8/O
                         net (fo=1, routed)           0.674    13.954    core_0/mem_h2_0/b_dout_reg[10]_i_8_n_0
    SLICE_X19Y135        LUT6 (Prop_lut6_I0_O)        0.229    14.183 r  core_0/mem_h2_0/b_dout[10]_i_3/O
                         net (fo=1, routed)           0.304    14.487    core_0/h2_0/b_dout_reg[10]_0
    SLICE_X15Y134        LUT5 (Prop_lut5_I4_O)        0.097    14.584 r  core_0/h2_0/b_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    14.584    core_0/mem_h2_0/b_dout_reg[10]_0
    SLICE_X15Y134        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.253    14.095    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X15Y134        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[10]/C
                         clock pessimism              0.215    14.310    
                         clock uncertainty           -0.035    14.274    
    SLICE_X15Y134        FDRE (Setup_fdre_C_D)        0.030    14.304    core_0/mem_h2_0/b_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.125ns  (logic 2.830ns (27.952%)  route 7.295ns (72.048%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.095ns = ( 14.095 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.401     4.398    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X5Y124         FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.341     4.739 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          0.682     5.421    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X6Y123         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     5.518 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.972     6.490    core_0/h2_0/b_din[2]
    SLICE_X4Y120         LUT4 (Prop_lut4_I0_O)        0.097     6.587 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.587    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.999 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.088 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=14, routed)          0.762     7.850    core_0/h2_0/compare[more]
    SLICE_X5Y118         LUT3 (Prop_lut3_I0_O)        0.097     7.947 r  core_0/h2_0/tos_c[1]_i_9/O
                         net (fo=2, routed)           0.437     8.384    core_0/h2_0/tos_c[1]_i_9_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.097     8.481 r  core_0/h2_0/tos_c[5]_i_11/O
                         net (fo=1, routed)           0.192     8.672    core_0/h2_0/tos_c[5]_i_11_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I4_O)        0.097     8.769 r  core_0/h2_0/tos_c[5]_i_7/O
                         net (fo=1, routed)           0.458     9.227    core_0/h2_0/tos_c[5]_i_7_n_0
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.097     9.324 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     9.324    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X11Y112        MUXF7 (Prop_muxf7_I1_O)      0.188     9.512 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          1.152    10.664    core_0/h2_0/tos_n[5]
    SLICE_X15Y131        LUT3 (Prop_lut3_I0_O)        0.227    10.891 r  core_0/h2_0/ram_reg_4096_4223_12_12_i_3/O
                         net (fo=192, routed)         0.785    11.677    core_0/mem_h2_0/ram_reg_7936_8063_12_12/A4
    SLICE_X18Y136        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    11.774 r  core_0/mem_h2_0/ram_reg_7936_8063_12_12/SP.HIGH/O
                         net (fo=1, routed)           0.000    11.774    core_0/mem_h2_0/ram_reg_7936_8063_12_12/SPO1
    SLICE_X18Y136        MUXF7 (Prop_muxf7_I1_O)      0.186    11.960 r  core_0/mem_h2_0/ram_reg_7936_8063_12_12/F7.SP/O
                         net (fo=1, routed)           0.684    12.644    core_0/mem_h2_0/ram_reg_7936_8063_12_12_n_1
    SLICE_X21Y132        LUT6 (Prop_lut6_I1_O)        0.215    12.859 r  core_0/mem_h2_0/b_dout[12]_i_13/O
                         net (fo=1, routed)           0.000    12.859    core_0/mem_h2_0/b_dout[12]_i_13_n_0
    SLICE_X21Y132        MUXF7 (Prop_muxf7_I1_O)      0.167    13.026 r  core_0/mem_h2_0/b_dout_reg[12]_i_4/O
                         net (fo=1, routed)           0.698    13.724    core_0/mem_h2_0/b_dout_reg[12]_i_4_n_0
    SLICE_X21Y135        LUT6 (Prop_lut6_I0_O)        0.229    13.953 r  core_0/mem_h2_0/b_dout[12]_i_2/O
                         net (fo=1, routed)           0.473    14.425    core_0/h2_0/b_dout_reg[12]
    SLICE_X19Y135        LUT5 (Prop_lut5_I2_O)        0.097    14.522 r  core_0/h2_0/b_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    14.522    core_0/mem_h2_0/b_dout_reg[12]_0
    SLICE_X19Y135        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.253    14.095    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X19Y135        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[12]/C
                         clock pessimism              0.215    14.310    
                         clock uncertainty           -0.035    14.274    
    SLICE_X19Y135        FDRE (Setup_fdre_C_D)        0.033    14.307    core_0/mem_h2_0/b_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -14.522    
  -------------------------------------------------------------------
                         slack                                 -0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.627%)  route 0.255ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    uart_fifo_0/ugen1.uart_fifo_tx_0/clk
    SLICE_X13Y157        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDCE (Prop_fdce_C_Q)         0.141     1.710 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.255     1.965    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X14Y157        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.896     2.089    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X14Y157        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.504     1.585    
    SLICE_X14Y157        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.894    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.325%)  route 0.309ns (68.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_rx_0/clk
    SLICE_X9Y143         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.309     2.022    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X8Y144         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X8Y144         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.504     1.588    
    SLICE_X8Y144         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.898    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.325%)  route 0.309ns (68.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.627     1.572    uart_fifo_0/ugen1.uart_fifo_rx_0/clk
    SLICE_X9Y143         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.309     2.022    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X8Y144         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X8Y144         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.504     1.588    
    SLICE_X8Y144         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.898    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y143  button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y150  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y143  button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y143  button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y149   sw_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y150   sw_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y149   sw_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y149   sw_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X21Y152  button_debouncer/debouncer[0].d_instance/timer/c_c_reg[0]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y71    core_0/mem_h2_0/ram_reg_2176_2303_3_3/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y71    core_0/mem_h2_0/ram_reg_2176_2303_3_3/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X16Y80   core_0/mem_h2_0/ram_reg_2176_2303_5_5/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X16Y80   core_0/mem_h2_0/ram_reg_2176_2303_5_5/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X16Y80   core_0/mem_h2_0/ram_reg_2176_2303_5_5/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X16Y80   core_0/mem_h2_0/ram_reg_2176_2303_5_5/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y122  core_0/mem_h2_0/ram_reg_4992_5119_6_6/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y122  core_0/mem_h2_0/ram_reg_4992_5119_6_6/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y122  core_0/mem_h2_0/ram_reg_4992_5119_6_6/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X14Y122  core_0/mem_h2_0/ram_reg_4992_5119_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X16Y112  core_0/mem_h2_0/ram_reg_1536_1663_6_6/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X16Y112  core_0/mem_h2_0/ram_reg_1536_1663_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y61    core_0/mem_h2_0/ram_reg_1536_1663_7_7/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y61    core_0/mem_h2_0/ram_reg_1536_1663_7_7/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y61    core_0/mem_h2_0/ram_reg_1536_1663_7_7/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y92    core_0/mem_h2_0/ram_reg_2688_2815_15_15/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y92    core_0/mem_h2_0/ram_reg_2688_2815_15_15/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X20Y83   core_0/mem_h2_0/ram_reg_2688_2815_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X20Y83   core_0/mem_h2_0/ram_reg_2688_2815_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X20Y83   core_0/mem_h2_0/ram_reg_2688_2815_1_1/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/h2_0/pc_c_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.535ns (10.796%)  route 4.421ns (89.204%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 14.087 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         3.140     9.371    core_0/h2_0/rst
    SLICE_X21Y122        FDCE                                         f  core_0/h2_0/pc_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.245    14.087    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X21Y122        FDCE                                         r  core_0/h2_0/pc_c_reg[2]/C
                         clock pessimism              0.215    14.302    
                         clock uncertainty           -0.035    14.266    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    13.973    core_0/h2_0/pc_c_reg[2]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/h2_0/irq_addr_c_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.535ns (11.599%)  route 4.077ns (88.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 14.083 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.796     9.028    core_0/h2_0/rst
    SLICE_X23Y125        FDCE                                         f  core_0/h2_0/irq_addr_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.241    14.083    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X23Y125        FDCE                                         r  core_0/h2_0/irq_addr_c_reg[0]/C
                         clock pessimism              0.215    14.298    
                         clock uncertainty           -0.035    14.262    
    SLICE_X23Y125        FDCE (Recov_fdce_C_CLR)     -0.293    13.969    core_0/h2_0/irq_addr_c_reg[0]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/h2_0/pc_c_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.535ns (12.465%)  route 3.757ns (87.535%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.476     8.708    core_0/h2_0/rst
    SLICE_X21Y126        FDCE                                         f  core_0/h2_0/pc_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.243    14.085    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X21Y126        FDCE                                         r  core_0/h2_0/pc_c_reg[0]/C
                         clock pessimism              0.215    14.300    
                         clock uncertainty           -0.035    14.264    
    SLICE_X21Y126        FDCE (Recov_fdce_C_CLR)     -0.293    13.971    core_0/h2_0/pc_c_reg[0]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.535ns (13.139%)  route 3.537ns (86.861%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.256     8.488    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X15Y136        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.255    14.097    uart_fifo_0/uart_core_0/baud_tx/clk
    SLICE_X15Y136        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/C
                         clock pessimism              0.215    14.312    
                         clock uncertainty           -0.035    14.276    
    SLICE_X15Y136        FDCE (Recov_fdce_C_CLR)     -0.293    13.983    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/pul_c_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.535ns (13.139%)  route 3.537ns (86.861%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.256     8.488    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X15Y136        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/pul_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.255    14.097    uart_fifo_0/uart_core_0/baud_tx/clk
    SLICE_X15Y136        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/pul_c_reg/C
                         clock pessimism              0.215    14.312    
                         clock uncertainty           -0.035    14.276    
    SLICE_X15Y136        FDCE (Recov_fdce_C_CLR)     -0.293    13.983    uart_fifo_0/uart_core_0/baud_tx/pul_c_reg
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledseg_0/timer/c_c_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.535ns (13.175%)  route 3.526ns (86.825%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.097ns = ( 14.097 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.245     8.477    ledseg_0/timer/rst
    SLICE_X23Y141        FDCE                                         f  ledseg_0/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.255    14.097    ledseg_0/timer/clk_IBUF_BUFG
    SLICE_X23Y141        FDCE                                         r  ledseg_0/timer/c_c_reg[0]/C
                         clock pessimism              0.215    14.312    
                         clock uncertainty           -0.035    14.276    
    SLICE_X23Y141        FDCE (Recov_fdce_C_CLR)     -0.293    13.983    ledseg_0/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_0/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.535ns (13.202%)  route 3.517ns (86.798%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 14.096 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.236     8.468    timer_0/rst
    SLICE_X11Y135        FDCE                                         f  timer_0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.254    14.096    timer_0/clk
    SLICE_X11Y135        FDCE                                         r  timer_0/count_reg[0]/C
                         clock pessimism              0.215    14.311    
                         clock uncertainty           -0.035    14.275    
    SLICE_X11Y135        FDCE (Recov_fdce_C_CLR)     -0.293    13.982    timer_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_0/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.535ns (13.202%)  route 3.517ns (86.798%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 14.096 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.236     8.468    timer_0/rst
    SLICE_X11Y135        FDCE                                         f  timer_0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.254    14.096    timer_0/clk
    SLICE_X11Y135        FDCE                                         r  timer_0/count_reg[1]/C
                         clock pessimism              0.215    14.311    
                         clock uncertainty           -0.035    14.275    
    SLICE_X11Y135        FDCE (Recov_fdce_C_CLR)     -0.293    13.982    timer_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_0/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.535ns (13.202%)  route 3.517ns (86.798%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 14.096 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.236     8.468    timer_0/rst
    SLICE_X11Y135        FDCE                                         f  timer_0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.254    14.096    timer_0/clk
    SLICE_X11Y135        FDCE                                         r  timer_0/count_reg[2]/C
                         clock pessimism              0.215    14.311    
                         clock uncertainty           -0.035    14.275    
    SLICE_X11Y135        FDCE (Recov_fdce_C_CLR)     -0.293    13.982    timer_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_0/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.535ns (13.202%)  route 3.517ns (86.798%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 14.096 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.419     4.416    system_reset/clk
    SLICE_X5Y143         FDRE                                         r  system_reset/c_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y143         FDRE (Prop_fdre_C_Q)         0.341     4.757 r  system_reset/c_c_reg[2]/Q
                         net (fo=2, routed)           1.181     5.938    system_reset/c_c_reg[2]
    SLICE_X4Y145         LUT6 (Prop_lut6_I3_O)        0.097     6.035 r  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.100     6.135    system_reset/tos_c[15]_i_17_n_0
    SLICE_X4Y145         LUT6 (Prop_lut6_I0_O)        0.097     6.232 f  system_reset/tos_c[15]_i_8/O
                         net (fo=335, routed)         2.236     8.468    timer_0/rst
    SLICE_X11Y135        FDCE                                         f  timer_0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        1.254    14.096    timer_0/clk
    SLICE_X11Y135        FDCE                                         r  timer_0/count_reg[3]/C
                         clock pessimism              0.215    14.311    
                         clock uncertainty           -0.035    14.275    
    SLICE_X11Y135        FDCE (Recov_fdce_C_CLR)     -0.293    13.982    timer_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  5.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.033%)  route 0.227ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.627     1.572    button_debouncer/debouncer[4].d_instance/clk_IBUF_BUFG
    SLICE_X11Y145        FDRE                                         r  button_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  button_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.227     1.927    button_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X13Y151        FDCE                                         f  button_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.898     2.091    button_debouncer/debouncer[4].d_instance/timer/clk_IBUF_BUFG
    SLICE_X13Y151        FDCE                                         r  button_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]/C
                         clock pessimism             -0.248     1.843    
    SLICE_X13Y151        FDCE (Remov_fdce_C_CLR)     -0.146     1.697    button_debouncer/debouncer[4].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[4].d_instance/timer/c_c_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.033%)  route 0.227ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.627     1.572    button_debouncer/debouncer[4].d_instance/clk_IBUF_BUFG
    SLICE_X11Y145        FDRE                                         r  button_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  button_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.227     1.927    button_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X13Y151        FDCE                                         f  button_debouncer/debouncer[4].d_instance/timer/c_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.898     2.091    button_debouncer/debouncer[4].d_instance/timer/clk_IBUF_BUFG
    SLICE_X13Y151        FDCE                                         r  button_debouncer/debouncer[4].d_instance/timer/c_c_reg[12]/C
                         clock pessimism             -0.248     1.843    
    SLICE_X13Y151        FDCE (Remov_fdce_C_CLR)     -0.146     1.697    button_debouncer/debouncer[4].d_instance/timer/c_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[4].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.033%)  route 0.227ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.627     1.572    button_debouncer/debouncer[4].d_instance/clk_IBUF_BUFG
    SLICE_X11Y145        FDRE                                         r  button_debouncer/debouncer[4].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y145        FDRE (Prop_fdre_C_Q)         0.128     1.700 f  button_debouncer/debouncer[4].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.227     1.927    button_debouncer/debouncer[4].d_instance/timer/AR[0]
    SLICE_X13Y151        FDCE                                         f  button_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.898     2.091    button_debouncer/debouncer[4].d_instance/timer/clk_IBUF_BUFG
    SLICE_X13Y151        FDCE                                         r  button_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]/C
                         clock pessimism             -0.248     1.843    
    SLICE_X13Y151        FDCE (Remov_fdce_C_CLR)     -0.146     1.697    button_debouncer/debouncer[4].d_instance/timer/c_c_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.775%)  route 0.369ns (74.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    sw_debouncer/debouncer[3].d_instance/clk
    SLICE_X17Y152        FDRE                                         r  sw_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.128     1.697 f  sw_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.369     2.065    sw_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X17Y149        FDCE                                         f  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    sw_debouncer/debouncer[3].d_instance/timer/clk
    SLICE_X17Y149        FDCE                                         r  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X17Y149        FDCE (Remov_fdce_C_CLR)     -0.145     1.699    sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.775%)  route 0.369ns (74.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    sw_debouncer/debouncer[3].d_instance/clk
    SLICE_X17Y152        FDRE                                         r  sw_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.128     1.697 f  sw_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.369     2.065    sw_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X17Y149        FDCE                                         f  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    sw_debouncer/debouncer[3].d_instance/timer/clk
    SLICE_X17Y149        FDCE                                         r  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X17Y149        FDCE (Remov_fdce_C_CLR)     -0.145     1.699    sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.775%)  route 0.369ns (74.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    sw_debouncer/debouncer[3].d_instance/clk
    SLICE_X17Y152        FDRE                                         r  sw_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.128     1.697 f  sw_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.369     2.065    sw_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X17Y149        FDCE                                         f  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    sw_debouncer/debouncer[3].d_instance/timer/clk
    SLICE_X17Y149        FDCE                                         r  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[6]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X17Y149        FDCE (Remov_fdce_C_CLR)     -0.145     1.699    sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.775%)  route 0.369ns (74.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    sw_debouncer/debouncer[3].d_instance/clk
    SLICE_X17Y152        FDRE                                         r  sw_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.128     1.697 f  sw_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.369     2.065    sw_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X17Y149        FDCE                                         f  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    sw_debouncer/debouncer[3].d_instance/timer/clk
    SLICE_X17Y149        FDCE                                         r  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[9]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X17Y149        FDCE (Remov_fdce_C_CLR)     -0.145     1.699    sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.565%)  route 0.373ns (74.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    sw_debouncer/debouncer[3].d_instance/clk
    SLICE_X17Y152        FDRE                                         r  sw_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.128     1.697 f  sw_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.373     2.069    sw_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X17Y148        FDCE                                         f  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    sw_debouncer/debouncer[3].d_instance/timer/clk
    SLICE_X17Y148        FDCE                                         r  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[11]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X17Y148        FDCE (Remov_fdce_C_CLR)     -0.145     1.699    sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.565%)  route 0.373ns (74.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    sw_debouncer/debouncer[3].d_instance/clk
    SLICE_X17Y152        FDRE                                         r  sw_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.128     1.697 f  sw_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.373     2.069    sw_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X17Y148        FDCE                                         f  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    sw_debouncer/debouncer[3].d_instance/timer/clk
    SLICE_X17Y148        FDCE                                         r  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X17Y148        FDCE (Remov_fdce_C_CLR)     -0.145     1.699    sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.565%)  route 0.373ns (74.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.624     1.569    sw_debouncer/debouncer[3].d_instance/clk
    SLICE_X17Y152        FDRE                                         r  sw_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_fdre_C_Q)         0.128     1.697 f  sw_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.373     2.069    sw_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X17Y148        FDCE                                         f  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4866, routed)        0.899     2.092    sw_debouncer/debouncer[3].d_instance/timer/clk
    SLICE_X17Y148        FDCE                                         r  sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X17Y148        FDCE (Remov_fdce_C_CLR)     -0.145     1.699    sw_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.371    





