/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [7:0] _03_;
  wire [2:0] _04_;
  wire [13:0] _05_;
  wire [6:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = _01_ ? celloutsig_1_0z : _00_;
  assign celloutsig_0_7z = celloutsig_0_1z ? celloutsig_0_6z[1] : celloutsig_0_4z;
  assign celloutsig_1_3z = in_data[182] ? in_data[156] : celloutsig_1_1z;
  assign celloutsig_1_5z = ~(in_data[166] & celloutsig_1_1z);
  assign celloutsig_0_2z = !(in_data[49] ? celloutsig_0_1z : _02_);
  assign celloutsig_1_0z = in_data[170] | ~(in_data[158]);
  assign celloutsig_0_20z = celloutsig_0_4z | celloutsig_0_11z[2];
  assign celloutsig_1_12z = { _03_[7:4], _01_, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z } + { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_0z, celloutsig_1_15z };
  reg [13:0] _15_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 14'h0000;
    else _15_ <= in_data[22:9];
  assign { _05_[13:7], _02_, _05_[5:0] } = _15_;
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign { _00_, _04_[1:0] } = _16_;
  reg [4:0] _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 5'h00;
    else _17_ <= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z };
  assign { _03_[7:4], _01_ } = _17_;
  assign celloutsig_1_15z = { _03_[4], _01_, celloutsig_1_11z, celloutsig_1_9z } & { _04_[0], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_12z = { celloutsig_0_10z[6:4], celloutsig_0_5z } & { celloutsig_0_9z[1:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_16z[10:4], celloutsig_0_14z } / { 1'h1, celloutsig_0_17z[7:2], in_data[0] };
  assign celloutsig_1_8z = { in_data[168:164], celloutsig_1_2z } == { _03_[7:4], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_12z[3:1] >= celloutsig_0_12z[3:1];
  assign celloutsig_1_9z = { in_data[174:171], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } && { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_22z = ! { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_8z = { _05_[7], _02_, _05_[5:1] } < { in_data[76:72], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[157:155], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } < in_data[120:115];
  assign celloutsig_0_17z = { celloutsig_0_11z[0], celloutsig_0_7z, celloutsig_0_11z } % { 1'h1, celloutsig_0_3z[5], celloutsig_0_11z[6:1], in_data[0] };
  assign celloutsig_0_6z = celloutsig_0_3z[10:4] * celloutsig_0_3z[10:4];
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_9z } * { _05_[10:7], _02_, _05_[5:2], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_23z = in_data[29] ? celloutsig_0_21z[7:1] : { celloutsig_0_6z[5:2], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_9z } != { celloutsig_1_12z[5:4], celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_0_4z = { _05_[9:7], _02_, _05_[5] } != celloutsig_0_3z[9:5];
  assign celloutsig_0_5z = in_data[61:57] != { celloutsig_0_3z[8:5], celloutsig_0_4z };
  assign celloutsig_0_13z = { in_data[2:0], celloutsig_0_7z } != celloutsig_0_12z;
  assign celloutsig_0_1z = in_data[32:15] != in_data[51:34];
  assign celloutsig_1_1z = { in_data[118:112], celloutsig_1_0z, celloutsig_1_0z } != in_data[120:112];
  assign celloutsig_0_3z = ~ { _05_[11:7], _02_, _05_[5:1], celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_2z & celloutsig_1_8z;
  assign celloutsig_1_16z = ^ in_data[184:158];
  assign celloutsig_1_17z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_1z } << { celloutsig_0_6z[5:1], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z } >>> celloutsig_0_6z[4:0];
  assign celloutsig_0_24z = { celloutsig_0_21z[1:0], celloutsig_0_22z } >>> { celloutsig_0_18z[2:1], celloutsig_0_13z };
  assign celloutsig_1_4z = { in_data[191:189], celloutsig_1_2z } >>> { in_data[184:182], celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[86:82], celloutsig_0_5z, celloutsig_0_8z } - { celloutsig_0_9z[0], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z[6:1], celloutsig_0_5z } - in_data[52:46];
  assign celloutsig_0_14z = ~((celloutsig_0_5z & in_data[64]) | celloutsig_0_11z[1]);
  assign _03_[3:0] = { _01_, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z };
  assign _04_[2] = _00_;
  assign _05_[6] = _02_;
  assign { out_data[128], out_data[100:96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
