Classic Timing Analyzer report for Block1
Tue Nov 19 19:04:04 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'T4'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.833 ns                                       ; LDAR                                                                                  ; inst6[0]                                                                              ; --         ; T4       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.066 ns                                      ; inst6[5]                                                                              ; Q[5]                                                                                  ; T4         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.334 ns                                      ; B[0]                                                                                  ; LED[0]                                                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.405 ns                                       ; B[7]                                                                                  ; inst6[7]                                                                              ; --         ; T4       ; 0            ;
; Clock Setup: 'T4'            ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; T4         ; T4       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                       ;                                                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; T4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'T4'                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                  ; To                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; T4         ; T4       ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; T4         ; T4       ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; T4         ; T4       ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; T4         ; T4       ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; T4         ; T4       ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; T4         ; T4       ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; inst6[0]                                                                              ; T4         ; T4       ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; T4         ; T4       ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; T4         ; T4       ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; T4         ; T4       ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; T4         ; T4       ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; T4         ; T4       ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; T4         ; T4       ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; T4         ; T4       ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; T4         ; T4       ; None                        ; None                      ; 1.934 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; T4         ; T4       ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; T4         ; T4       ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; T4         ; T4       ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; inst6[1]                                                                              ; T4         ; T4       ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; T4         ; T4       ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; T4         ; T4       ; None                        ; None                      ; 1.732 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; T4         ; T4       ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; T4         ; T4       ; None                        ; None                      ; 1.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; inst6[3]                                                                              ; T4         ; T4       ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; T4         ; T4       ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; T4         ; T4       ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; T4         ; T4       ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; T4         ; T4       ; None                        ; None                      ; 1.266 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; inst6[5]                                                                              ; T4         ; T4       ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; inst6[7]                                                                              ; T4         ; T4       ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; inst6[2]                                                                              ; T4         ; T4       ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; T4         ; T4       ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; T4         ; T4       ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; T4         ; T4       ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; T4         ; T4       ; None                        ; None                      ; 1.117 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; inst6[4]                                                                              ; T4         ; T4       ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; inst6[6]                                                                              ; T4         ; T4       ; None                        ; None                      ; 0.857 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 0.833 ns   ; LDAR ; inst6[0] ; T4       ;
; N/A   ; None         ; 0.745 ns   ; LDAR ; inst6[1] ; T4       ;
; N/A   ; None         ; 0.559 ns   ; B[1] ; inst6[1] ; T4       ;
; N/A   ; None         ; 0.278 ns   ; LDAR ; inst6[6] ; T4       ;
; N/A   ; None         ; 0.257 ns   ; B[5] ; inst6[5] ; T4       ;
; N/A   ; None         ; 0.220 ns   ; B[4] ; inst6[4] ; T4       ;
; N/A   ; None         ; 0.147 ns   ; B[0] ; inst6[0] ; T4       ;
; N/A   ; None         ; 0.081 ns   ; B[2] ; inst6[2] ; T4       ;
; N/A   ; None         ; 0.002 ns   ; B[6] ; inst6[6] ; T4       ;
; N/A   ; None         ; -0.004 ns  ; B[3] ; inst6[3] ; T4       ;
; N/A   ; None         ; -0.141 ns  ; LDAR ; inst6[3] ; T4       ;
; N/A   ; None         ; -0.142 ns  ; LDAR ; inst6[5] ; T4       ;
; N/A   ; None         ; -0.143 ns  ; LDAR ; inst6[2] ; T4       ;
; N/A   ; None         ; -0.147 ns  ; LDAR ; inst6[7] ; T4       ;
; N/A   ; None         ; -0.161 ns  ; LDAR ; inst6[4] ; T4       ;
; N/A   ; None         ; -0.353 ns  ; B[7] ; inst6[7] ; T4       ;
+-------+--------------+------------+------+----------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 14.066 ns  ; inst6[2] ; Q[2] ; T4         ;
; N/A   ; None         ; 14.066 ns  ; inst6[5] ; Q[5] ; T4         ;
; N/A   ; None         ; 14.051 ns  ; inst6[3] ; Q[3] ; T4         ;
; N/A   ; None         ; 14.038 ns  ; inst6[4] ; Q[4] ; T4         ;
; N/A   ; None         ; 14.034 ns  ; inst6[6] ; Q[6] ; T4         ;
; N/A   ; None         ; 13.745 ns  ; inst6[1] ; Q[1] ; T4         ;
; N/A   ; None         ; 13.715 ns  ; inst6[0] ; Q[0] ; T4         ;
; N/A   ; None         ; 13.643 ns  ; inst6[7] ; Q[7] ; T4         ;
+-------+--------------+------------+----------+------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 13.334 ns       ; B[0] ; LED[0] ;
; N/A   ; None              ; 12.907 ns       ; B[1] ; LED[1] ;
; N/A   ; None              ; 12.693 ns       ; B[5] ; LED[5] ;
; N/A   ; None              ; 12.490 ns       ; B[3] ; LED[3] ;
; N/A   ; None              ; 12.342 ns       ; B[7] ; LED[7] ;
; N/A   ; None              ; 12.013 ns       ; B[2] ; LED[2] ;
; N/A   ; None              ; 11.222 ns       ; B[4] ; LED[4] ;
; N/A   ; None              ; 10.963 ns       ; B[6] ; LED[6] ;
+-------+-------------------+-----------------+------+--------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; 0.405 ns  ; B[7] ; inst6[7] ; T4       ;
; N/A           ; None        ; 0.213 ns  ; LDAR ; inst6[4] ; T4       ;
; N/A           ; None        ; 0.199 ns  ; LDAR ; inst6[7] ; T4       ;
; N/A           ; None        ; 0.195 ns  ; LDAR ; inst6[2] ; T4       ;
; N/A           ; None        ; 0.194 ns  ; LDAR ; inst6[5] ; T4       ;
; N/A           ; None        ; 0.193 ns  ; LDAR ; inst6[3] ; T4       ;
; N/A           ; None        ; 0.056 ns  ; B[3] ; inst6[3] ; T4       ;
; N/A           ; None        ; 0.050 ns  ; B[6] ; inst6[6] ; T4       ;
; N/A           ; None        ; -0.029 ns ; B[2] ; inst6[2] ; T4       ;
; N/A           ; None        ; -0.095 ns ; B[0] ; inst6[0] ; T4       ;
; N/A           ; None        ; -0.168 ns ; B[4] ; inst6[4] ; T4       ;
; N/A           ; None        ; -0.205 ns ; B[5] ; inst6[5] ; T4       ;
; N/A           ; None        ; -0.226 ns ; LDAR ; inst6[6] ; T4       ;
; N/A           ; None        ; -0.507 ns ; B[1] ; inst6[1] ; T4       ;
; N/A           ; None        ; -0.693 ns ; LDAR ; inst6[1] ; T4       ;
; N/A           ; None        ; -0.781 ns ; LDAR ; inst6[0] ; T4       ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Nov 19 19:04:03 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "T4" is an undefined clock
Info: Clock "T4" Internal fmax is restricted to 275.03 MHz between source register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1]" and destination register "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.280 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y17_N1; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1]'
            Info: 2: + IC(0.543 ns) + CELL(0.564 ns) = 1.107 ns; Loc. = LC_X8_Y17_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella1~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.185 ns; Loc. = LC_X8_Y17_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella2~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.263 ns; Loc. = LC_X8_Y17_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella3~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 1.441 ns; Loc. = LC_X8_Y17_N4; Fanout = 3; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|counter_cella4~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.839 ns) = 2.280 ns; Loc. = LC_X8_Y17_N7; Fanout = 2; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.737 ns ( 76.18 % )
            Info: Total interconnect delay = 0.543 ns ( 23.82 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "T4" to destination register is 7.762 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'
                Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X8_Y17_N7; Fanout = 2; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7]'
                Info: Total cell delay = 2.186 ns ( 28.16 % )
                Info: Total interconnect delay = 5.576 ns ( 71.84 % )
            Info: - Longest clock path from clock "T4" to source register is 7.762 ns
                Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'
                Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X8_Y17_N1; Fanout = 4; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1]'
                Info: Total cell delay = 2.186 ns ( 28.16 % )
                Info: Total interconnect delay = 5.576 ns ( 71.84 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "inst6[0]" (data pin = "LDAR", clock pin = "T4") is 0.833 ns
    Info: + Longest pin to register delay is 8.557 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_238; Fanout = 8; PIN Node = 'LDAR'
        Info: 2: + IC(6.475 ns) + CELL(0.607 ns) = 8.557 ns; Loc. = LC_X10_Y16_N5; Fanout = 1; REG Node = 'inst6[0]'
        Info: Total cell delay = 2.082 ns ( 24.33 % )
        Info: Total interconnect delay = 6.475 ns ( 75.67 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "T4" to destination register is 7.761 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'
        Info: 2: + IC(5.575 ns) + CELL(0.711 ns) = 7.761 ns; Loc. = LC_X10_Y16_N5; Fanout = 1; REG Node = 'inst6[0]'
        Info: Total cell delay = 2.186 ns ( 28.17 % )
        Info: Total interconnect delay = 5.575 ns ( 71.83 % )
Info: tco from clock "T4" to destination pin "Q[2]" through register "inst6[2]" is 14.066 ns
    Info: + Longest clock path from clock "T4" to source register is 7.762 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'
        Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X7_Y17_N7; Fanout = 1; REG Node = 'inst6[2]'
        Info: Total cell delay = 2.186 ns ( 28.16 % )
        Info: Total interconnect delay = 5.576 ns ( 71.84 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.080 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y17_N7; Fanout = 1; REG Node = 'inst6[2]'
        Info: 2: + IC(3.956 ns) + CELL(2.124 ns) = 6.080 ns; Loc. = PIN_163; Fanout = 0; PIN Node = 'Q[2]'
        Info: Total cell delay = 2.124 ns ( 34.93 % )
        Info: Total interconnect delay = 3.956 ns ( 65.07 % )
Info: Longest tpd from source pin "B[0]" to destination pin "LED[0]" is 13.334 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 4; PIN Node = 'B[0]'
    Info: 2: + IC(6.093 ns) + CELL(0.575 ns) = 8.137 ns; Loc. = LC_X10_Y16_N0; Fanout = 1; COMB Node = 'inst4[0]~COUT1_80'
    Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 8.745 ns; Loc. = LC_X10_Y16_N1; Fanout = 1; COMB Node = 'inst4[0]~53'
    Info: 4: + IC(2.465 ns) + CELL(2.124 ns) = 13.334 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'LED[0]'
    Info: Total cell delay = 4.776 ns ( 35.82 % )
    Info: Total interconnect delay = 8.558 ns ( 64.18 % )
Info: th for register "inst6[7]" (data pin = "B[7]", clock pin = "T4") is 0.405 ns
    Info: + Longest clock path from clock "T4" to destination register is 7.762 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 16; CLK Node = 'T4'
        Info: 2: + IC(5.576 ns) + CELL(0.711 ns) = 7.762 ns; Loc. = LC_X7_Y17_N4; Fanout = 1; REG Node = 'inst6[7]'
        Info: Total cell delay = 2.186 ns ( 28.16 % )
        Info: Total interconnect delay = 5.576 ns ( 71.84 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.372 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_12; Fanout = 4; PIN Node = 'B[7]'
        Info: 2: + IC(5.296 ns) + CELL(0.607 ns) = 7.372 ns; Loc. = LC_X7_Y17_N4; Fanout = 1; REG Node = 'inst6[7]'
        Info: Total cell delay = 2.076 ns ( 28.16 % )
        Info: Total interconnect delay = 5.296 ns ( 71.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Tue Nov 19 19:04:04 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


