// Seed: 2415622502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15 = id_9;
  logic [7:0] id_16, id_17, id_18;
  assign id_16[-1] = id_18;
  id_19(
      .id_0(id_14), .id_1(1), .id_2(id_10), .id_3(-1), .id_4(-1 < id_4)
  );
  assign id_1[-1] = 1 == 1;
  id_20(
      id_13
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3
);
  always id_5 <= -1;
  assign id_6[-1] = id_6;
  wor id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15 = id_9, id_16, id_17;
  wire id_18;
  module_0 modCall_1 (
      id_6,
      id_16,
      id_17,
      id_18,
      id_18,
      id_13,
      id_17,
      id_10,
      id_11,
      id_17,
      id_18,
      id_15,
      id_15,
      id_12
  );
  wire id_19, id_20, id_21, id_22 = 1;
  assign id_19 = id_9;
  tri id_23, id_24 = -1, id_25;
endmodule
