<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='85' type='bool llvm::R600InstrInfo::isALUInstr(unsigned int Opcode) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='84'>/// \returns true if this \p Opcode represents an ALU instruction.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='420' u='c' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer13MakeALUClauseERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='86' u='c' c='_ZNK12_GLOBAL__N_121R600EmitClauseMarkers5isALUERKN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='133' ll='137' type='bool llvm::R600InstrInfo::isALUInstr(unsigned int Opcode) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='160' u='c' c='_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='239' u='c' c='_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='615' u='c' c='_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='299' u='c' c='_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='72' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='171' u='c' c='_ZN12_GLOBAL__N_118R600PacketizerList17isSoloInstructionERKN4llvm12MachineInstrE'/>
