Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 24 23:39:26 2021
| Host         : DESKTOP-ANS697U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.027       -0.027                      1                30334        0.032        0.000                      0                30334        7.250        0.000                       0                 10674  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.500}      17.000          58.824          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.027       -0.027                      1                28968        0.032        0.000                      0                28968        7.250        0.000                       0                 10674  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.458        0.000                      0                 1366        2.533        0.000                      0                 1366  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.027ns,  Total Violation       -0.027ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.539ns  (logic 10.204ns (61.697%)  route 6.335ns (38.303%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 19.645 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.362    19.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.373    19.561 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[164]_i_1/O
                         net (fo=1, routed)           0.000    19.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[164]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.466    19.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X53Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[164]/C
                         clock pessimism              0.115    19.760    
                         clock uncertainty           -0.257    19.502    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)        0.032    19.534    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[164]
  -------------------------------------------------------------------
                         required time                         19.534    
                         arrival time                         -19.561    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.532ns  (logic 10.197ns (61.681%)  route 6.335ns (38.319%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 19.645 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.362    19.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.366    19.554 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[165]_i_1/O
                         net (fo=1, routed)           0.000    19.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[165]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.466    19.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X53Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[165]/C
                         clock pessimism              0.115    19.760    
                         clock uncertainty           -0.257    19.502    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)        0.075    19.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[165]
  -------------------------------------------------------------------
                         required time                         19.577    
                         arrival time                         -19.554    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.489ns  (logic 10.204ns (61.883%)  route 6.285ns (38.117%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 19.721 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.312    19.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X80Y61         LUT3 (Prop_lut3_I1_O)        0.373    19.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[132]_i_1/O
                         net (fo=1, routed)           0.000    19.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[132]_i_1_n_0
    SLICE_X80Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.542    19.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X80Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[132]/C
                         clock pessimism              0.115    19.836    
                         clock uncertainty           -0.257    19.578    
    SLICE_X80Y61         FDRE (Setup_fdre_C_D)        0.029    19.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[132]
  -------------------------------------------------------------------
                         required time                         19.607    
                         arrival time                         -19.511    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.459ns  (logic 10.204ns (61.996%)  route 6.255ns (38.004%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 19.716 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.282    19.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X59Y56         LUT3 (Prop_lut3_I1_O)        0.373    19.481 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[160]_i_1/O
                         net (fo=1, routed)           0.000    19.481    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[160]_i_1_n_0
    SLICE_X59Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.537    19.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X59Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[160]/C
                         clock pessimism              0.115    19.831    
                         clock uncertainty           -0.257    19.573    
    SLICE_X59Y56         FDRE (Setup_fdre_C_D)        0.031    19.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[160]
  -------------------------------------------------------------------
                         required time                         19.604    
                         arrival time                         -19.481    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.455ns  (logic 10.204ns (62.011%)  route 6.251ns (37.989%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 19.716 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.278    19.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X59Y56         LUT3 (Prop_lut3_I1_O)        0.373    19.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[148]_i_1/O
                         net (fo=1, routed)           0.000    19.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[148]_i_1_n_0
    SLICE_X59Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.537    19.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X59Y56         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[148]/C
                         clock pessimism              0.115    19.831    
                         clock uncertainty           -0.257    19.573    
    SLICE_X59Y56         FDRE (Setup_fdre_C_D)        0.029    19.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[148]
  -------------------------------------------------------------------
                         required time                         19.602    
                         arrival time                         -19.477    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.377ns  (logic 10.204ns (62.306%)  route 6.173ns (37.694%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 19.643 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.200    19.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I1_O)        0.373    19.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[162]_i_1/O
                         net (fo=1, routed)           0.000    19.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[162]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.464    19.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X52Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[162]/C
                         clock pessimism              0.115    19.758    
                         clock uncertainty           -0.257    19.500    
    SLICE_X52Y59         FDRE (Setup_fdre_C_D)        0.031    19.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[162]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -19.399    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[232]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.364ns  (logic 10.204ns (62.356%)  route 6.160ns (37.644%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 19.638 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.187    19.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X52Y66         LUT3 (Prop_lut3_I1_O)        0.373    19.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[232]_i_1/O
                         net (fo=1, routed)           0.000    19.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[232]_i_1_n_0
    SLICE_X52Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.459    19.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X52Y66         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[232]/C
                         clock pessimism              0.115    19.753    
                         clock uncertainty           -0.257    19.495    
    SLICE_X52Y66         FDRE (Setup_fdre_C_D)        0.031    19.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[232]
  -------------------------------------------------------------------
                         required time                         19.526    
                         arrival time                         -19.386    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.369ns  (logic 10.204ns (62.338%)  route 6.165ns (37.662%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 19.643 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.192    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X52Y59         LUT3 (Prop_lut3_I1_O)        0.373    19.391 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[168]_i_1/O
                         net (fo=1, routed)           0.000    19.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[168]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.464    19.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X52Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[168]/C
                         clock pessimism              0.115    19.758    
                         clock uncertainty           -0.257    19.500    
    SLICE_X52Y59         FDRE (Setup_fdre_C_D)        0.031    19.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[168]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.362ns  (logic 10.204ns (62.363%)  route 6.158ns (37.637%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 19.643 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.185    19.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X53Y59         LUT3 (Prop_lut3_I1_O)        0.373    19.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[170]_i_1/O
                         net (fo=1, routed)           0.000    19.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[170]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.464    19.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X53Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[170]/C
                         clock pessimism              0.115    19.758    
                         clock uncertainty           -0.257    19.500    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.031    19.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[170]
  -------------------------------------------------------------------
                         required time                         19.531    
                         arrival time                         -19.384    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.483ns  (logic 10.198ns (61.869%)  route 6.285ns (38.131%))
  Logic Levels:           70  (CARRY4=65 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 19.721 - 17.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.728     3.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.456     3.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[1]_rep__10/Q
                         net (fo=113, routed)         0.534     4.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/B_temp_reg[1]_0
    SLICE_X60Y38         LUT2 (Prop_lut2_I1_O)        0.149     4.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5/O
                         net (fo=86, routed)          0.970     5.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/FSM_onehot_state[2]_i_5_n_0
    SLICE_X58Y36         LUT4 (Prop_lut4_I0_O)        0.358     5.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/N_temp[7]_i_2/O
                         net (fo=3, routed)           0.584     6.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/mont_n[7]
    SLICE_X61Y36         LUT4 (Prop_lut4_I3_O)        0.348     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291/O
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_291_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278/CO[3]
                         net (fo=1, routed)           0.000     6.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_278_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269/CO[3]
                         net (fo=1, routed)           0.000     6.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_269_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260/CO[3]
                         net (fo=1, routed)           0.000     7.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_260_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251/CO[3]
                         net (fo=1, routed)           0.000     7.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_251_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242/CO[3]
                         net (fo=1, routed)           0.000     7.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_242_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233/CO[3]
                         net (fo=1, routed)           0.000     7.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_233_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224/CO[3]
                         net (fo=1, routed)           0.000     7.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_224_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_215_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206/CO[3]
                         net (fo=1, routed)           0.000     7.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_206_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197/CO[3]
                         net (fo=1, routed)           0.000     7.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_197_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_188_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179/CO[3]
                         net (fo=1, routed)           0.000     8.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_179_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_170_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.304 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161/CO[3]
                         net (fo=1, routed)           0.001     8.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_161_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_152_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_143_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134/CO[3]
                         net (fo=1, routed)           0.000     8.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_134_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_125_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116/CO[3]
                         net (fo=1, routed)           0.000     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_116_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000     8.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_107_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98/CO[3]
                         net (fo=1, routed)           0.000     9.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_98_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     9.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_89_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_80_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_71_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000     9.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_62_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_53_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_44_n_0
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.901    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_35_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_26_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_16_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_7_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2/CO[3]
                         net (fo=385, routed)         2.041    12.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6/O
                         net (fo=1, routed)           0.842    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[3]_i_6_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    14.020 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[3]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.134 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[7]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.248 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[11]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[15]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[19]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[23]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[27]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[31]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.932 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[35]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[39]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[43]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.274 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[47]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.388 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[51]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.502 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.502    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[55]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.616 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.616    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[59]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.730 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.730    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[63]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.844 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[67]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[71]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[75]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[79]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[83]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[87]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[91]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[95]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[99]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[103]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[107]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[111]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[115]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[119]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[123]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[127]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4/CO[0]
                         net (fo=128, routed)         1.312    19.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[255]_i_4_n_3
    SLICE_X80Y61         LUT3 (Prop_lut3_I1_O)        0.367    19.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[133]_i_1/O
                         net (fo=1, routed)           0.000    19.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S[133]_i_1_n_0
    SLICE_X80Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.542    19.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X80Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[133]/C
                         clock pessimism              0.115    19.836    
                         clock uncertainty           -0.257    19.578    
    SLICE_X80Y61         FDRE (Setup_fdre_C_D)        0.075    19.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_reg[133]
  -------------------------------------------------------------------
                         required time                         19.653    
                         arrival time                         -19.505    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.703%)  route 0.176ns (54.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.577     0.913    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X30Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[78]/Q
                         net (fo=1, routed)           0.176     1.236    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[77]
    SLICE_X30Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X30Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.010     1.205    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.891%)  route 0.231ns (62.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.549     0.885    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/Q
                         net (fo=1, routed)           0.231     1.257    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[49]
    SLICE_X45Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.818     1.184    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X45Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.070     1.219    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.194%)  route 0.168ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.546     0.882    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X51Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[21]/Q
                         net (fo=2, routed)           0.168     1.178    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[21]
    SLICE_X49Y25         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y25         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)        -0.007     1.137    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.659     0.995    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     1.239    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y101        SRL16E                                       r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.931     1.297    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.602%)  route 0.215ns (60.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.546     0.882    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X51Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[20]/Q
                         net (fo=2, routed)           0.215     1.238    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[20]
    SLICE_X49Y25         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.813     1.179    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y25         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y25         FDRE (Hold_fdre_C_D)         0.047     1.191    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.355%)  route 0.158ns (51.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.545     0.881    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y24         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.148     1.029 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/Q
                         net (fo=1, routed)           0.158     1.187    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[1]
    SLICE_X48Y23         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y23         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)        -0.006     1.139    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.257ns (58.467%)  route 0.183ns (41.533%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X59Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[147]/Q
                         net (fo=15, routed)          0.183     1.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/p_0_in[145]
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.282 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp[146]_i_2/O
                         net (fo=1, routed)           0.000     1.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp[146]_i_2_n_0
    SLICE_X59Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     1.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[146]_i_1/O
                         net (fo=1, routed)           0.000     1.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp2_out[146]
    SLICE_X59Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/clk
    SLICE_X59Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[146]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.105     1.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Mont_multiplier/S_temp_reg[146]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.578     0.914    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y26         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.242     1.296    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.843     1.209    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y26         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.237    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.578     0.914    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y26         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.242     1.296    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.843     1.209    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y26         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.237    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.578     0.914    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y26         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=103, routed)         0.242     1.296    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X30Y26         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.843     1.209    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y26         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.237    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X4Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X4Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.000      14.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         17.000      16.000     SLICE_X84Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         17.000      16.000     SLICE_X88Y23    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         17.000      16.000     SLICE_X88Y23    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         17.000      16.000     SLICE_X88Y23    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         17.000      16.000     SLICE_X88Y23    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X22Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y51    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y50    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y50    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/x_h_reg[229]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 0.580ns (5.037%)  route 10.934ns (94.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.642 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.568    14.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[0]_rep__11_0
    SLICE_X48Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/x_h_reg[229]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.463    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X48Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/x_h_reg[229]/C
                         clock pessimism              0.129    19.771    
                         clock uncertainty           -0.257    19.513    
    SLICE_X48Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/x_h_reg[229]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 0.580ns (5.039%)  route 10.929ns (94.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.642 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.564    14.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X49Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.463    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]/C
                         clock pessimism              0.129    19.771    
                         clock uncertainty           -0.257    19.513    
    SLICE_X49Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][8]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 0.580ns (5.039%)  route 10.929ns (94.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.642 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.564    14.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X49Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.463    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/C
                         clock pessimism              0.129    19.771    
                         clock uncertainty           -0.257    19.513    
    SLICE_X49Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 0.580ns (5.039%)  route 10.929ns (94.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 19.642 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.564    14.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X49Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.463    19.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]/C
                         clock pessimism              0.129    19.771    
                         clock uncertainty           -0.257    19.513    
    SLICE_X49Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[231]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 0.580ns (5.044%)  route 10.919ns (94.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 19.639 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.554    14.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[0]_rep__11_0
    SLICE_X49Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[231]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.460    19.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X49Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[231]/C
                         clock pessimism              0.129    19.768    
                         clock uncertainty           -0.257    19.510    
    SLICE_X49Y75         FDCE (Recov_fdce_C_CLR)     -0.405    19.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[231]
  -------------------------------------------------------------------
                         required time                         19.105    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[232]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 0.580ns (5.044%)  route 10.919ns (94.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 19.639 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.554    14.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_current_state_reg[0]_rep__11_0
    SLICE_X49Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[232]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.460    19.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X49Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[232]/C
                         clock pessimism              0.129    19.768    
                         clock uncertainty           -0.257    19.510    
    SLICE_X49Y75         FDCE (Recov_fdce_C_CLR)     -0.405    19.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_h_reg[232]
  -------------------------------------------------------------------
                         required time                         19.105    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.328ns  (logic 0.580ns (5.120%)  route 10.748ns (94.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 19.631 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.382    14.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X51Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.452    19.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]/C
                         clock pessimism              0.129    19.760    
                         clock uncertainty           -0.257    19.502    
    SLICE_X51Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][13]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.328ns  (logic 0.580ns (5.120%)  route 10.748ns (94.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 19.631 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.382    14.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X51Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.452    19.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]/C
                         clock pessimism              0.129    19.760    
                         clock uncertainty           -0.257    19.502    
    SLICE_X51Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][9]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.328ns  (logic 0.580ns (5.120%)  route 10.748ns (94.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 19.631 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.382    14.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X51Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.452    19.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][11]/C
                         clock pessimism              0.129    19.760    
                         clock uncertainty           -0.257    19.502    
    SLICE_X51Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][11]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  4.633    

Slack (MET) :             4.633ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.328ns  (logic 0.580ns (5.120%)  route 10.748ns (94.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 19.631 - 17.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          5.365     8.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.124     9.082 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        5.382    14.465    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X51Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       1.452    19.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]/C
                         clock pessimism              0.129    19.760    
                         clock uncertainty           -0.257    19.502    
    SLICE_X51Y72         FDCE (Recov_fdce_C_CLR)     -0.405    19.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][13]
  -------------------------------------------------------------------
                         required time                         19.097    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  4.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.533ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.186ns (7.006%)  route 2.469ns (92.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.197     3.629    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X89Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X89Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[7]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X89Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.537ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.186ns (6.994%)  route 2.473ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.201     3.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X88Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.186ns (6.994%)  route 2.473ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.201     3.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X88Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.186ns (6.994%)  route 2.473ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.201     3.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X88Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[3]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.186ns (6.994%)  route 2.473ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.201     3.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X88Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[4]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.186ns (6.994%)  route 2.473ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.201     3.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X88Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[5]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.186ns (6.994%)  route 2.473ns (93.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.201     3.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X88Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[6]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X88Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.186ns (6.927%)  route 2.499ns (93.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.227     3.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X86Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X86Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X86Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.186ns (6.927%)  route 2.499ns (93.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.227     3.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X86Y34         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X86Y34         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X86Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.186ns (6.957%)  route 2.488ns (93.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=36, routed)          2.272     3.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X88Y34         LUT1 (Prop_lut1_I0_O)        0.045     3.432 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2441, routed)        0.215     3.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]_0
    SLICE_X88Y36         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10675, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X88Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X88Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  2.551    





