   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"misc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	NVIC_PriorityGroupConfig
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_PriorityGroupConfig:
  24              	.LFB110:
  25              		.file 1 "../STM32F4xx_StdPeriph_Driver/src/misc.c"
   1:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /**
   2:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   ******************************************************************************
   3:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @file    misc.c
   4:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @author  MCD Application Team
   5:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @version V1.0.0
   6:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @date    30-September-2011
   7:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @brief   This file provides all the miscellaneous firmware functions (add-on
   8:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *          to CMSIS functions).
   9:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *          
  10:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *  @verbatim   
  11:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                               
  12:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *          ===================================================================      
  13:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                        How to configure Interrupts using driver 
  14:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *          ===================================================================      
  15:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * 
  16:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *            This section provide functions allowing to configure the NVIC interrupts (IRQ).
  17:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *            The Cortex-M4 exceptions are managed by CMSIS functions.
  18:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  19:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *            1. Configure the NVIC Priority Grouping using NVIC_PriorityGroupConfig()
  20:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                function according to the following table.
  21:../STM32F4xx_StdPeriph_Driver/src/misc.c ****  
  22:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *  The table below gives the allowed values of the pre-emption priority and subpriority according
  23:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *  to the Priority Grouping configuration performed by NVIC_PriorityGroupConfig function
  24:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *    ============================================================================================
  25:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *      NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |  
  26:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *    ============================================================================================
  27:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     NVIC_PriorityGroup_0  |                0                  |            0-15             | 0
  28:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                           |                                   |                             | 4
  29:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  30:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     NVIC_PriorityGroup_1  |                0-1                |            0-7              | 1
  31:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                           |                                   |                             | 3
  32:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  33:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     NVIC_PriorityGroup_2  |                0-3                |            0-3              | 2
  34:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                           |                                   |                             | 2
  35:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  36:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     NVIC_PriorityGroup_3  |                0-7                |            0-1              | 3
  37:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                           |                                   |                             | 1
  38:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *    --------------------------------------------------------------------------------------------
  39:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     NVIC_PriorityGroup_4  |                0-15               |            0                | 4
  40:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                           |                                   |                             | 0
  41:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *    ============================================================================================
  42:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  43:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *            2. Enable and Configure the priority of the selected IRQ Channels using NVIC_Init() 
  44:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  45:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @note  When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  46:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *        The pending IRQ priority will be managed only by the subpriority.
  47:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  48:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @note  IRQ priority order (sorted by highest to lowest priority):
  49:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *         - Lowest pre-emption priority
  50:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *         - Lowest subpriority
  51:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *         - Lowest hardware priority (IRQ number)
  52:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  53:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *  @endverbatim
  54:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  55:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   ******************************************************************************
  56:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @attention
  57:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  58:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  59:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  60:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  61:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  62:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  63:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  64:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *
  65:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  66:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   ******************************************************************************
  67:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
  68:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
  69:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /* Includes ------------------------------------------------------------------*/
  70:../STM32F4xx_StdPeriph_Driver/src/misc.c **** #include "misc.h"
  71:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
  72:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  73:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @{
  74:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
  75:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
  76:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /** @defgroup MISC 
  77:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @brief MISC driver modules
  78:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @{
  79:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
  80:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
  81:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /* Private typedef -----------------------------------------------------------*/
  82:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /* Private define ------------------------------------------------------------*/
  83:../STM32F4xx_StdPeriph_Driver/src/misc.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
  84:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
  85:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /* Private macro -------------------------------------------------------------*/
  86:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /* Private variables ---------------------------------------------------------*/
  87:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /* Private function prototypes -----------------------------------------------*/
  88:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /* Private functions ---------------------------------------------------------*/
  89:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
  90:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /** @defgroup MISC_Private_Functions
  91:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @{
  92:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
  93:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
  94:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /**
  95:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @brief  Configures the priority grouping: pre-emption priority and subpriority.
  96:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @param  NVIC_PriorityGroup: specifies the priority grouping bits length. 
  97:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *   This parameter can be one of the following values:
  98:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_PriorityGroup_0: 0 bits for pre-emption priority
  99:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                                4 bits for subpriority
 100:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_PriorityGroup_1: 1 bits for pre-emption priority
 101:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                                3 bits for subpriority
 102:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_PriorityGroup_2: 2 bits for pre-emption priority
 103:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                                2 bits for subpriority
 104:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_PriorityGroup_3: 3 bits for pre-emption priority
 105:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                                1 bits for subpriority
 106:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
 107:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *                                0 bits for subpriority
 108:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
 109:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *         The pending IRQ priority will be managed only by the subpriority. 
 110:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @retval None
 111:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
 112:../STM32F4xx_StdPeriph_Driver/src/misc.c **** void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
 113:../STM32F4xx_StdPeriph_Driver/src/misc.c **** {
  26              		.loc 1 113 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31              	.LVL0:
 114:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   /* Check the parameters */
 115:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
 116:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   
 117:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
 118:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
  32              		.loc 1 118 0
  33 0000 40F0BF60 		orr	r0, r0, #100139008
  34              	.LVL1:
  35 0004 40F40030 		orr	r0, r0, #131072
  36 0008 014B     		ldr	r3, .L2
  37 000a D860     		str	r0, [r3, #12]
  38 000c 7047     		bx	lr
  39              	.L3:
  40 000e 00BF     		.align	2
  41              	.L2:
  42 0010 00ED00E0 		.word	-536810240
  43              		.cfi_endproc
  44              	.LFE110:
  46              		.align	2
  47              		.global	NVIC_Init
  48              		.thumb
  49              		.thumb_func
  51              	NVIC_Init:
  52              	.LFB111:
 119:../STM32F4xx_StdPeriph_Driver/src/misc.c **** }
 120:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
 121:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /**
 122:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @brief  Initializes the NVIC peripheral according to the specified
 123:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *         parameters in the NVIC_InitStruct.
 124:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 125:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *         function should be called before. 
 126:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
 127:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *         the configuration information for the specified NVIC peripheral.
 128:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @retval None
 129:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
 130:../STM32F4xx_StdPeriph_Driver/src/misc.c **** void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
 131:../STM32F4xx_StdPeriph_Driver/src/misc.c **** {
  53              		.loc 1 131 0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57              		@ link register save eliminated.
  58              	.LVL2:
  59 0014 10B4     		push	{r4}
  60              		.cfi_def_cfa_offset 4
  61              		.cfi_offset 4, -4
  62              	.LVL3:
 132:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 133:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   
 134:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   /* Check the parameters */
 135:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
 136:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
 137:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
 138:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     
 139:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  63              		.loc 1 139 0
  64 0016 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
  65 0018 1BB3     		cbz	r3, .L5
 140:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   {
 141:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     /* Compute the Corresponding IRQ Priority --------------------------------*/    
 142:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
  66              		.loc 1 142 0
  67 001a 194B     		ldr	r3, .L7
  68 001c DB68     		ldr	r3, [r3, #12]
  69 001e DB43     		mvns	r3, r3
  70 0020 C3F30223 		ubfx	r3, r3, #8, #3
  71              	.LVL4:
 143:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     tmppre = (0x4 - tmppriority);
  72              		.loc 1 143 0
  73 0024 C3F10402 		rsb	r2, r3, #4
  74 0028 D2B2     		uxtb	r2, r2
  75              	.LVL5:
 144:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     tmpsub = tmpsub >> tmppriority;
  76              		.loc 1 144 0
  77 002a 0F21     		movs	r1, #15
  78 002c 41FA03F3 		asr	r3, r1, r3
  79              	.LVL6:
 145:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
 146:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
  80              		.loc 1 146 0
  81 0030 4178     		ldrb	r1, [r0, #1]	@ zero_extendqisi2
  82 0032 01FA02F2 		lsl	r2, r1, r2
  83              	.LVL7:
  84 0036 D2B2     		uxtb	r2, r2
  85              	.LVL8:
 147:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
  86              		.loc 1 147 0
  87 0038 8478     		ldrb	r4, [r0, #2]	@ zero_extendqisi2
  88 003a 03EA0401 		and	r1, r3, r4
  89 003e 1143     		orrs	r1, r1, r2
  90              	.LVL9:
 148:../STM32F4xx_StdPeriph_Driver/src/misc.c ****         
 149:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     tmppriority = tmppriority << 0x04;
  91              		.loc 1 149 0
  92 0040 0901     		lsls	r1, r1, #4
  93              	.LVL10:
  94 0042 C9B2     		uxtb	r1, r1
  95              	.LVL11:
 150:../STM32F4xx_StdPeriph_Driver/src/misc.c ****         
 151:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
  96              		.loc 1 151 0
  97 0044 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
  98 0046 0F4B     		ldr	r3, .L7+4
  99              	.LVL12:
 100 0048 1A44     		add	r2, r2, r3
 101 004a 82F80013 		strb	r1, [r2, #768]
 152:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     
 153:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     /* Enable the Selected IRQ Channels --------------------------------------*/
 154:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 102              		.loc 1 154 0
 103 004e 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 104 0050 5109     		lsrs	r1, r2, #5
 105              	.LVL13:
 155:../STM32F4xx_StdPeriph_Driver/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 106              		.loc 1 155 0
 107 0052 02F01F02 		and	r2, r2, #31
 108 0056 0120     		movs	r0, #1
 109              	.LVL14:
 110 0058 00FA02F2 		lsl	r2, r0, r2
 154:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 111              		.loc 1 154 0
 112 005c 43F82120 		str	r2, [r3, r1, lsl #2]
 113 0060 0AE0     		b	.L4
 114              	.LVL15:
 115              	.L5:
 156:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   }
 157:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   else
 158:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   {
 159:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     /* Disable the Selected IRQ Channels -------------------------------------*/
 160:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 116              		.loc 1 160 0
 117 0062 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 118 0064 5909     		lsrs	r1, r3, #5
 161:../STM32F4xx_StdPeriph_Driver/src/misc.c ****       (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 119              		.loc 1 161 0
 120 0066 03F01F03 		and	r3, r3, #31
 121 006a 0122     		movs	r2, #1
 122 006c 02FA03F3 		lsl	r3, r2, r3
 160:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 123              		.loc 1 160 0
 124 0070 2031     		adds	r1, r1, #32
 125 0072 044A     		ldr	r2, .L7+4
 126 0074 42F82130 		str	r3, [r2, r1, lsl #2]
 127              	.LVL16:
 128              	.L4:
 162:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   }
 163:../STM32F4xx_StdPeriph_Driver/src/misc.c **** }
 129              		.loc 1 163 0
 130 0078 5DF8044B 		ldr	r4, [sp], #4
 131 007c 7047     		bx	lr
 132              	.L8:
 133 007e 00BF     		.align	2
 134              	.L7:
 135 0080 00ED00E0 		.word	-536810240
 136 0084 00E100E0 		.word	-536813312
 137              		.cfi_endproc
 138              	.LFE111:
 140              		.align	2
 141              		.global	NVIC_SetVectorTable
 142              		.thumb
 143              		.thumb_func
 145              	NVIC_SetVectorTable:
 146              	.LFB112:
 164:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
 165:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /**
 166:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @brief  Sets the vector table location and Offset.
 167:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @param  NVIC_VectTab: specifies if the vector table is in RAM or FLASH memory.
 168:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *   This parameter can be one of the following values:
 169:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_VectTab_RAM: Vector Table in internal SRAM.
 170:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
 171:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
 172:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @retval None
 173:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
 174:../STM32F4xx_StdPeriph_Driver/src/misc.c **** void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
 175:../STM32F4xx_StdPeriph_Driver/src/misc.c **** { 
 147              		.loc 1 175 0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 152              	.LVL17:
 176:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   /* Check the parameters */
 177:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
 178:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_NVIC_OFFSET(Offset));  
 179:../STM32F4xx_StdPeriph_Driver/src/misc.c ****    
 180:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 153              		.loc 1 180 0
 154 0088 21F06041 		bic	r1, r1, #-536870912
 155              	.LVL18:
 156 008c 21F07F01 		bic	r1, r1, #127
 157 0090 0843     		orrs	r0, r0, r1
 158              	.LVL19:
 159 0092 014B     		ldr	r3, .L10
 160 0094 9860     		str	r0, [r3, #8]
 161 0096 7047     		bx	lr
 162              	.L11:
 163              		.align	2
 164              	.L10:
 165 0098 00ED00E0 		.word	-536810240
 166              		.cfi_endproc
 167              	.LFE112:
 169              		.align	2
 170              		.global	NVIC_SystemLPConfig
 171              		.thumb
 172              		.thumb_func
 174              	NVIC_SystemLPConfig:
 175              	.LFB113:
 181:../STM32F4xx_StdPeriph_Driver/src/misc.c **** }
 182:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
 183:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /**
 184:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @brief  Selects the condition for the system to enter low power mode.
 185:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @param  LowPowerMode: Specifies the new mode for the system to enter low power mode.
 186:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *   This parameter can be one of the following values:
 187:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_LP_SEVONPEND: Low Power SEV on Pend.
 188:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_LP_SLEEPDEEP: Low Power DEEPSLEEP request.
 189:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
 190:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
 191:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @retval None
 192:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
 193:../STM32F4xx_StdPeriph_Driver/src/misc.c **** void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
 194:../STM32F4xx_StdPeriph_Driver/src/misc.c **** {
 176              		.loc 1 194 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 181              	.LVL20:
 195:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   /* Check the parameters */
 196:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_NVIC_LP(LowPowerMode));
 197:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));  
 198:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   
 199:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   if (NewState != DISABLE)
 182              		.loc 1 199 0
 183 009c 21B1     		cbz	r1, .L13
 200:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   {
 201:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     SCB->SCR |= LowPowerMode;
 184              		.loc 1 201 0
 185 009e 054B     		ldr	r3, .L15
 186 00a0 1A69     		ldr	r2, [r3, #16]
 187 00a2 1043     		orrs	r0, r0, r2
 188              	.LVL21:
 189 00a4 1861     		str	r0, [r3, #16]
 190 00a6 7047     		bx	lr
 191              	.LVL22:
 192              	.L13:
 202:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   }
 203:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   else
 204:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   {
 205:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 193              		.loc 1 205 0
 194 00a8 024B     		ldr	r3, .L15
 195 00aa 1A69     		ldr	r2, [r3, #16]
 196 00ac 22EA0000 		bic	r0, r2, r0
 197              	.LVL23:
 198 00b0 1861     		str	r0, [r3, #16]
 199 00b2 7047     		bx	lr
 200              	.L16:
 201              		.align	2
 202              	.L15:
 203 00b4 00ED00E0 		.word	-536810240
 204              		.cfi_endproc
 205              	.LFE113:
 207              		.align	2
 208              		.global	SysTick_CLKSourceConfig
 209              		.thumb
 210              		.thumb_func
 212              	SysTick_CLKSourceConfig:
 213              	.LFB114:
 206:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   }
 207:../STM32F4xx_StdPeriph_Driver/src/misc.c **** }
 208:../STM32F4xx_StdPeriph_Driver/src/misc.c **** 
 209:../STM32F4xx_StdPeriph_Driver/src/misc.c **** /**
 210:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @brief  Configures the SysTick clock source.
 211:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @param  SysTick_CLKSource: specifies the SysTick clock source.
 212:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *   This parameter can be one of the following values:
 213:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
 214:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
 215:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   * @retval None
 216:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   */
 217:../STM32F4xx_StdPeriph_Driver/src/misc.c **** void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
 218:../STM32F4xx_StdPeriph_Driver/src/misc.c **** {
 214              		.loc 1 218 0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 219              	.LVL24:
 219:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   /* Check the parameters */
 220:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
 221:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 220              		.loc 1 221 0
 221 00b8 0428     		cmp	r0, #4
 222 00ba 05D1     		bne	.L18
 222:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   {
 223:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     SysTick->CTRL |= SysTick_CLKSource_HCLK;
 223              		.loc 1 223 0
 224 00bc 054B     		ldr	r3, .L20
 225 00be 1A68     		ldr	r2, [r3]
 226 00c0 42F00402 		orr	r2, r2, #4
 227 00c4 1A60     		str	r2, [r3]
 228 00c6 7047     		bx	lr
 229              	.L18:
 224:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   }
 225:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   else
 226:../STM32F4xx_StdPeriph_Driver/src/misc.c ****   {
 227:../STM32F4xx_StdPeriph_Driver/src/misc.c ****     SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 230              		.loc 1 227 0
 231 00c8 024B     		ldr	r3, .L20
 232 00ca 1A68     		ldr	r2, [r3]
 233 00cc 22F00402 		bic	r2, r2, #4
 234 00d0 1A60     		str	r2, [r3]
 235 00d2 7047     		bx	lr
 236              	.L21:
 237              		.align	2
 238              	.L20:
 239 00d4 10E000E0 		.word	-536813552
 240              		.cfi_endproc
 241              	.LFE114:
 243              	.Letext0:
 244              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q2\\arm-none-eabi\\include\\mach
 245              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q2\\arm-none-eabi\\include\\stdi
 246              		.file 4 "C:\\Users\\Filip\\Git\\STM32F4Discovery\\Eclipse\\StepDownConverter\\CMSIS\\Include/core_
 247              		.file 5 "C:\\Users\\Filip\\Git\\STM32F4Discovery\\Eclipse\\StepDownConverter\\STM32F4xx\\Include/s
 248              		.file 6 "C:\\Users\\Filip\\Git\\STM32F4Discovery\\Eclipse\\StepDownConverter\\STM32F4xx_StdPeriph_
DEFINED SYMBOLS
                            *ABS*:00000000 misc.c
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:18     .text:00000000 $t
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:23     .text:00000000 NVIC_PriorityGroupConfig
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:42     .text:00000010 $d
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:46     .text:00000014 $t
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:51     .text:00000014 NVIC_Init
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:135    .text:00000080 $d
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:140    .text:00000088 $t
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:145    .text:00000088 NVIC_SetVectorTable
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:165    .text:00000098 $d
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:169    .text:0000009c $t
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:174    .text:0000009c NVIC_SystemLPConfig
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:203    .text:000000b4 $d
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:207    .text:000000b8 $t
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:212    .text:000000b8 SysTick_CLKSourceConfig
C:\Users\Filip\AppData\Local\Temp\cc4dA5yL.s:239    .text:000000d4 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.1c01c98cf54d5aaab4df87c6bb476f00
                           .group:00000000 wm4.stm32f4xx.h.48.ab6cfc2433f704442c75c2d67f633280
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4._default_types.h.15.8b2cb27e528498f8ff711db085d6e489
                           .group:00000000 wm4.stdint.h.20.796e373797e732130a803d4c0338fa1b
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.288.7f55b1a1f5e5bad6ffa2308f97f537d1
                           .group:00000000 wm4.stm32f4xx_conf.h.24.a762e2483b8e31b68046e44b31e1d406
                           .group:00000000 wm4.stm32f4xx_adc.h.102.2061aa73008746f3c2cc6ce8f635cad3
                           .group:00000000 wm4.stm32f4xx_can.h.25.87f18ca48b2692d39f76e87b1f07c953
                           .group:00000000 wm4.stm32f4xx_cryp.h.25.db1951c06ee684df97ea3a11aba6cb51
                           .group:00000000 wm4.stm32f4xx_dac.h.25.c43557a6416ea4dfa986c1209c2558d6
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.24.7aedfdcf091890b5cb96019bd29a2bfc
                           .group:00000000 wm4.stm32f4xx_dcmi.h.24.64883d9be802a535b1d7770d14da73e0
                           .group:00000000 wm4.stm32f4xx_dma.h.25.c1fa1d44ae0bc9c2b3a0d1d355d8c1e6
                           .group:00000000 wm4.stm32f4xx_exti.h.25.620998268d5d3d9042a8297fbe07d507
                           .group:00000000 wm4.stm32f4xx_flash.h.25.65d4f351b72ee41355279f70305f361a
                           .group:00000000 wm4.stm32f4xx_fsmc.h.25.b907ac7bd9bec46e02d06b137d53cfd8
                           .group:00000000 wm4.stm32f4xx_hash.h.25.633fb84f031cf2ab1bd834e536716dfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.25.5bd1d790d742a307b55aea5fa8fcdae8
                           .group:00000000 wm4.stm32f4xx_i2c.h.25.8fcdb817a00a67d4624d79bab0d9275f
                           .group:00000000 wm4.stm32f4xx_iwdg.h.25.3013e8d2058415cb9d51af77f748a146
                           .group:00000000 wm4.stm32f4xx_pwr.h.25.41ffcb5dc896ed2d26edf4d9bbbfbe6f
                           .group:00000000 wm4.stm32f4xx_rcc.h.24.a10ec6e94989efb0f8f7f56448e9bb60
                           .group:00000000 wm4.stm32f4xx_rng.h.25.cdb5c5c07de6a48aedfde608da3f447e
                           .group:00000000 wm4.stm32f4xx_rtc.h.25.4809a79ad46ad97b4a01e735a96738eb
                           .group:00000000 wm4.stm32f4xx_sdio.h.25.406302aabae34eada94e5f2cde635a3e
                           .group:00000000 wm4.stm32f4xx_spi.h.25.980a9e96afe182c8b9cb91058a0693d6
                           .group:00000000 wm4.stm32f4xx_syscfg.h.25.9d5caab5677661b69e959531364e23d7
                           .group:00000000 wm4.stm32f4xx_tim.h.25.948f7fc943f34bd206e29758e77ee0a2
                           .group:00000000 wm4.stm32f4xx_usart.h.25.32a7aeff79714f90f8c4da45bf79808c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.25.09d70b7849c6894ddf1e83c8e86b70e1
                           .group:00000000 wm4.stm32f4xx.h.6972.f31ddedd83a17c461a3fab76f77123cb
                           .group:00000000 wm4.misc.h.80.738aeeb1a04362df829892c9dd922afe

NO UNDEFINED SYMBOLS
