{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4823, "design__instance__area": 33109.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 50, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.002183555392548442, "power__switching__total": 0.0010807776125147939, "power__leakage__total": 3.750272625779871e-08, "power__total": 0.003264370607212186, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.44541480098308034, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4538960724638148, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2945891391985455, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.17943791405075, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 31, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 50, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6005177636244076, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6152923900093692, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.820327828884429, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.734103798528266, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 50, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.38198925659353145, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3881494402421885, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10625145508609281, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.783788389709164, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 36, "design__max_fanout_violation__count": 50, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3781189635090776, "clock__skew__worst_setup": 0.38363771578711653, "timing__hold__ws": 0.10475315356083506, "timing__setup__ws": 3.513813339751903, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.58 310.3", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 92959.7, "design__core__area": 83157.3, "design__instance__count__stdcell": 4823, "design__instance__area__stdcell": 33109.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.398152, "design__instance__utilization__stdcell": 0.398152, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 84, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2267, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5907, "design__instance__count__class:tap_cell": 1188, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8652307, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 83545.1, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 751, "design__instance__count__class:clock_buffer": 69, "design__instance__count__class:clock_inverter": 42, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 183, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 14, "design__instance__count__class:antenna_cell": 14, "route__net": 3601, "route__net__special": 2, "route__drc_errors__iter:1": 1472, "route__wirelength__iter:1": 93846, "route__drc_errors__iter:2": 795, "route__wirelength__iter:2": 93310, "route__drc_errors__iter:3": 722, "route__wirelength__iter:3": 93218, "route__drc_errors__iter:4": 79, "route__wirelength__iter:4": 93018, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 93000, "route__drc_errors": 0, "route__wirelength": 93000, "route__vias": 24996, "route__vias__singlecut": 24996, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 486.08, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 54, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 54, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 54, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 50, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4399517819024538, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.44754115569113107, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2919332636039239, "timing__setup__ws__corner:min_tt_025C_1v80": 9.236871973185005, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 54, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 18, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 50, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.591323562408247, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6044185323317494, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8156837658410789, "timing__setup__ws__corner:min_ss_100C_1v60": 3.955606620881808, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 54, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 50, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3781189635090776, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.38363771578711653, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10475315356083506, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.823524605151945, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 54, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 50, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.45213470358543206, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.46149949057415074, "timing__hold__ws__corner:max_tt_025C_1v80": 0.29674485930642813, "timing__setup__ws__corner:max_tt_025C_1v80": 9.11339296489397, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 54, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 36, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 50, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6123278724051728, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6282267106566647, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8240228732594894, "timing__setup__ws__corner:max_ss_100C_1v60": 3.513813339751903, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 54, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 50, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.38637905080147555, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3932145276239595, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10801515543289318, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.737963711027145, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 54, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 54, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79937, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79991, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000631959, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000647982, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.83941e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000647982, "design_powergrid__voltage__worst": 0.000647982, "design_powergrid__voltage__worst__net:VPWR": 1.79937, "design_powergrid__drop__worst": 0.000647982, "design_powergrid__drop__worst__net:VPWR": 0.000631959, "design_powergrid__voltage__worst__net:VGND": 0.000647982, "design_powergrid__drop__worst__net:VGND": 0.000647982, "ir__voltage__worst": 1.8, "ir__drop__avg": 8.98e-05, "ir__drop__worst": 0.000632, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}