# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 0.000128 512 0.053 970 102400 13.8023 4.28582 64.8301 129.34 212.479 212.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 0.000128 512 0.053 970 105984 13.7066 4.31766 79.7154 130.159 228.115 228.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 0.000128 512 0.053 970 102400 14.0612 4.33152 81.311 130.82 230.75 230.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 0.000128 512 0.053 970 98304 13.8428 4.22595 72.8126 127.99 219.098 219.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 0.000128 512 0.053 970 102400 13.7647 4.28835 75.2044 129.145 222.615 222.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 0.000128 512 0.053 970 100352 14.0934 4.31072 76.1905 130.151 224.968 225.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 0.000128 512 0.053 970 99840 13.9496 4.28387 75.9595 129.035 223.452 223.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 0.000128 512 0.053 970 98304 13.6554 4.17898 74.1148 126.605 218.777 218.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 0.000128 512 0.053 970 86016 14.1252 4.07341 66.6122 124.037 209.065 209.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 0.000128 512 0.053 970 102400 13.7843 4.28851 83.9363 129.089 231.32 231.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 0.000128 512 0.053 970 81920 13.9562 3.97942 80.4355 121.321 219.912 220.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 560 0.000128 512 0.053 975 104448 13.8545 4.32947 65.9693 130.804 215.188 215.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 560 0.000128 512 0.053 975 104960 13.8677 4.33859 67.8531 130.811 217.094 217.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 0.000128 512 0.053 975 104448 13.7899 4.30362 67.0595 130.126 215.503 215.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 0.000128 512 0.053 975 103936 13.8543 4.31658 67.548 130.148 216.089 216.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 0.000128 512 0.053 975 102400 13.8192 4.28237 69.2776 129.45 217.05 217.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 0.000128 512 0.053 975 101376 14.0273 4.31984 77.7306 130.143 226.439 226.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 0.000128 512 0.053 975 102400 14.0352 4.33152 76.9898 130.726 226.303 226.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 0.000128 512 0.053 975 98304 13.8462 4.2273 80.6467 128.094 227.031 227.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 0.000128 512 0.053 975 102400 13.7675 4.29088 82.1285 129.142 229.551 229.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 0.000128 512 0.053 975 100352 14.0902 4.31104 80.9842 130.188 229.797 229.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 0.000128 512 0.053 975 99840 13.9679 4.28605 80.2916 129.147 227.914 228.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 0.000128 512 0.053 975 98304 13.6603 4.17437 77.1593 126.759 221.97 222.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 0.000128 512 0.053 975 86016 14.13 4.0719 77.2891 123.953 219.669 219.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 0.000128 512 0.053 975 102400 13.7757 4.29056 91.6394 129.217 239.144 239.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 0.000128 512 0.053 975 81920 13.953 3.97722 70.7837 121.253 210.186 210.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 560 0.000128 512 0.053 980 106496 13.7421 4.32989 64.2835 130.805 213.382 213.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 0.000128 512 0.053 980 104960 13.8656 4.3417 71.2415 130.702 220.372 220.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 0.000128 512 0.053 980 104448 13.7869 4.30746 67.6468 130.126 216.088 216.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 0.000128 512 0.053 980 103936 13.8667 4.31491 69.9437 130.011 218.355 218.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 0.000128 512 0.053 980 102400 13.7963 4.2831 66.4456 129.45 214.189 214.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 0.000128 512 0.053 980 101376 14.0386 4.31923 81.9719 130.146 230.701 230.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 0.000128 512 0.053 980 101376 14.0228 4.31437 59.5148 130.084 208.159 208.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 0.000128 512 0.053 980 102400 14.0456 4.33738 79.9918 130.855 229.448 229.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 0.000128 512 0.053 980 102400 14.025 4.32947 58.2442 130.781 207.6 207.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 0.000128 512 0.053 980 98304 13.8357 4.2257 73.514 127.989 219.788 219.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 0.000128 512 0.053 980 86016 14.1309 4.07962 49.8548 123.912 192.195 192.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 0.000128 512 0.053 980 102400 13.7621 4.28992 78.6721 129.143 226.09 226.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 0.000128 512 0.053 980 102400 13.7878 4.28675 57.8751 129.108 205.278 205.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 0.000128 512 0.053 980 100352 14.102 4.31104 96.017 130.052 244.711 244.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 0.000128 512 0.053 980 86016 14.3553 4.11402 59.1421 125.33 203.159 203.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 0.000128 512 0.053 980 99840 13.9502 4.2879 92.3825 129.134 239.979 240.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 0.000128 512 0.053 980 92160 13.6546 4.08051 61.6389 124.088 203.684 203.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 0.000128 512 0.053 980 98304 13.6507 4.17594 89.6729 126.743 234.465 234.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 0.000128 512 0.053 980 81920 13.9562 3.97939 55.9472 121.236 195.345 195.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 0.000128 512 0.053 980 86016 14.1348 4.07546 71.0014 123.953 213.382 213.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 0.000128 512 0.053 980 73728 13.6813 3.82902 48.5853 115.795 182.107 182.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 0.000128 512 0.053 980 102400 13.7715 4.28874 85.6764 129.09 233.042 233.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 0.000128 512 0.053 980 76800 14.2771 3.96288 52.7819 120.665 191.902 192.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 560 0.000128 512 0.053 984 104448 13.8579 4.33146 63.4971 130.789 212.69 212.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 0.000128 512 0.053 984 104960 13.8772 4.33933 68.9652 130.81 218.214 218.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 0.000128 512 0.053 984 101376 13.9908 4.30944 65.1684 130.126 213.817 213.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 0.000128 512 0.053 984 98304 13.8623 4.22566 45.5049 128.079 191.889 192.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 0.000128 512 0.053 984 103936 13.8495 4.31514 77.0451 130.041 225.476 225.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 0.000128 512 0.053 984 100352 14.1028 4.30797 50.5225 130.185 199.344 199.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 0.000128 512 0.053 984 102400 13.8059 4.28301 72.398 129.45 220.159 220.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 0.000128 512 0.053 984 98304 13.6594 4.17178 48.9241 126.731 193.708 193.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 0.000128 512 0.053 984 101376 14.0345 4.32058 80.1931 130.019 228.786 228.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 0.000128 512 0.053 984 101376 14.0094 4.31024 58.5175 130.203 207.265 207.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 0.000128 512 0.053 984 102400 14.0465 4.33341 76.5253 130.723 225.85 226.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 0.000128 512 0.053 984 102400 14.0435 4.33344 57.5378 130.782 206.925 207.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 0.000128 512 0.053 984 98304 13.8343 4.22317 93.4554 128.083 239.816 239.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 0.000128 512 0.053 984 86016 14.134 4.07347 56.8248 123.934 199.182 199.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 0.000128 512 0.053 984 102400 13.752 4.2864 95.8857 129.114 243.259 243.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 0.000128 512 0.053 984 102400 13.7685 4.28816 67.1766 129.06 214.511 214.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 0.000128 512 0.053 984 100352 14.0936 4.31021 92.5004 130.158 241.284 241.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 0.000128 512 0.053 984 86016 14.355 4.11648 55.9296 125.352 199.981 200.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 0.000128 512 0.053 984 99840 13.9492 4.28339 88.6519 129.158 236.264 236.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 0.000128 512 0.053 984 92160 13.642 4.0815 58.2726 123.986 200.2 200.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 0.000128 512 0.053 984 98304 13.6538 4.18106 85.0303 126.64 229.727 229.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 0.000128 512 0.053 984 81920 13.947 3.97517 51.2179 121.231 190.592 190.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 560 0.000128 512 0.053 975 102400 14.0317 4.328 71.3733 130.681 220.642 220.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 0.000128 512 0.053 975 102400 14.076 4.34176 64.5448 130.691 213.876 214.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 560 0.000128 512 0.053 975 102400 14.0596 4.33152 44.7867 130.854 194.257 194.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 0.000128 512 0.053 975 101376 14.0023 4.30694 68.3645 130.115 217.01 217.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 0.000128 512 0.053 975 98304 13.8439 4.22989 47.1226 128.015 193.434 193.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 0.000128 512 0.053 975 100352 14.1219 4.31341 70.8415 130.138 219.643 219.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 0.000128 512 0.053 975 100352 14.0956 4.30912 47.3011 130.063 195.987 196.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 0.000128 512 0.053 975 98304 14.1379 4.28163 71.3783 129.314 219.335 219.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 0.000128 512 0.053 975 90112 14.287 4.17587 45.8766 126.76 191.324 191.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 0.000128 512 0.053 975 101376 14.0276 4.32128 78.7021 130.032 227.305 227.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 0.000128 512 0.053 975 101376 14.0003 4.31446 58.5522 130.192 207.278 207.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 0.000128 512 0.053 975 102400 14.0354 4.33152 77.7888 130.727 227.102 227.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 0.000128 512 0.053 975 102400 14.0438 4.33171 56.4956 130.856 205.946 206.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 0.000128 512 0.053 975 98304 13.8468 4.22726 90.7952 127.992 237.078 237.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 0.000128 512 0.053 975 86016 14.1299 4.07402 56.0835 124.052 198.556 198.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 0.000128 512 0.053 975 96000 14.2599 4.29056 88.3284 129.128 236.226 236.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 0.000128 512 0.053 975 89600 14.7766 4.28819 57.9705 129.201 206.461 206.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 0.000128 512 0.053 975 100352 14.0882 4.30899 88.3672 130.175 237.162 237.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 0.000128 512 0.053 975 86016 14.3532 4.11914 55.5187 125.446 199.663 199.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 0.000128 512 0.053 975 99840 13.9585 4.28272 85.06 129.144 232.665 232.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 0.000128 512 0.053 975 92160 13.6423 4.07939 57.9288 123.968 199.84 200.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 0.000128 512 0.053 975 90112 14.2769 4.17542 76.5322 126.76 221.966 222.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 0.000128 512 0.053 975 81920 13.9626 3.97763 52.9421 121.332 192.433 192.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 560 0.000128 512 0.053 992 102400 14.0128 4.32547 62.3185 130.83 211.703 211.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 560 0.000128 512 0.053 992 98304 14.1378 4.28237 42.2313 129.323 190.197 190.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 0.000128 512 0.053 992 102400 14.0669 4.34051 65.7735 130.778 215.179 215.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 560 0.000128 512 0.053 992 102400 14.0408 4.32947 44.329 130.751 193.678 193.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 0.000128 512 0.053 992 101376 13.9947 4.30938 70.4293 130.096 219.052 219.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 0.000128 512 0.053 992 98304 13.8358 4.22502 45.6536 128.085 192.02 192.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 0.000128 512 0.053 992 100352 14.1326 4.31706 66.3947 130.148 215.22 215.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 0.000128 512 0.053 992 100352 14.0991 4.30986 45.7661 130.084 194.473 194.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 0.000128 512 0.053 992 96768 14.3834 4.31923 37.6465 130.124 186.694 186.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 0.000128 512 0.053 992 98304 14.1318 4.28134 65.5621 129.463 213.665 213.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 0.000128 512 0.053 992 90112 14.3067 4.17744 44.4175 126.625 189.756 189.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 0.000128 512 0.053 992 86016 14.1273 4.07478 32.5411 124.018 174.975 175.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 0.000128 512 0.053 992 101376 14.0355 4.31757 94.6158 130.038 243.226 243.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 0.000128 512 0.053 992 101376 14.0172 4.31283 64.0125 130.207 212.784 212.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 0.000128 512 0.053 992 96768 14.3904 4.32221 52.355 130.13 201.42 201.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 0.000128 512 0.053 992 102400 14.0386 4.33152 91.1742 130.726 240.5 240.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 0.000128 512 0.053 992 102400 14.0434 4.32896 63.8058 130.887 213.284 213.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 0.000128 512 0.053 992 92160 13.6451 4.07757 49.9216 124.055 191.917 192.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 0.000128 512 0.053 992 98304 13.8388 4.23117 83.2893 127.99 229.571 229.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 0.000128 512 0.053 992 86016 14.1272 4.07638 52.9514 124.04 195.415 195.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 0.000128 512 0.053 992 92160 13.6276 4.07962 50.1503 124 192.078 192.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 0.000128 512 0.053 992 96000 14.2552 4.28851 81.4186 128.998 229.183 229.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 0.000128 512 0.053 992 89600 14.7741 4.28771 55.5372 129.195 204.016 204.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 0.000128 512 0.053 992 96000 14.2868 4.29882 50.9706 129.174 198.949 199.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 0.000128 512 0.053 992 100352 14.0948 4.30707 81.9709 130.079 230.678 230.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 0.000128 512 0.053 992 86016 14.3618 4.11648 53.2114 125.332 197.245 197.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 0.000128 512 0.053 992 86016 15.2507 4.31504 44.3896 130.212 194.384 194.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 0.000128 512 0.053 992 99840 13.9597 4.28387 80.9531 129.127 228.546 228.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 0.000128 512 0.053 992 92160 13.6435 4.07552 56.4176 123.966 198.324 198.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 0.000128 512 0.053 992 92160 13.672 4.09043 50.1685 124.048 192.197 192.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 0.000128 512 0.053 992 90112 14.2922 4.17475 73.9207 126.758 219.369 219.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 0.000128 512 0.053 992 81920 13.9645 3.98131 52.6864 121.317 192.172 192.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 0.000128 512 0.053 992 73728 13.8806 3.82435 43.353 115.826 177.104 177.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 560 0.000128 512 0.053 1000 104448 13.8553 4.32918 66.5448 130.803 215.753 215.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 560 0.000128 512 0.053 1000 102400 13.8129 4.28442 45.2881 129.345 192.954 193.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 0.000128 512 0.053 1000 104960 13.8605 4.34243 74.7253 130.796 223.944 224.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 0.000128 512 0.053 1000 102400 14.0483 4.33514 50.4393 130.733 199.774 199.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 560 0.000128 512 0.053 1000 99840 13.9576 4.28237 41.6596 129.057 189.177 189.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 0.000128 512 0.053 1000 104448 13.7858 4.30723 69.8435 130.015 218.178 218.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 0.000128 512 0.053 1000 98304 13.858 4.22707 46.3281 127.979 192.618 192.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 0.000128 512 0.053 1000 101376 14.0142 4.3087 38.3518 130.207 187.106 187.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 0.000128 512 0.053 1000 103936 13.8582 4.31306 95.3877 130.023 243.799 243.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 0.000128 512 0.053 1000 100352 14.1024 4.30707 60.2827 130.061 208.974 209.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 0.000128 512 0.053 1000 96768 14.3907 4.31718 50.1863 130.082 199.196 199.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 0.000128 512 0.053 1000 102400 13.8081 4.28339 88.5961 129.466 236.372 236.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 0.000128 512 0.053 1000 98304 13.6604 4.17802 57.329 126.641 202.03 202.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 0.000128 512 0.053 1000 86016 14.1342 4.07738 44.0442 124.045 186.515 186.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 0.000128 512 0.053 1000 101376 14.0269 4.31126 89.5285 130.009 238.092 238.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 0.000128 512 0.053 1000 101376 14.0025 4.31101 61.4501 130.266 210.255 210.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 0.000128 512 0.053 1000 96768 14.401 4.31923 52.8076 130.153 201.911 202.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 0.000128 512 0.053 1000 92160 13.6324 4.07782 47.9461 124.091 189.968 190.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 0.000128 512 0.053 1000 102400 14.04 4.3327 86.3474 130.822 235.759 235.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 0.000128 512 0.053 1000 102400 14.0392 4.33043 61.7391 130.78 211.109 211.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 0.000128 512 0.053 1000 92160 13.6541 4.0777 51.0266 123.986 192.966 193.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 0.000128 512 0.053 1000 81920 14.4452 4.08115 42.7143 124.115 185.578 185.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 0.000128 512 0.053 1000 98304 13.846 4.22502 79.0279 127.987 225.3 225.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 0.000128 512 0.053 1000 86016 14.1318 4.07581 53.081 124.038 195.547 195.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 0.000128 512 0.053 1000 92160 13.6306 4.07658 48.9544 124.089 190.971 191.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 0.000128 512 0.053 1000 73728 13.8873 3.82771 40.614 115.933 174.479 174.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 0.000128 512 0.053 1000 102400 13.7713 4.29018 84.7411 129.13 232.166 232.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 0.000128 512 0.053 1000 102400 13.7943 4.29005 61.5869 129.195 209.083 209.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 0.000128 512 0.053 1000 96000 14.2872 4.29917 49.9994 129.247 198.055 198.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 0.000128 512 0.053 1000 76800 14.285 3.96288 42.0274 120.757 181.251 181.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 560 0.000128 512 0.053 1008 98304 14.3185 4.32739 68.2973 130.788 217.954 218.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 560 0.000128 512 0.053 1008 94208 14.4767 4.28237 45.2533 129.341 193.583 193.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 560 0.000128 512 0.053 1008 92160 14.3372 4.22474 39.3815 128.11 186.279 186.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 0.000128 512 0.053 1008 99840 14.2338 4.33898 67.5099 130.819 217.125 217.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 0.000128 512 0.053 1008 97280 14.4558 4.33174 45.1623 130.849 195.022 195.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 560 0.000128 512 0.053 1008 92160 14.5773 4.28282 37.902 129.039 186.017 186.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 0.000128 512 0.053 1008 98304 14.222 4.31094 88.4339 130.127 237.314 237.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 0.000128 512 0.053 1008 92160 14.3282 4.22893 55.2245 128.097 202.097 202.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 0.000128 512 0.053 1008 92160 14.7362 4.3135 47.6883 130.174 197.124 197.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 0.000128 512 0.053 1008 86016 14.1292 4.07315 41.0197 124.023 183.467 183.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 0.000128 512 0.053 1008 96768 14.3741 4.31341 82.7893 130.044 231.736 231.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 0.000128 512 0.053 1008 93184 14.685 4.30944 53.5524 130.066 202.832 202.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 0.000128 512 0.053 1008 96768 14.3878 4.31878 47.6962 130.117 196.733 196.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 0.000128 512 0.053 1008 86016 14.3575 4.11789 40.8869 125.447 185.03 185.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 0.000128 512 0.053 1008 94208 14.4645 4.27901 77.4694 129.45 225.878 226.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 0.000128 512 0.053 1008 90112 14.2809 4.17581 52.5178 126.743 197.941 198.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 0.000128 512 0.053 1008 86016 14.1434 4.07418 44.2874 123.942 186.66 186.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 0.000128 512 0.053 1008 81920 14.144 3.97462 38.9442 121.335 178.617 178.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 0.000128 512 0.053 1008 96768 14.3718 4.32333 80.3391 130.057 229.311 229.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 0.000128 512 0.053 1008 92160 14.7292 4.31322 55.6514 130.076 204.988 205.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 0.000128 512 0.053 1008 96768 14.4001 4.31904 51.0697 130.131 200.144 200.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 0.000128 512 0.053 1008 73728 15.0627 4.07661 41.5675 124.102 185.025 185.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 0.000128 512 0.053 1008 97280 14.45 4.33357 79.4941 130.7 229.195 229.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 0.000128 512 0.053 1008 92160 14.8244 4.32835 55.3958 130.894 205.669 205.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 0.000128 512 0.053 1008 76800 14.8428 4.07738 43.3578 124.091 186.587 186.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 0.000128 512 0.053 1008 81920 14.4494 4.08269 43.3051 124.021 186.079 186.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 560 0.000128 512 0.053 1000 98304 14.3103 4.32774 69.3934 130.814 219.065 219.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 560 0.000128 512 0.053 1000 94208 14.4793 4.27866 46.6057 129.464 195.045 195.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 560 0.000128 512 0.053 1000 92160 14.327 4.22624 39.2498 127.989 186.009 186.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 0.000128 512 0.053 1000 97280 14.47 4.34186 65.4692 130.796 215.294 215.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 0.000128 512 0.053 1000 97280 14.4483 4.33462 45.0778 130.849 194.927 195.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 560 0.000128 512 0.053 1000 92160 14.5601 4.28624 37.034 129.156 185.26 185.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 560 0.000128 512 0.053 1000 92160 14.8534 4.33152 34.2429 130.878 184.529 184.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 0.000128 512 0.053 1000 95232 14.5145 4.308 83.0048 130.144 232.196 232.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 0.000128 512 0.053 1000 92160 14.3219 4.22298 53.9608 128.012 200.745 200.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 0.000128 512 0.053 1000 92160 14.7214 4.31309 45.4335 130.09 194.775 194.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 0.000128 512 0.053 1000 86016 14.142 4.07376 40.3255 123.955 182.716 182.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 0.000128 512 0.053 1000 96768 14.3767 4.31427 79.5781 130.119 228.621 228.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 0.000128 512 0.053 1000 93184 14.6783 4.30896 52.7567 130.05 202.011 202.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 0.000128 512 0.053 1000 96768 14.3959 4.31731 45.4169 130.084 194.433 194.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 0.000128 512 0.053 1000 86016 14.3716 4.1183 39.043 125.318 183.071 183.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 0.000128 512 0.053 1000 94208 14.4717 4.28442 76.2206 129.451 224.646 224.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 0.000128 512 0.053 1000 90112 14.2946 4.17619 51.2448 126.741 196.682 196.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 0.000128 512 0.053 1000 86016 14.1248 4.07178 43.7665 123.94 186.128 186.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 0.000128 512 0.053 1000 81920 13.9649 3.97539 38.6155 121.234 178.014 178.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 0.000128 512 0.053 1000 96768 14.385 4.31923 81.2508 130.035 230.219 230.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 0.000128 512 0.053 1000 92160 14.737 4.3175 56.7782 130.101 206.152 206.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 0.000128 512 0.053 1000 96768 14.3982 4.32246 51.8627 130.255 201.059 201.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 0.000128 512 0.053 1000 73728 15.054 4.07962 40.7432 124.103 184.198 184.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 0.000128 512 0.053 1000 69120 15.4818 4.08509 37.0447 124.169 181 181.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 0.000128 512 0.053 1000 97280 14.4455 4.33654 79.226 130.704 228.938 229.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 0.000128 512 0.053 1000 92160 14.8429 4.3321 54.0905 130.901 204.387 204.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 0.000128 512 0.053 1000 76800 14.8476 4.07962 42.7748 124.084 186.007 186.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 0.000128 512 0.053 1000 81920 14.4497 4.07651 41.5069 124.021 184.276 184.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 0.000128 512 0.053 1000 76800 14.2812 3.9607 42.4511 120.737 181.654 181.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 560 0.000128 512 0.053 1020 100352 14.1689 4.32346 67.7268 130.818 217.25 217.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 560 0.000128 512 0.053 1020 98304 14.1416 4.28528 46.3559 129.362 194.367 194.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 560 0.000128 512 0.053 1020 92160 14.3251 4.23331 37.7846 128.084 184.647 184.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 560 0.000128 512 0.053 1020 90112 14.3121 4.17587 34.1379 126.761 179.607 179.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 0.000128 512 0.053 1020 99840 14.2331 4.34176 88.7165 130.724 238.235 238.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 0.000128 512 0.053 1020 97280 14.4477 4.33219 57.2183 130.728 206.946 207.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 0.000128 512 0.053 1020 92160 14.5763 4.28442 45.6587 129.129 193.873 194.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 560 0.000128 512 0.053 1020 92160 14.8448 4.33104 39.3707 130.884 189.652 189.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 0.000128 512 0.053 1020 98304 14.2268 4.30634 80.7456 129.989 229.492 229.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 0.000128 512 0.053 1020 92160 14.3214 4.22502 53.4655 127.991 200.221 200.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 0.000128 512 0.053 1020 92160 14.7333 4.31104 44.8227 130.08 194.168 194.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 0.000128 512 0.053 1020 86016 14.1428 4.07242 39.8196 123.909 182.165 182.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 0.000128 512 0.053 1020 76800 15.0194 4.07802 32.4661 124.061 175.844 176.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 0.000128 512 0.053 1020 100352 14.1036 4.31421 80.4599 130.027 229.123 229.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 560 0.000128 512 0.053 1020 100352 14.111 4.30963 54.7865 130.03 203.453 203.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 0.000128 512 0.053 1020 96768 14.3874 4.3224 45.8235 130.179 194.932 195.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 0.000128 512 0.053 1020 86016 14.3729 4.11482 38.1263 125.444 182.279 182.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 0.000128 512 0.053 1020 71680 14.9184 3.96787 31.3023 120.563 170.974 171.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 0.000128 512 0.053 1020 98304 14.1363 4.2808 75.3084 129.346 223.291 223.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 0.000128 512 0.053 1020 90112 14.2846 4.17402 51.6835 126.744 197.107 197.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 0.000128 512 0.053 1020 86016 14.143 4.06723 43.6404 123.933 186.015 186.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 0.000128 512 0.053 1020 81920 14.144 3.97926 39.5997 121.202 179.149 179.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 0.000128 512 0.053 1020 81920 14.4611 4.0744 34.0785 124.11 176.942 177.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 560 0.000128 512 0.053 1024 96256 14.5106 4.32707 65.1583 130.794 215.009 215.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 560 0.000128 512 0.053 1024 94208 14.4677 4.28131 45.0657 129.313 193.352 193.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 560 0.000128 512 0.053 1024 92160 14.3294 4.22842 37.4647 128.009 184.253 184.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 560 0.000128 512 0.053 1024 90112 14.2919 4.17517 33.3309 126.76 178.774 178.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 0.000128 512 0.053 1024 94720 14.6616 4.3455 81.7384 130.822 231.787 231.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 0.000128 512 0.053 1024 92160 14.8504 4.33213 54.2528 130.744 204.401 204.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 0.000128 512 0.053 1024 92160 14.5683 4.28269 44.2635 129.022 192.355 192.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 560 0.000128 512 0.053 1024 92160 14.8376 4.33104 39.2165 130.879 189.486 189.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 560 0.000128 512 0.053 1024 89600 14.7806 4.28947 36.2134 129.181 184.679 184.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 0.000128 512 0.053 1024 95232 14.5208 4.31094 76.7636 130.119 225.933 226.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 0.000128 512 0.053 1024 92160 14.3239 4.22902 53.3116 127.963 200.05 200.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 0.000128 512 0.053 1024 92160 14.7353 4.31197 43.3277 130.049 192.642 192.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 0.000128 512 0.053 1024 86016 14.1405 4.07962 38.7173 123.934 181.095 181.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 0.000128 512 0.053 1024 76800 15.0311 4.0808 32.4372 124.073 175.838 176.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 0.000128 512 0.053 1024 93184 14.702 4.31718 72.9989 130.024 222.258 222.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 0.000128 512 0.053 1024 93184 14.6827 4.30787 49.8772 130.174 199.262 199.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 0.000128 512 0.053 1024 86016 15.2506 4.31677 40.1673 130.204 190.158 190.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 0.000128 512 0.053 1024 86016 14.3595 4.11702 37.6034 125.435 181.734 181.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 0.000128 512 0.053 1024 71680 15.0545 3.97235 30.8216 120.535 170.608 170.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 0.000128 512 0.053 1024 94208 14.4555 4.28122 72.9335 129.34 221.23 221.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 0.000128 512 0.053 1024 90112 14.299 4.17382 50.478 126.76 195.931 196.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 0.000128 512 0.053 1024 86016 14.126 4.07347 42.0026 123.9 184.327 184.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 0.000128 512 0.053 1024 81920 14.142 3.9783 38.3572 121.334 178.036 178.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 0.000128 512 0.053 1024 81920 14.5787 4.07552 35.0656 124.014 177.958 178.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 0.000128 512 0.053 1024 73728 14.1475 3.82848 32.6657 115.914 166.778 166.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 560 0.000128 512 0.053 1024 83968 15.4588 4.32947 57.2703 130.78 208.062 208.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 560 0.000128 512 0.053 1024 83968 15.4381 4.33117 62.372 130.719 213.083 213.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 560 0.000128 512 0.053 1024 81920 15.3409 4.2801 44.3673 129.449 193.655 193.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 560 0.000128 512 0.053 1024 79872 15.2606 4.2272 37.4636 128.012 185.178 185.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 560 0.000128 512 0.053 1024 73728 15.7546 4.17382 33.3258 126.744 180.218 180.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 560 0.000128 512 0.053 1024 81920 15.6064 4.33072 32.3343 130.869 183.36 183.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 560 0.000128 512 0.053 1024 73728 15.3268 4.07619 29.0834 124.04 172.753 172.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 560 0.000128 512 0.053 1024 71680 15.7766 4.11603 26.9531 125.354 172.421 172.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 560 0.000128 512 0.053 1024 65536 15.8572 3.97926 24.0831 121.259 165.406 165.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 560 0.000128 512 0.053 1020 86016 14.5763 4.11485 28.4278 125.439 172.781 172.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 560 0.000128 512 0.053 1024 86016 14.405 4.11645 27.2283 125.349 171.32 171.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 560 0.000128 512 0.053 1000 71680 15.2009 3.96698 25.1904 120.658 165.241 165.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 560 0.000128 512 0.053 1008 71680 15.1903 3.96874 24.8628 120.66 164.908 165.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 560 0.000128 512 0.053 992 90112 14.5053 4.1744 32.0668 126.625 177.591 177.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 560 0.000128 512 0.053 992 92160 13.6508 4.07962 45.4441 124.099 187.494 187.664
