# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do proc_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/proc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module proc
# 
# Top level modules:
# 	proc
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/upcount.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module upcount
# -- Compiling module upcount_5
# 
# Top level modules:
# 	upcount
# 	upcount_5
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/dec3to8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/regn.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regn
# 
# Top level modules:
# 	regn
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/ULA.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/MUX.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX
# 
# Top level modules:
# 	MUX
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/counterlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counterlpm
# 
# Top level modules:
# 	counterlpm
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/pratica2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica2
# 
# Top level modules:
# 	pratica2
# 
vsim +altera -L altera_mf_ver -L lpm_ver -do proc_run_msim_rtl_verilog.do -l msim_transcript -gui work.pratica2
# vsim +altera -L altera_mf_ver -L lpm_ver -do proc_run_msim_rtl_verilog.do -l msim_transcript -gui work.pratica2 
# Loading work.pratica2
# Loading work.memory
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.proc
# Loading work.upcount
# Loading work.dec3to8
# Loading work.ULA
# Loading work.regn
# Loading work.counterlpm
# Loading lpm_ver.lpm_counter
# Loading work.MUX
# ** Warning: (vsim-3017) C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/pratica2.v(10): [TFMPC] - Too few port connections. Expected 5, found 3.
# 
#         Region: /pratica2/mem
# ** Warning: (vsim-3015) C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/pratica2.v(10): [PCDPC] - Port size (8 or 8) does not match connection size (16) for port 'data'. The port definition is at: C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/memory.v(42).
# 
#         Region: /pratica2/mem
# ** Warning: (vsim-3722) C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/pratica2.v(10): [TFMPC] - Missing connection for port 'wren'.
# 
# ** Warning: (vsim-3722) C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/pratica2.v(10): [TFMPC] - Missing connection for port 'q'.
# 
# ** Warning: (vsim-3015) C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/proc.v(172): [PCDPC] - Port size (16 or 16) does not match connection size (10) for port 'R'. The port definition is at: C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/regn.v(2).
# 
#         Region: /pratica2/processor/reg_IR
# ** Warning: (vsim-3015) C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/proc.v(172): [PCDPC] - Port size (16 or 16) does not match connection size (10) for port 'Q'. The port definition is at: C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/regn.v(2).
# 
#         Region: /pratica2/processor/reg_IR
# do proc_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/proc.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module proc
# 
# Top level modules:
# 	proc
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/upcount.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module upcount
# -- Compiling module upcount_5
# 
# Top level modules:
# 	upcount
# 	upcount_5
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/dec3to8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dec3to8
# 
# Top level modules:
# 	dec3to8
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/regn.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regn
# 
# Top level modules:
# 	regn
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/ULA.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/MUX.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX
# 
# Top level modules:
# 	MUX
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/counterlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counterlpm
# 
# Top level modules:
# 	counterlpm
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ II/Pratica-II-LAOC-II/Pratica\ 2 {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/pratica2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica2
# 
# Top level modules:
# 	pratica2
# 
do {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica II/Pratica-II-LAOC-II/Pratica 2/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: /pratica2/pcClock already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Error in macro C:\Users\erick\OneDrive\Documentos\GitHub\Repositorios\LAOC II\Pratica II\Pratica-II-LAOC-II\Pratica 2\simulation\modelsim\wave.do line 5
# /pratica2/pcClock already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
#     while executing
# "wave create -driver freeze -pattern clock -initialvalue HiZ -period 25ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/pratica2/pcClock "
wave create -driver freeze -pattern repeater -initialvalue 1 -period 25ps -sequence { 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  } -repeat forever -starttime 0ps -endtime 1000ps sim:/pratica2/resetN
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/pratica2/run
wave create -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 25ps -step 1 -repeat forever -range 4 0 -starttime 0ps -endtime 1000ps sim:/pratica2/n
add wave -position end  sim:/pratica2/bus
add wave -position end  sim:/pratica2/done
add wave -position end  sim:/pratica2/memoryOut
add wave -position end  sim:/pratica2/processor/reg_0/R
add wave -position end  sim:/pratica2/processor/reg_0/Rin
add wave -position end  sim:/pratica2/processor/reg_0/Clock
add wave -position end  sim:/pratica2/processor/reg_0/set0
add wave -position end  sim:/pratica2/processor/reg_0/Q
add wave -position end  sim:/pratica2/processor/reg_1/R
add wave -position end  sim:/pratica2/processor/reg_1/Rin
add wave -position end  sim:/pratica2/processor/reg_1/Clock
add wave -position end  sim:/pratica2/processor/reg_1/set0
add wave -position end  sim:/pratica2/processor/reg_1/Q
add wave -position end  sim:/pratica2/processor/reg_2/R
add wave -position end  sim:/pratica2/processor/reg_2/Rin
add wave -position end  sim:/pratica2/processor/reg_2/Clock
add wave -position end  sim:/pratica2/processor/reg_2/set0
add wave -position end  sim:/pratica2/processor/reg_2/Q
add wave -position end  sim:/pratica2/processor/reg_3/R
add wave -position end  sim:/pratica2/processor/reg_3/Rin
add wave -position end  sim:/pratica2/processor/reg_3/Clock
add wave -position end  sim:/pratica2/processor/reg_3/set0
add wave -position end  sim:/pratica2/processor/reg_3/Q
run -all
# ** Warning: (vsim-PLI-3406) Too many digits (4) in data on line 2 of file "RAM.ver". (Max is 2.)    : C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /pratica2/mem/altsyncram_component
