0.7
2020.2
Oct 13 2023
20:47:58
C:/Project/STRAIT/Buffer.v,1754688331,verilog,,C:/Project/STRAIT/tb_Buffer.v,,Buffer,,uvm,,,,,,
C:/Project/STRAIT/Buffer/Buffer/Buffer.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Project/STRAIT/tb_Buffer.v,1754690140,systemVerilog,,,,tb_Buffer,,uvm,,,,,,
