#!/usr/bin/env python3
"""
SigmaDSP Parameter File Generator Script (Python Edition)
Created by MCUdude - https://github.com/MCUdude/SigmaDSP
 
This script generates SigmaDSP_parameters.h from SigmaStudio export files.
Based on the PowerShell implementation with improved Python features.
"""
 
import os
import re
import sys
import argparse
from datetime import datetime
from pathlib import Path
from typing import List, Optional, Tuple
 
 
class SigmaDSPGenerator:
    def __init__(self, project_dir: str = ".", output_dir: Optional[str] = None):
        self.project_dir = Path(project_dir)
        self.output_dir = Path(output_dir) if output_dir else self.project_dir
        self.output_file = self.output_dir / "SigmaDSP_parameters.h"
        self.errors = []
        self.warnings = []
        
        # ç¡®ä¿è¾“å‡ºç›®å½•å­˜åœ¨
        self.output_dir.mkdir(parents=True, exist_ok=True)
        
    def find_file(self, pattern: str, required: bool = True) -> Optional[Path]:
        """æŸ¥æ‰¾åŒ¹é…æ¨¡å¼çš„æ–‡ä»¶ï¼Œä¼˜å…ˆæœç´¢exportç›®å½•ï¼Œç„¶åæœç´¢ä¸»é¡¹ç›®ç›®å½•ï¼Œæ’é™¤examplesç›®å½•"""
        files = []
        
        # é¦–å…ˆåœ¨exportç›®å½•ä¸­æœç´¢
        export_dirs = list(self.project_dir.rglob("export"))
        for export_dir in export_dirs:
            if 'examples' not in str(export_dir):
                for path in export_dir.glob(pattern):
                    files.append(path)
        
        # å¦‚æœåœ¨exportç›®å½•ä¸­æ²¡æ‰¾åˆ°ï¼Œæœç´¢æ•´ä¸ªé¡¹ç›®ç›®å½•ï¼ˆæ’é™¤examplesï¼‰
        if not files:
            for path in self.project_dir.rglob(pattern):
                if 'examples' not in str(path):
                    files.append(path)
        
        if not files:
            msg = f"{pattern} not found in project directory or export folders"
            if required:
                self.errors.append(msg)
                print(f"âŒ {msg}")
            else:
                self.warnings.append(msg)
                print(f"âš ï¸  WARNING! {msg}")
            return None
            
        if len(files) > 1:
            # ä¼˜å…ˆé€‰æ‹©exportç›®å½•ä¸­çš„æ–‡ä»¶
            export_files = [f for f in files if 'export' in str(f)]
            if export_files:
                if len(export_files) == 1:
                    return export_files[0]
                else:
                    self.warnings.append(f"Multiple files found in export directories for {pattern}, using first: {export_files[0]}")
                    print(f"âš ï¸  Multiple export files found for {pattern}, using: {export_files[0]}")
                    return export_files[0]
            else:
                self.errors.append(f"Multiple files found for {pattern}: {files}")
                print(f"âŒ Multiple files found for {pattern}")
                return None
            
        return files[0]
    
    def get_project_name(self) -> str:
        """è·å–SigmaStudioé¡¹ç›®åç§°"""
        dspproj_files = list(self.project_dir.rglob("*.dspproj"))
        if dspproj_files:
            # Filter out examples
            main_project = [f for f in dspproj_files if 'examples' not in str(f)]
            if main_project:
                return main_project[0].stem
            return dspproj_files[0].stem # fallback to first found
        return "Unknown"
    
    def detect_chip_type(self, param_content: str, program_content: str = "") -> Tuple[str, str]:
        """æ£€æµ‹èŠ¯ç‰‡ç±»å‹ - æ”¹è¿›çš„å¤šæºæ£€æµ‹"""
        # åˆå¹¶å†…å®¹è¿›è¡Œæ£€æµ‹
        combined_content = param_content + "\n" + program_content
        
        # èŠ¯ç‰‡æ£€æµ‹ä¼˜å…ˆçº§å’Œæ¨¡å¼
        chip_patterns = [
            ("ADAU1452", ["ADAU1452", "1452"], "âœ… ADAU1452 chip detected"),
            ("ADAU1401", ["ADAU1401", "1401"], "âœ… ADAU1401 chip detected"), 
            ("ADAU1702", ["ADAU1702", "1702"], "âœ… ADAU1702 chip detected"),
            ("ADAU1701", ["ADAU1701", "1701"], "âœ… ADAU1701 chip detected")
        ]
        
        detected_chips = []
        
        for chip_name, patterns, message in chip_patterns:
            for pattern in patterns:
                if pattern in combined_content:
                    detected_chips.append((chip_name, message))
                    break
        
        if not detected_chips:
            print("âš ï¸  No specific chip detected, defaulting to ADAU1701")
            return "ADAU1701", "// ADAU1701 (default - no chip detected)"
        
        if len(detected_chips) > 1:
            chip_names = [chip[0] for chip in detected_chips]
            print(f"âš ï¸  Multiple chips detected: {', '.join(chip_names)}")
            print(f"   Using first detected: {detected_chips[0][0]}")
        
        selected_chip = detected_chips[0]
        print(selected_chip[1])
        return selected_chip[0], f"// {selected_chip[0]} detected"
    
    def extract_i2c_addresses(self, dsp_content: str, eeprom_content: str, chip_type: str) -> Tuple[str, str]:
        """æå–I2Cåœ°å€å¹¶è¿›è¡ŒèŠ¯ç‰‡ç‰¹å®šå¤„ç†"""
        dsp_addr_line = ""
        eeprom_addr_line = ""
        
        # æå–DSPåœ°å€
        match = re.search(r'#define\s+DEVICE_ADDR_IC_1\s+(0x[0-9A-Fa-f]+)', dsp_content)
        if match:
            addr_hex = match.group(1)
            addr_int = int(addr_hex, 16)
            
            # èŠ¯ç‰‡ç‰¹å®šçš„I2Cåœ°å€å¤„ç†
            if chip_type == "ADAU1452":
                # ADAU1452ä½¿ç”¨7ä½åœ°å€0x3Bï¼ŒSigmaStudioå¯¼å‡ºçš„æ˜¯8ä½åœ°å€0x76
                if addr_int == 0x76:
                    final_addr = "0x3B"
                    print(f"âœ… ADAU1452 I2C address: {final_addr} (from SigmaStudio 8-bit: {addr_hex})")
                else:
                    final_addr = f"0x{(addr_int >> 1):02X}"
                    print(f"âš ï¸  Converted ADAU1452 I2C address: {final_addr} (from {addr_hex})")
                dsp_addr_line = f"#define DSP_I2C_ADDRESS {final_addr}"
            else:
                # å…¶ä»–èŠ¯ç‰‡ä½¿ç”¨æ ‡å‡†è½¬æ¢
                final_addr = f"0x{(addr_int >> 1):02X}"
                dsp_addr_line = f"#define DSP_I2C_ADDRESS {final_addr}"
                print(f"âœ… DSP I2C address: {final_addr} (from 8-bit: {addr_hex})")
        
        # æå–EEPROMåœ°å€
        if eeprom_content:
            match = re.search(r'#define\s+DEVICE_ADDR_IC_2\s+(0x[0-9A-Fa-f]+)', eeprom_content)
            if match:
                addr_hex = match.group(1)
                addr_int = int(addr_hex, 16)
                final_addr = f"0x{(addr_int >> 1):02X}"
                eeprom_addr_line = f"#define EEPROM_I2C_ADDRESS {final_addr}"
                print(f"âœ… EEPROM I2C address: {final_addr} (from 8-bit: {addr_hex})")
        
        return dsp_addr_line, eeprom_addr_line
    
    def extract_parameters(self, param_content: str) -> str:
        """æå–DSPå‚æ•°å®šä¹‰ - æŒ‰ç…§PowerShellè„šæœ¬é€»è¾‘"""
        lines = param_content.split('\n')
        result = []
        
        for line in lines:
            line = line.strip()
            if not line:
                continue
                
            # æ¨¡å—æ³¨é‡Š
            if line.startswith('/* Module'):
                result.append(line)
                continue
            
            # å‚æ•°å®šä¹‰ - åŒ¹é…PowerShellè„šæœ¬çš„æ¡ä»¶
            if line.startswith('#define'):
                parts = line.split()
                if len(parts) >= 2:
                    param_name = parts[1]
                    if (param_name.endswith('_COUNT') or 
                        param_name.endswith('_FIXPT') or 
                        param_name.endswith('_VALUES') or 
                        param_name.endswith('_ADDR')):
                        result.append(line)
        
        return '\n'.join(result)
    
    def process_hex_file(self, hex_content: str) -> str:
        """å¤„ç†EEPROM hexæ–‡ä»¶"""
        if not hex_content:
            return ""
        
        # è®¡ç®—æ•°ç»„é•¿åº¦
        hex_values = [x.strip() for x in hex_content.split(',') if x.strip()]
        array_size = len(hex_values)
        
        # æ ¼å¼åŒ–ä¸ºCæ•°ç»„
        result = f"""/* This array contains the entire DSP program,
    and should be loaded into the external i2c EEPROM */
const uint8_t PROGMEM DSP_eeprom_firmware[{array_size}] = {{
{hex_content}
}};"""
        
        return result
    
    def extract_ram_data(self, program_content: str) -> str:
        """æå–RAMæ•°æ®æ•°ç»„ - å¤„ç†DSP Ram Dataéƒ¨åˆ†"""
        lines = program_content.split('\n')
        result = []
        in_ram_section = False
        ram_data_lines = []
        
        for line in lines:
            line = line.strip()
            
            # æ£€æµ‹DSP Ram Dataéƒ¨åˆ†çš„å¼€å§‹
            if '/* DSP Ram Data */' in line:
                in_ram_section = True
                result.append(line)  # æ·»åŠ æ³¨é‡Š
                continue
            
            if in_ram_section:
                if line.startswith('0x'):
                    # æ”¶é›†RAMæ•°æ®
                    ram_data_lines.append(line)
                elif line.startswith('};'):
                    # RAMæ•°æ®éƒ¨åˆ†ç»“æŸ
                    if ram_data_lines:
                        result.append("const uint8_t PROGMEM DSP_ram_data[] = {")
                        result.extend(ram_data_lines)
                        result.append("};")
                        result.append("")
                    in_ram_section = False
                    ram_data_lines = []
                elif line and not line.startswith('//'):
                    # å…¶ä»–éæ³¨é‡Šè¡Œï¼Œå¯èƒ½æ˜¯å¯„å­˜å™¨é»˜è®¤å€¼
                    if ram_data_lines:
                        # å¦‚æœå·²ç»æœ‰æ•°æ®ï¼Œå…ˆç»“æŸå½“å‰æ•°ç»„
                        result.append("const uint8_t PROGMEM DSP_ram_data[] = {")
                        result.extend(ram_data_lines)
                        result.append("};")
                        result.append("")
                        ram_data_lines = []
                    
                    # å¤„ç†å¯„å­˜å™¨é»˜è®¤å€¼
                    if 'R0' in line or 'R1' in line or 'R2' in line or 'R3' in line or 'R4' in line:
                        result.append(f"/* Register defaults */")
                        result.append("const uint8_t PROGMEM register_defaults[] = {")
                        result.append(line)
                        result.append("};")
                        result.append("")
        
        # å¤„ç†æœ€åæ”¶é›†çš„RAMæ•°æ®
        if in_ram_section and ram_data_lines:
            result.append("const uint8_t PROGMEM DSP_ram_data[] = {")
            result.extend(ram_data_lines)
            result.append("};")
            result.append("")
        
        return '\n'.join(result) if result else ""
    
    def extract_program_data(self, program_content: str, chip_type: str) -> str:
        """æå–ç¨‹åºæ•°æ® - æ”¹è¿›çš„è§£æé€»è¾‘ï¼Œç¡®ä¿æ­£ç¡®çš„PROGMEMæ•°ç»„å£°æ˜"""
        lines = program_content.split('\n')
        result = []
        
        # æ›´æ™ºèƒ½çš„è¡ŒèŒƒå›´æ£€æµ‹
        start_line = 0
        end_line = len(lines)
        
        # æ‰¾åˆ°å®é™…å†…å®¹å¼€å§‹å’Œç»“æŸä½ç½®
        for i, line in enumerate(lines):
            if '#define' in line and '_IC_1' in line:
                start_line = max(0, i - 5)  # ä»å®šä¹‰å‰å‡ è¡Œå¼€å§‹
                break
        
        # ä»åå¾€å‰æ‰¾ç»“æŸä½ç½®
        for i in range(len(lines) - 1, -1, -1):
            if lines[i].strip() and not lines[i].strip().startswith('//'):
                end_line = i + 1
                break
        
        program_lines = lines[start_line:end_line]
        
        # çŠ¶æ€å˜é‡
        in_data_array = False
        data_lines = []
        
        for line in program_lines:
            line = line.strip()
            if not line or line.startswith('//'):
                continue
                
            parts = line.split()
            last_part = parts[-1] if parts else ""
            
            # è·³è¿‡å¯„å­˜å™¨é»˜è®¤å€¼æ³¨é‡Šå’Œæ•°æ®
            if '/* Register Default' in line:
                continue
            
            # æ³¨é‡Šè¡Œ
            if line.startswith('/*'):
                result.append(line)
                continue
            
            # ç¨‹åºå¤§å°å’Œåœ°å€å®šä¹‰
            if '#define PROGRAM_SIZE_IC_1' in line:
                result.append(f"#define PROGRAM_SIZE {last_part}")
            elif '#define PROGRAM_ADDR_IC_1' in line:
                result.append(f"#define PROGRAM_ADDR {last_part}")
                # èŠ¯ç‰‡ç‰¹å®šçš„å¯„å­˜å™¨å¤§å°
                if chip_type == "ADAU1452":
                    result.append("#define PROGRAM_REGSIZE 4")  # ADAU1452ä½¿ç”¨4å­—èŠ‚å¯„å­˜å™¨
                else:
                    result.append("#define PROGRAM_REGSIZE 5")  # ADAU1701ç­‰ä½¿ç”¨5å­—èŠ‚
            elif '#define PARAM_SIZE_IC_1' in line:
                result.append(f"#define PARAMETER_SIZE {last_part}")
            elif '#define PARAM_ADDR_IC_1' in line:
                result.append(f"#define PARAMETER_ADDR {last_part}")
                result.append("#define PARAMETER_REGSIZE 4")
            
            # ç¡¬ä»¶é…ç½®
            elif '#define R3_HWCONFIGURATION_IC_1_SIZE' in line:
                result.extend([
                    f"#define HARDWARE_CONF_SIZE {last_part}",
                    self._get_hardware_conf_addr(chip_type),
                    "#define HARDWARE_CONF_REGSIZE 1",
                    ""
                ])
            
            # æ•°æ®æ•°ç»„å®šä¹‰ - å¼€å§‹æ”¶é›†æ•°æ®
            elif 'ADI_REG_TYPE Program_Data' in line:
                if in_data_array and data_lines:
                    # ç»“æŸä¹‹å‰çš„æ•°æ®æ•°ç»„
                    result.append("const uint8_t PROGMEM DSP_program_data[PROGRAM_SIZE] = {")
                    result.extend(data_lines)
                    result.append("};")
                    result.append("")
                    data_lines = []
                in_data_array = True
                result.append("const uint8_t PROGMEM DSP_program_data[PROGRAM_SIZE] = {")
            elif 'ADI_REG_TYPE Param_Data' in line:
                if in_data_array and data_lines:
                    # ç»“æŸä¹‹å‰çš„æ•°æ®æ•°ç»„
                    result.append("const uint8_t PROGMEM DSP_parameter_data[PARAMETER_SIZE] = {")
                    result.extend(data_lines)
                    result.append("};")
                    result.append("")
                    data_lines = []
                in_data_array = True
                result.append("const uint8_t PROGMEM DSP_parameter_data[PARAMETER_SIZE] = {")
            elif 'ADI_REG_TYPE R0_COREREGISTER' in line:
                if in_data_array and data_lines:
                    result.extend(data_lines)
                    result.append("};")
                    result.append("")
                    data_lines = []
                    in_data_array = False
                result.extend([
                    "#define CORE_REGISTER_R0_SIZE 2",
                    self._get_core_register_r0_addr(chip_type),
                    "#define CORE_REGISTER_R0_REGSIZE 2",
                    "const uint8_t PROGMEM DSP_core_register_R0_data[CORE_REGISTER_R0_SIZE] = {"
                ])
                in_data_array = True
            elif 'ADI_REG_TYPE R3_HWCONFIGURATION' in line:
                if in_data_array and data_lines:
                    result.extend(data_lines)
                    result.append("};")
                    result.append("")
                    data_lines = []
                    in_data_array = False
                result.append("const uint8_t PROGMEM DSP_hardware_conf_data[HARDWARE_CONF_SIZE] = {")
                in_data_array = True
            elif 'ADI_REG_TYPE R4_COREREGISTER' in line:
                if in_data_array and data_lines:
                    result.extend(data_lines)
                    result.append("};")
                    result.append("")
                    data_lines = []
                    in_data_array = False
                result.extend([
                    "#define CORE_REGISTER_R4_SIZE 2",
                    self._get_core_register_r4_addr(chip_type),
                    "#define CORE_REGISTER_R4_REGSIZE 2", 
                    "const uint8_t PROGMEM DSP_core_register_R4_data[CORE_REGISTER_R4_SIZE] = {"
                ])
                in_data_array = True
            
            # æ•°æ®è¡Œ - è¿‡æ»¤æ‰å­¤ç«‹çš„å¯„å­˜å™¨é»˜è®¤å€¼æ•°æ®
            elif line.startswith('0x'):
                if in_data_array:
                    data_lines.append(line)
                # è·³è¿‡ä¸åœ¨æ•°æ®æ•°ç»„ä¸­çš„å­¤ç«‹æ•°æ®è¡Œï¼ˆé€šå¸¸æ˜¯å¯„å­˜å™¨é»˜è®¤å€¼ï¼‰
            elif line.startswith('};'):
                if in_data_array:
                    if data_lines:
                        result.extend(data_lines)
                    result.append("};")
                    result.append("")
                    data_lines = []
                    in_data_array = False
        
        # å¤„ç†æœ€åçš„æ•°æ®æ•°ç»„
        if in_data_array and data_lines:
            result.extend(data_lines)
            result.append("};")
            result.append("")
        
        return '\n'.join(result)
    
    def _get_hardware_conf_addr(self, chip_type: str) -> str:
        """è·å–èŠ¯ç‰‡ç‰¹å®šçš„ç¡¬ä»¶é…ç½®åœ°å€"""
        if chip_type == "ADAU1452":
            return "#define HARDWARE_CONF_ADDR 0xF890"
        else:
            return "#define HARDWARE_CONF_ADDR 0x081C"
    
    def _get_core_register_r0_addr(self, chip_type: str) -> str:
        """è·å–èŠ¯ç‰‡ç‰¹å®šçš„R0å¯„å­˜å™¨åœ°å€"""
        if chip_type == "ADAU1452":
            return "#define CORE_REGISTER_R0_ADDR 0xF400"
        else:
            return "#define CORE_REGISTER_R0_ADDR 0x081C"
    
    def _get_core_register_r4_addr(self, chip_type: str) -> str:
        """è·å–èŠ¯ç‰‡ç‰¹å®šçš„R4å¯„å­˜å™¨åœ°å€"""
        if chip_type == "ADAU1452":
            return "#define CORE_REGISTER_R4_ADDR 0xF402"
        else:
            return "#define CORE_REGISTER_R4_ADDR 0x081C"
    
    def _validate_file_content(self, content: str, file_type: str) -> bool:
        """éªŒè¯æ–‡ä»¶å†…å®¹æ˜¯å¦æœ‰æ•ˆ"""
        if not content or len(content.strip()) < 10:
            self.errors.append(f"Invalid or empty {file_type}")
            print(f"âŒ Invalid or empty {file_type}")
            return False
        
        # æ£€æŸ¥æ˜¯å¦åŒ…å«å¿…è¦çš„SigmaStudioæ ‡è¯†
        if "#define" not in content:
            self.errors.append(f"{file_type} doesn't contain expected #define statements")
            print(f"âŒ {file_type} doesn't appear to be a valid SigmaStudio export file")
            return False
        
        return True
    
    def _validate_generated_content(self, content: str) -> bool:
        """éªŒè¯ç”Ÿæˆçš„å†…å®¹"""
        required_sections = [
            "#ifndef SIGMADSP_PARAMETERS_",
            "#define SIGMADSP_PARAMETERS_", 
            "#include <SigmaDSP.h>"
        ]
        
        for section in required_sections:
            if section not in content:
                self.warnings.append(f"Generated file missing expected section: {section}")
                print(f"âš ï¸  Generated file missing: {section}")
        
        return True
    
    def generate_header(self, project_name: str, chip_type: str) -> str:
        """ç”Ÿæˆæ–‡ä»¶å¤´éƒ¨"""
        timestamp = datetime.now().strftime("%Y-%m-%d %H:%M:%S")
        
        # ç”Ÿæˆå”¯ä¸€çš„å¤´æ–‡ä»¶ä¿æŠ¤ç¬¦
        guard_name = f"SIGMADSP_PARAMETERS_{project_name.upper().replace('-', '_').replace(' ', '_')}_H"
        
        return f"""/*
 * SigmaDSP Parameter File
 * Generated by SigmaDSP Parameter Generator (Python Edition)
 * 
 * Project: {project_name}
 * Chip: {chip_type}
 * Generated: {timestamp}
 * 
 * This file contains DSP program data, parameters, and initialization functions
 * for use with the SigmaDSP Arduino library.
 */

#ifndef {guard_name}
#define {guard_name}

#include <SigmaDSP.h>

"""
    
    def generate_footer(self) -> str:
        """ç”Ÿæˆæ–‡ä»¶ç»“å°¾"""
        return "#endif"
    
    def generate(self) -> bool:
        """ä¸»ç”Ÿæˆå‡½æ•°"""
        print("\n" + "="*50)
        print("   SIGMADSP PYTHON PARAMETER GENERATOR    ")
        print("            Created by MCUdude              ")
        print("    https://github.com/MCUdude/SigmaDSP     ")
        print("="*50 + "\n")
        
        # è·å–é¡¹ç›®åç§°
        project_name = self.get_project_name()
        print(f"Project name: {project_name}")
        
        # æŸ¥æ‰¾å¿…éœ€æ–‡ä»¶
        dsp_param_file = self.find_file(f"*_IC_1_PARAM.h", required=True)
        dsp_program_file = self.find_file(f"*_IC_1.h", required=True)
        
        # æŸ¥æ‰¾å¯é€‰æ–‡ä»¶
        eeprom_program_file = self.find_file(f"*_IC_2.h", required=False)
        eeprom_hex_file = self.find_file("*rom.hex", required=False)
        
        # æ£€æŸ¥é”™è¯¯
        if self.errors:
            print("\nâŒ é”™è¯¯:")
            for error in self.errors:
                print(f"  - {error}")
            return False
        
        # æ˜¾ç¤ºè­¦å‘Š
        if self.warnings:
            print("\nâš ï¸  è­¦å‘Š:")
            for warning in self.warnings:
                print(f"  - {warning}")
            print("  EEPROMåŠŸèƒ½å°†ä¸å¯ç”¨")
        
        print(f"\nğŸ“ ç”Ÿæˆæ–‡ä»¶: {self.output_file}")
        
        # è¯»å–æ–‡ä»¶å†…å®¹
        if not dsp_param_file or not dsp_program_file:
            print("âŒ ç¼ºå°‘å¿…éœ€çš„æ–‡ä»¶")
            return False
        
        try:
            dsp_param_content = dsp_param_file.read_text(encoding='utf-8', errors='ignore')
            dsp_program_content = dsp_program_file.read_text(encoding='utf-8', errors='ignore')
            
            # éªŒè¯æ–‡ä»¶å†…å®¹
            if not self._validate_file_content(dsp_param_content, "parameter file"):
                return False
            if not self._validate_file_content(dsp_program_content, "program file"):
                return False
                
        except Exception as e:
            print(f"âŒ è¯»å–æ–‡ä»¶å¤±è´¥: {e}")
            return False
        
        eeprom_program_content = ""
        if eeprom_program_file:
            try:
                eeprom_program_content = eeprom_program_file.read_text(encoding='utf-8', errors='ignore')
            except Exception as e:
                print(f"âš ï¸  æ— æ³•è¯»å–EEPROMç¨‹åºæ–‡ä»¶: {e}")
        
        eeprom_hex_content = ""
        if eeprom_hex_file:
            try:
                eeprom_hex_content = eeprom_hex_file.read_text(encoding='utf-8', errors='ignore').strip()
            except Exception as e:
                print(f"âš ï¸  æ— æ³•è¯»å–EEPROM hexæ–‡ä»¶: {e}")
        
        # æ£€æµ‹èŠ¯ç‰‡ç±»å‹
        chip_type, chip_comment = self.detect_chip_type(dsp_param_content, dsp_program_content)
        
        # ç”Ÿæˆæ–‡ä»¶å†…å®¹
        sections = []
        
        # æ–‡ä»¶å¤´
        sections.append(self.generate_header(project_name, chip_type))
        
        # I2Cåœ°å€
        dsp_addr, eeprom_addr = self.extract_i2c_addresses(dsp_program_content, eeprom_program_content, chip_type)
        sections.append("/* 7-bit i2c addresses */")
        if dsp_addr:
            sections.append(dsp_addr)
        if eeprom_addr:
            sections.append(eeprom_addr)
        sections.append("")
        
        # æ·»åŠ readoutå®å®šä¹‰
        sections.append("// Define readout macro as empty")
        sections.append("#define SIGMASTUDIOTYPE_SPECIAL(x) (x)")
        sections.append("")
        
        # DSPå‚æ•°
        parameters = self.extract_parameters(dsp_param_content)
        if parameters:
            sections.append(parameters)
            sections.append("")
        
        # EEPROMå›ºä»¶æ•°ç»„
        if eeprom_hex_content:
            hex_data = self.process_hex_file(eeprom_hex_content)
            if hex_data:
                sections.append(hex_data)
                sections.append("")
        
        # DSPç¨‹åºæ•°æ®
        program_data = self.extract_program_data(dsp_program_content, chip_type)
        if program_data:
            sections.append(program_data)
        
        # RAMæ•°æ®
        ram_data = self.extract_ram_data(dsp_program_content)
        if ram_data:
            sections.append(ram_data)
        
        # æ–‡ä»¶ç»“å°¾
        sections.append(self.generate_footer())
        
        # å†™å…¥æ–‡ä»¶ï¼Œå¤„ç†æ ¼å¼é—®é¢˜
        try:
            content = '\n'.join(sections)
            
            # æ¸…ç†å’Œæ ¼å¼åŒ–å†…å®¹
            content = self._clean_generated_content(content)
            
            # éªŒè¯ç”Ÿæˆçš„å†…å®¹
            if not self._validate_generated_content(content):
                print("âš ï¸  ç”Ÿæˆçš„æ–‡ä»¶å¯èƒ½ä¸å®Œæ•´ï¼Œä½†ä»ä¼šä¿å­˜")
            
            # ç¡®ä¿è¾“å‡ºç›®å½•å­˜åœ¨ä¸”å¯å†™
            self.output_file.parent.mkdir(parents=True, exist_ok=True)
            
            self.output_file.write_text(content, encoding='utf-8')
            print("âœ… ç”ŸæˆæˆåŠŸ!")
            print(f"âœ… è¾“å‡ºæ–‡ä»¶: {self.output_file}")
            print(f"âœ… æ–‡ä»¶å¤§å°: {len(content)} å­—ç¬¦")
            return True
        except PermissionError:
            print(f"âŒ æƒé™é”™è¯¯: æ— æ³•å†™å…¥æ–‡ä»¶ {self.output_file}")
            print("   è¯·æ£€æŸ¥æ–‡ä»¶æƒé™æˆ–ä»¥ç®¡ç†å‘˜èº«ä»½è¿è¡Œ")
            return False
        except Exception as e:
            print(f"âŒ å†™å…¥æ–‡ä»¶å¤±è´¥: {e}")
            return False
    
    def _clean_generated_content(self, content: str) -> str:
        """æ¸…ç†å’Œæ ¼å¼åŒ–ç”Ÿæˆçš„å†…å®¹"""
        # ä¿®å¤å¸¸è§çš„æ ¼å¼é—®é¢˜
        content = content.replace(",}", "}")
        content = content.replace(",,", ",")
        
        # ç§»é™¤å¤šä½™çš„ç©ºè¡Œ
        lines = content.split('\n')
        cleaned_lines = []
        prev_empty = False
        
        for line in lines:
            is_empty = not line.strip()
            if is_empty and prev_empty:
                continue  # è·³è¿‡è¿ç»­çš„ç©ºè¡Œ
            cleaned_lines.append(line)
            prev_empty = is_empty
        
        return '\n'.join(cleaned_lines)
 
 
def main():
    parser = argparse.ArgumentParser(
        description="SigmaDSP Parameter File Generator (Python Edition)"
    )
    parser.add_argument(
        "-i", "--input", 
        default=".", 
        help="SigmaStudioé¡¹ç›®è¾“å…¥ç›®å½•è·¯å¾„ (é»˜è®¤: å½“å‰ç›®å½•)"
    )
    parser.add_argument(
        "-o", "--output", 
        help="è¾“å‡ºç›®å½•è·¯å¾„ (é»˜è®¤: ä¸è¾“å…¥ç›®å½•ç›¸åŒ)"
    )
    parser.add_argument(
        "-v", "--verbose", 
        action="store_true", 
        help="è¯¦ç»†è¾“å‡º"
    )
    
    # ä¿æŒå‘åå…¼å®¹æ€§
    parser.add_argument(
        "-d", "--directory", 
        help="é¡¹ç›®ç›®å½•è·¯å¾„ (å·²å¼ƒç”¨ï¼Œè¯·ä½¿ç”¨ -i)"
    )
    
    args = parser.parse_args()
    
    # å¤„ç†å‘åå…¼å®¹æ€§
    input_dir = args.directory if args.directory else args.input
    output_dir = args.output
    
    if not os.path.exists(input_dir):
        print(f"âŒ è¾“å…¥ç›®å½•ä¸å­˜åœ¨: {input_dir}")
        sys.exit(1)
    
    if args.verbose:
        print(f"ğŸ“ è¾“å…¥ç›®å½•: {os.path.abspath(input_dir)}")
        print(f"ğŸ“ è¾“å‡ºç›®å½•: {os.path.abspath(output_dir) if output_dir else 'ä¸è¾“å…¥ç›®å½•ç›¸åŒ'}")
    
    generator = SigmaDSPGenerator(input_dir, output_dir)
    success = generator.generate()
    
    if not success:
        sys.exit(1)
 
 
if __name__ == "__main__":
    main()