/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_mc_0_1.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/9/12 9:16a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:43:47 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_vice2_mc_0_1.h $
 * 
 * Hydra_Software_Devel/2   5/9/12 9:16a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_MC_0_1_H__
#define BCHP_VICE2_MC_0_1_H__

/***************************************************************************
 *VICE2_MC_0_1 - Motion Compensation Registers 0 1
 ***************************************************************************/
#define BCHP_VICE2_MC_0_1_FW_CONTROL             0x00801000 /* MC FW Control Register */
#define BCHP_VICE2_MC_0_1_CONFIG                 0x00801004 /* MC Config Register */
#define BCHP_VICE2_MC_0_1_PMV_CONFIG             0x00801008 /* PMV Configuration Register */
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG    0x0080100c /* Configuration of the Reference Picture of Index 0 in List 0 Register */
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG    0x00801010 /* Picture Size Register */
#define BCHP_VICE2_MC_0_1_VC1_CONFIG             0x00801014 /* VC1 Configuration Register */
#define BCHP_VICE2_MC_0_1_PMV_BIAS               0x00801018 /* PMV Bias Register */
#define BCHP_VICE2_MC_0_1_LAMBDA                 0x0080101c /* Lambda Register */
#define BCHP_VICE2_MC_0_1_INTRA_BIAS             0x00801020 /* Intra Bias Register */
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST   0x00801024 /* Intra Inter Varience Test Register */
#define BCHP_VICE2_MC_0_1_SCRATCH                0x00801040 /* Scratch Register */
#define BCHP_VICE2_MC_0_1_REG_STATUS             0x00801044 /* MC shadow register status */
#define BCHP_VICE2_MC_0_1_STATUS                 0x00801048 /* MC Core Status */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME         0x0080104c /* DINO Debug Register (FME to CM) */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD         0x00801050 /* DINO Debug Register (IMD to MC) */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ          0x00801054 /* DINO Debug Register (MC to XQ) */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS       0x00801058 /* DINO Debug Register (MC to ARCSS) */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL           0x00801060 /* MC Debug Information Select Register */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_0        0x00801064 /* MC Debug Information Data Register 0 */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_1        0x00801068 /* MC Debug Information Data Register 1 */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_2        0x0080106c /* MC Debug Information Data Register 2 */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_3        0x00801070 /* MC Debug Information Data Register 3 */
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE           0x0080107c /* MC Error Status Enable */
#define BCHP_VICE2_MC_0_1_ERROR_STATUS           0x00801080 /* MC Error Status Register */

/***************************************************************************
 *FW_CONTROL - MC FW Control Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: FW_CONTROL :: reserved0 [31:01] */
#define BCHP_VICE2_MC_0_1_FW_CONTROL_reserved0_MASK                0xfffffffe
#define BCHP_VICE2_MC_0_1_FW_CONTROL_reserved0_SHIFT               1

/* VICE2_MC_0_1 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE2_MC_0_1_FW_CONTROL_DONE_WR_REG_MASK              0x00000001
#define BCHP_VICE2_MC_0_1_FW_CONTROL_DONE_WR_REG_SHIFT             0
#define BCHP_VICE2_MC_0_1_FW_CONTROL_DONE_WR_REG_DEFAULT           0x00000000
#define BCHP_VICE2_MC_0_1_FW_CONTROL_DONE_WR_REG_NULL              0
#define BCHP_VICE2_MC_0_1_FW_CONTROL_DONE_WR_REG_DONE              1

/***************************************************************************
 *CONFIG - MC Config Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE2_MC_0_1_CONFIG_AUTO_SHUTOFF_MASK                 0x80000000
#define BCHP_VICE2_MC_0_1_CONFIG_AUTO_SHUTOFF_SHIFT                31
#define BCHP_VICE2_MC_0_1_CONFIG_AUTO_SHUTOFF_DEFAULT              0x00000001
#define BCHP_VICE2_MC_0_1_CONFIG_AUTO_SHUTOFF_DISABLE              0
#define BCHP_VICE2_MC_0_1_CONFIG_AUTO_SHUTOFF_ENABLE               1

/* VICE2_MC_0_1 :: CONFIG :: reserved0 [30:22] */
#define BCHP_VICE2_MC_0_1_CONFIG_reserved0_MASK                    0x7fc00000
#define BCHP_VICE2_MC_0_1_CONFIG_reserved0_SHIFT                   22

/* VICE2_MC_0_1 :: CONFIG :: CODEC [21:20] */
#define BCHP_VICE2_MC_0_1_CONFIG_CODEC_MASK                        0x00300000
#define BCHP_VICE2_MC_0_1_CONFIG_CODEC_SHIFT                       20
#define BCHP_VICE2_MC_0_1_CONFIG_CODEC_DEFAULT                     0x00000000
#define BCHP_VICE2_MC_0_1_CONFIG_CODEC_AVC                         0
#define BCHP_VICE2_MC_0_1_CONFIG_CODEC_MPEG2                       1
#define BCHP_VICE2_MC_0_1_CONFIG_CODEC_MPEG4                       2
#define BCHP_VICE2_MC_0_1_CONFIG_CODEC_VC1                         3

/* VICE2_MC_0_1 :: CONFIG :: reserved1 [19:18] */
#define BCHP_VICE2_MC_0_1_CONFIG_reserved1_MASK                    0x000c0000
#define BCHP_VICE2_MC_0_1_CONFIG_reserved1_SHIFT                   18

/* VICE2_MC_0_1 :: CONFIG :: CURR_PIC_PRED_TYPE [17:16] */
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_PRED_TYPE_MASK           0x00030000
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_PRED_TYPE_SHIFT          16
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_PRED_TYPE_DEFAULT        0x00000000
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_PRED_TYPE_I              0
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_PRED_TYPE_P              1
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_PRED_TYPE_B              2

/* VICE2_MC_0_1 :: CONFIG :: reserved2 [15:14] */
#define BCHP_VICE2_MC_0_1_CONFIG_reserved2_MASK                    0x0000c000
#define BCHP_VICE2_MC_0_1_CONFIG_reserved2_SHIFT                   14

/* VICE2_MC_0_1 :: CONFIG :: CURR_PIC_FIELD_FRAME [13:13] */
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_FRAME_MASK         0x00002000
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_FRAME_SHIFT        13
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_FRAME_DEFAULT      0x00000000
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_FRAME_FIELD        1
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_FRAME_FRAME        0

/* VICE2_MC_0_1 :: CONFIG :: CURR_PIC_FIELD_POLARITY [12:12] */
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_POLARITY_MASK      0x00001000
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_POLARITY_SHIFT     12
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_POLARITY_DEFAULT   0x00000000
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_POLARITY_TOP       0
#define BCHP_VICE2_MC_0_1_CONFIG_CURR_PIC_FIELD_POLARITY_BOTTOM    1

/* VICE2_MC_0_1 :: CONFIG :: reserved3 [11:09] */
#define BCHP_VICE2_MC_0_1_CONFIG_reserved3_MASK                    0x00000e00
#define BCHP_VICE2_MC_0_1_CONFIG_reserved3_SHIFT                   9

/* VICE2_MC_0_1 :: CONFIG :: DISTORTION_SEL [08:08] */
#define BCHP_VICE2_MC_0_1_CONFIG_DISTORTION_SEL_MASK               0x00000100
#define BCHP_VICE2_MC_0_1_CONFIG_DISTORTION_SEL_SHIFT              8
#define BCHP_VICE2_MC_0_1_CONFIG_DISTORTION_SEL_DEFAULT            0x00000001
#define BCHP_VICE2_MC_0_1_CONFIG_DISTORTION_SEL_VAR                0
#define BCHP_VICE2_MC_0_1_CONFIG_DISTORTION_SEL_SATD               1

/* VICE2_MC_0_1 :: CONFIG :: reserved4 [07:05] */
#define BCHP_VICE2_MC_0_1_CONFIG_reserved4_MASK                    0x000000e0
#define BCHP_VICE2_MC_0_1_CONFIG_reserved4_SHIFT                   5

/* VICE2_MC_0_1 :: CONFIG :: ROUNDING_CONTROL [04:04] */
#define BCHP_VICE2_MC_0_1_CONFIG_ROUNDING_CONTROL_MASK             0x00000010
#define BCHP_VICE2_MC_0_1_CONFIG_ROUNDING_CONTROL_SHIFT            4
#define BCHP_VICE2_MC_0_1_CONFIG_ROUNDING_CONTROL_DEFAULT          0x00000000
#define BCHP_VICE2_MC_0_1_CONFIG_ROUNDING_CONTROL_DISABLE          0
#define BCHP_VICE2_MC_0_1_CONFIG_ROUNDING_CONTROL_ENABLE           1

/* VICE2_MC_0_1 :: CONFIG :: 8X8_TRANSFORM_TYPE [03:03] */
#define BCHP_VICE2_MC_0_1_CONFIG_8X8_TRANSFORM_TYPE_MASK           0x00000008
#define BCHP_VICE2_MC_0_1_CONFIG_8X8_TRANSFORM_TYPE_SHIFT          3
#define BCHP_VICE2_MC_0_1_CONFIG_8X8_TRANSFORM_TYPE_DEFAULT        0x00000001
#define BCHP_VICE2_MC_0_1_CONFIG_8X8_TRANSFORM_TYPE_DISABLE        0
#define BCHP_VICE2_MC_0_1_CONFIG_8X8_TRANSFORM_TYPE_ENABLE         1

/* VICE2_MC_0_1 :: CONFIG :: 8X4_TRANSFORM_TYPE [02:02] */
#define BCHP_VICE2_MC_0_1_CONFIG_8X4_TRANSFORM_TYPE_MASK           0x00000004
#define BCHP_VICE2_MC_0_1_CONFIG_8X4_TRANSFORM_TYPE_SHIFT          2
#define BCHP_VICE2_MC_0_1_CONFIG_8X4_TRANSFORM_TYPE_DEFAULT        0x00000001
#define BCHP_VICE2_MC_0_1_CONFIG_8X4_TRANSFORM_TYPE_DISABLE        0
#define BCHP_VICE2_MC_0_1_CONFIG_8X4_TRANSFORM_TYPE_ENABLE         1

/* VICE2_MC_0_1 :: CONFIG :: 4X8_TRANSFORM_TYPE [01:01] */
#define BCHP_VICE2_MC_0_1_CONFIG_4X8_TRANSFORM_TYPE_MASK           0x00000002
#define BCHP_VICE2_MC_0_1_CONFIG_4X8_TRANSFORM_TYPE_SHIFT          1
#define BCHP_VICE2_MC_0_1_CONFIG_4X8_TRANSFORM_TYPE_DEFAULT        0x00000001
#define BCHP_VICE2_MC_0_1_CONFIG_4X8_TRANSFORM_TYPE_DISABLE        0
#define BCHP_VICE2_MC_0_1_CONFIG_4X8_TRANSFORM_TYPE_ENABLE         1

/* VICE2_MC_0_1 :: CONFIG :: 4X4_TRANSFORM_TYPE [00:00] */
#define BCHP_VICE2_MC_0_1_CONFIG_4X4_TRANSFORM_TYPE_MASK           0x00000001
#define BCHP_VICE2_MC_0_1_CONFIG_4X4_TRANSFORM_TYPE_SHIFT          0
#define BCHP_VICE2_MC_0_1_CONFIG_4X4_TRANSFORM_TYPE_DEFAULT        0x00000001
#define BCHP_VICE2_MC_0_1_CONFIG_4X4_TRANSFORM_TYPE_DISABLE        0
#define BCHP_VICE2_MC_0_1_CONFIG_4X4_TRANSFORM_TYPE_ENABLE         1

/***************************************************************************
 *PMV_CONFIG - PMV Configuration Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: PMV_CONFIG :: reserved0 [31:02] */
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_reserved0_MASK                0xfffffffc
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_reserved0_SHIFT               2

/* VICE2_MC_0_1 :: PMV_CONFIG :: PMV [01:01] */
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_MASK                      0x00000002
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_SHIFT                     1
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_DEFAULT                   0x00000001
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_DISABLE                   0
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_ENABLE                    1

/* VICE2_MC_0_1 :: PMV_CONFIG :: PMV_REQUEST [00:00] */
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_REQUEST_MASK              0x00000001
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_REQUEST_SHIFT             0
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_REQUEST_DEFAULT           0x00000000
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_REQUEST_OPTIONAL          0
#define BCHP_VICE2_MC_0_1_PMV_CONFIG_PMV_REQUEST_REQUIRED          1

/***************************************************************************
 *REF_IDX_L0_0_CONFIG - Configuration of the Reference Picture of Index 0 in List 0 Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: REF_IDX_L0_0_CONFIG :: reserved0 [31:08] */
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_reserved0_MASK       0xffffff00
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_reserved0_SHIFT      8

/* VICE2_MC_0_1 :: REF_IDX_L0_0_CONFIG :: frame_buf_ID [07:04] */
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_frame_buf_ID_MASK    0x000000f0
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_frame_buf_ID_SHIFT   4
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_frame_buf_ID_DEFAULT 0x00000000

/* VICE2_MC_0_1 :: REF_IDX_L0_0_CONFIG :: reserved1 [03:02] */
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_reserved1_MASK       0x0000000c
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_reserved1_SHIFT      2

/* VICE2_MC_0_1 :: REF_IDX_L0_0_CONFIG :: PIC_FIELD_FRAME [01:01] */
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_FIELD_FRAME_MASK 0x00000002
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_FIELD_FRAME_SHIFT 1
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_FIELD_FRAME_DEFAULT 0x00000000
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_FIELD_FRAME_FIELD 1
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_FIELD_FRAME_FRAME 0

/* VICE2_MC_0_1 :: REF_IDX_L0_0_CONFIG :: PIC_POLARITY [00:00] */
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_POLARITY_MASK    0x00000001
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_POLARITY_SHIFT   0
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_POLARITY_DEFAULT 0x00000000
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_POLARITY_TOP     0
#define BCHP_VICE2_MC_0_1_REF_IDX_L0_0_CONFIG_PIC_POLARITY_BOTTOM  1

/***************************************************************************
 *PICTURE_SIZE_CONFIG - Picture Size Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: PICTURE_SIZE_CONFIG :: reserved0 [31:15] */
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_reserved0_MASK       0xffff8000
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_reserved0_SHIFT      15

/* VICE2_MC_0_1 :: PICTURE_SIZE_CONFIG :: HSIZE_MB [14:08] */
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_HSIZE_MB_MASK        0x00007f00
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_HSIZE_MB_SHIFT       8
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_HSIZE_MB_DEFAULT     0x00000028

/* VICE2_MC_0_1 :: PICTURE_SIZE_CONFIG :: reserved1 [07:07] */
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_reserved1_MASK       0x00000080
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_reserved1_SHIFT      7

/* VICE2_MC_0_1 :: PICTURE_SIZE_CONFIG :: VSIZE_MB [06:00] */
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_VSIZE_MB_MASK        0x0000007f
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_VSIZE_MB_SHIFT       0
#define BCHP_VICE2_MC_0_1_PICTURE_SIZE_CONFIG_VSIZE_MB_DEFAULT     0x0000001e

/***************************************************************************
 *VC1_CONFIG - VC1 Configuration Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: VC1_CONFIG :: reserved0 [31:02] */
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_reserved0_MASK                0xfffffffc
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_reserved0_SHIFT               2

/* VICE2_MC_0_1 :: VC1_CONFIG :: PARTITION_MODE [01:01] */
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_PARTITION_MODE_MASK           0x00000002
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_PARTITION_MODE_SHIFT          1
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_PARTITION_MODE_DEFAULT        0x00000000
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_PARTITION_MODE_DISABLE        0
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_PARTITION_MODE_ENABLE         1

/* VICE2_MC_0_1 :: VC1_CONFIG :: INTERPOLATION [00:00] */
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_INTERPOLATION_MASK            0x00000001
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_INTERPOLATION_SHIFT           0
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_INTERPOLATION_DEFAULT         0x00000000
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_INTERPOLATION_CUBIC           0
#define BCHP_VICE2_MC_0_1_VC1_CONFIG_INTERPOLATION_BILINEAR        1

/***************************************************************************
 *PMV_BIAS - PMV Bias Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: PMV_BIAS :: reserved0 [31:17] */
#define BCHP_VICE2_MC_0_1_PMV_BIAS_reserved0_MASK                  0xfffe0000
#define BCHP_VICE2_MC_0_1_PMV_BIAS_reserved0_SHIFT                 17

/* VICE2_MC_0_1 :: PMV_BIAS :: PMV_BIAS [16:00] */
#define BCHP_VICE2_MC_0_1_PMV_BIAS_PMV_BIAS_MASK                   0x0001ffff
#define BCHP_VICE2_MC_0_1_PMV_BIAS_PMV_BIAS_SHIFT                  0
#define BCHP_VICE2_MC_0_1_PMV_BIAS_PMV_BIAS_DEFAULT                0x00000000

/***************************************************************************
 *LAMBDA - Lambda Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: LAMBDA :: reserved0 [31:08] */
#define BCHP_VICE2_MC_0_1_LAMBDA_reserved0_MASK                    0xffffff00
#define BCHP_VICE2_MC_0_1_LAMBDA_reserved0_SHIFT                   8

/* VICE2_MC_0_1 :: LAMBDA :: LAMBDA [07:00] */
#define BCHP_VICE2_MC_0_1_LAMBDA_LAMBDA_MASK                       0x000000ff
#define BCHP_VICE2_MC_0_1_LAMBDA_LAMBDA_SHIFT                      0
#define BCHP_VICE2_MC_0_1_LAMBDA_LAMBDA_DEFAULT                    0x00000000

/***************************************************************************
 *INTRA_BIAS - Intra Bias Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: INTRA_BIAS :: reserved0 [31:17] */
#define BCHP_VICE2_MC_0_1_INTRA_BIAS_reserved0_MASK                0xfffe0000
#define BCHP_VICE2_MC_0_1_INTRA_BIAS_reserved0_SHIFT               17

/* VICE2_MC_0_1 :: INTRA_BIAS :: INTRA_BIAS [16:00] */
#define BCHP_VICE2_MC_0_1_INTRA_BIAS_INTRA_BIAS_MASK               0x0001ffff
#define BCHP_VICE2_MC_0_1_INTRA_BIAS_INTRA_BIAS_SHIFT              0
#define BCHP_VICE2_MC_0_1_INTRA_BIAS_INTRA_BIAS_DEFAULT            0x00000000

/***************************************************************************
 *INTRA_INTER_VAR_TEST - Intra Inter Varience Test Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: INTRA_INTER_VAR_TEST :: reserved0 [31:05] */
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_reserved0_MASK      0xffffffe0
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_reserved0_SHIFT     5

/* VICE2_MC_0_1 :: INTRA_INTER_VAR_TEST :: INTRA_INTER_VAR_TEST [04:04] */
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_MASK 0x00000010
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_SHIFT 4
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_DEFAULT 0x00000000
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_DISABLE 0
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_ENABLE 1

/* VICE2_MC_0_1 :: INTRA_INTER_VAR_TEST :: INTRA_INTER_VAR_TEST_RATIO [03:00] */
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_RATIO_MASK 0x0000000f
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_RATIO_SHIFT 0
#define BCHP_VICE2_MC_0_1_INTRA_INTER_VAR_TEST_INTRA_INTER_VAR_TEST_RATIO_DEFAULT 0x00000006

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_MC_0_1_SCRATCH_VALUE_MASK                       0xffffffff
#define BCHP_VICE2_MC_0_1_SCRATCH_VALUE_SHIFT                      0
#define BCHP_VICE2_MC_0_1_SCRATCH_VALUE_DEFAULT                    0x00000000

/***************************************************************************
 *REG_STATUS - MC shadow register status
 ***************************************************************************/
/* VICE2_MC_0_1 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_MC_0_1_REG_STATUS_reserved0_MASK                0xfffffffe
#define BCHP_VICE2_MC_0_1_REG_STATUS_reserved0_SHIFT               1

/* VICE2_MC_0_1 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE2_MC_0_1_REG_STATUS_SHADOW_REGS_MASK              0x00000001
#define BCHP_VICE2_MC_0_1_REG_STATUS_SHADOW_REGS_SHIFT             0
#define BCHP_VICE2_MC_0_1_REG_STATUS_SHADOW_REGS_DEFAULT           0x00000001
#define BCHP_VICE2_MC_0_1_REG_STATUS_SHADOW_REGS_WAIT              0
#define BCHP_VICE2_MC_0_1_REG_STATUS_SHADOW_REGS_AVAILABLE         1

/***************************************************************************
 *STATUS - MC Core Status
 ***************************************************************************/
/* VICE2_MC_0_1 :: STATUS :: reserved0 [31:01] */
#define BCHP_VICE2_MC_0_1_STATUS_reserved0_MASK                    0xfffffffe
#define BCHP_VICE2_MC_0_1_STATUS_reserved0_SHIFT                   1

/* VICE2_MC_0_1 :: STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE2_MC_0_1_STATUS_PROCESSING_STATUS_MASK            0x00000001
#define BCHP_VICE2_MC_0_1_STATUS_PROCESSING_STATUS_SHIFT           0
#define BCHP_VICE2_MC_0_1_STATUS_PROCESSING_STATUS_DEFAULT         0x00000000
#define BCHP_VICE2_MC_0_1_STATUS_PROCESSING_STATUS_IDLE            0
#define BCHP_VICE2_MC_0_1_STATUS_PROCESSING_STATUS_BUSY            1

/***************************************************************************
 *DINO_DEBUG_FME - DINO Debug Register (FME to CM)
 ***************************************************************************/
/* VICE2_MC_0_1 :: DINO_DEBUG_FME :: reserved0 [31:15] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_reserved0_MASK            0xffff8000
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_reserved0_SHIFT           15

/* VICE2_MC_0_1 :: DINO_DEBUG_FME :: MBCNT_X [14:08] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_MBCNT_X_MASK              0x00007f00
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_MBCNT_X_SHIFT             8
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_MBCNT_X_DEFAULT           0x00000000

/* VICE2_MC_0_1 :: DINO_DEBUG_FME :: reserved1 [07:07] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_reserved1_MASK            0x00000080
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_reserved1_SHIFT           7

/* VICE2_MC_0_1 :: DINO_DEBUG_FME :: MBCNT_Y [06:00] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_MBCNT_Y_MASK              0x0000007f
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_MBCNT_Y_SHIFT             0
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_FME_MBCNT_Y_DEFAULT           0x00000000

/***************************************************************************
 *DINO_DEBUG_IMD - DINO Debug Register (IMD to MC)
 ***************************************************************************/
/* VICE2_MC_0_1 :: DINO_DEBUG_IMD :: reserved0 [31:15] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_reserved0_MASK            0xffff8000
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_reserved0_SHIFT           15

/* VICE2_MC_0_1 :: DINO_DEBUG_IMD :: MBCNT_X [14:08] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_MBCNT_X_MASK              0x00007f00
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_MBCNT_X_SHIFT             8
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_MBCNT_X_DEFAULT           0x00000000

/* VICE2_MC_0_1 :: DINO_DEBUG_IMD :: reserved1 [07:07] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_reserved1_MASK            0x00000080
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_reserved1_SHIFT           7

/* VICE2_MC_0_1 :: DINO_DEBUG_IMD :: MBCNT_Y [06:00] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_MBCNT_Y_MASK              0x0000007f
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_MBCNT_Y_SHIFT             0
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_IMD_MBCNT_Y_DEFAULT           0x00000000

/***************************************************************************
 *DINO_DEBUG_XQ - DINO Debug Register (MC to XQ)
 ***************************************************************************/
/* VICE2_MC_0_1 :: DINO_DEBUG_XQ :: reserved0 [31:15] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_reserved0_MASK             0xffff8000
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_reserved0_SHIFT            15

/* VICE2_MC_0_1 :: DINO_DEBUG_XQ :: MBCNT_X [14:08] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_MBCNT_X_MASK               0x00007f00
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_MBCNT_X_SHIFT              8
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_MBCNT_X_DEFAULT            0x00000000

/* VICE2_MC_0_1 :: DINO_DEBUG_XQ :: reserved1 [07:07] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_reserved1_MASK             0x00000080
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_reserved1_SHIFT            7

/* VICE2_MC_0_1 :: DINO_DEBUG_XQ :: MBCNT_Y [06:00] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_MBCNT_Y_MASK               0x0000007f
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_MBCNT_Y_SHIFT              0
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_XQ_MBCNT_Y_DEFAULT            0x00000000

/***************************************************************************
 *DINO_DEBUG_ARCSS - DINO Debug Register (MC to ARCSS)
 ***************************************************************************/
/* VICE2_MC_0_1 :: DINO_DEBUG_ARCSS :: reserved0 [31:15] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_reserved0_MASK          0xffff8000
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_reserved0_SHIFT         15

/* VICE2_MC_0_1 :: DINO_DEBUG_ARCSS :: MBCNT_X [14:08] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_MBCNT_X_MASK            0x00007f00
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_MBCNT_X_SHIFT           8
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_MBCNT_X_DEFAULT         0x00000000

/* VICE2_MC_0_1 :: DINO_DEBUG_ARCSS :: reserved1 [07:07] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_reserved1_MASK          0x00000080
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_reserved1_SHIFT         7

/* VICE2_MC_0_1 :: DINO_DEBUG_ARCSS :: MBCNT_Y [06:00] */
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_MBCNT_Y_MASK            0x0000007f
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_MBCNT_Y_SHIFT           0
#define BCHP_VICE2_MC_0_1_DINO_DEBUG_ARCSS_MBCNT_Y_DEFAULT         0x00000000

/***************************************************************************
 *MC_DEBUG_SEL - MC Debug Information Select Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: MC_DEBUG_SEL :: ERROR_SNAPSHOT [31:31] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_ERROR_SNAPSHOT_MASK         0x80000000
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_ERROR_SNAPSHOT_SHIFT        31
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_ERROR_SNAPSHOT_DEFAULT      0x00000000
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_ERROR_SNAPSHOT_DISABLE      0
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_ERROR_SNAPSHOT_ENABLE       1

/* VICE2_MC_0_1 :: MC_DEBUG_SEL :: MB_SNAPSHOT [30:30] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MB_SNAPSHOT_MASK            0x40000000
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MB_SNAPSHOT_SHIFT           30
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MB_SNAPSHOT_DEFAULT         0x00000000
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MB_SNAPSHOT_DISABLE         0
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MB_SNAPSHOT_ENABLE          1

/* VICE2_MC_0_1 :: MC_DEBUG_SEL :: DEBUG_MBX [29:23] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_DEBUG_MBX_MASK              0x3f800000
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_DEBUG_MBX_SHIFT             23
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_DEBUG_MBX_DEFAULT           0x00000000

/* VICE2_MC_0_1 :: MC_DEBUG_SEL :: DEBUG_MBY [22:16] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_DEBUG_MBY_MASK              0x007f0000
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_DEBUG_MBY_SHIFT             16
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_DEBUG_MBY_DEFAULT           0x00000000

/* VICE2_MC_0_1 :: MC_DEBUG_SEL :: reserved0 [15:08] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_reserved0_MASK              0x0000ff00
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_reserved0_SHIFT             8

/* VICE2_MC_0_1 :: MC_DEBUG_SEL :: MUX_SEL [07:00] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MUX_SEL_MASK                0x000000ff
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MUX_SEL_SHIFT               0
#define BCHP_VICE2_MC_0_1_MC_DEBUG_SEL_MUX_SEL_DEFAULT             0x00000000

/***************************************************************************
 *MC_DEBUG_INFO_0 - MC Debug Information Data Register 0
 ***************************************************************************/
/* VICE2_MC_0_1 :: MC_DEBUG_INFO_0 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_0_DEBUG_INFO_MASK          0xffffffff
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_0_DEBUG_INFO_SHIFT         0
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_0_DEBUG_INFO_DEFAULT       0x00000000

/***************************************************************************
 *MC_DEBUG_INFO_1 - MC Debug Information Data Register 1
 ***************************************************************************/
/* VICE2_MC_0_1 :: MC_DEBUG_INFO_1 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_1_DEBUG_INFO_MASK          0xffffffff
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_1_DEBUG_INFO_SHIFT         0
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_1_DEBUG_INFO_DEFAULT       0x00000000

/***************************************************************************
 *MC_DEBUG_INFO_2 - MC Debug Information Data Register 2
 ***************************************************************************/
/* VICE2_MC_0_1 :: MC_DEBUG_INFO_2 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_2_DEBUG_INFO_MASK          0xffffffff
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_2_DEBUG_INFO_SHIFT         0
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_2_DEBUG_INFO_DEFAULT       0x00000000

/***************************************************************************
 *MC_DEBUG_INFO_3 - MC Debug Information Data Register 3
 ***************************************************************************/
/* VICE2_MC_0_1 :: MC_DEBUG_INFO_3 :: DEBUG_INFO [31:00] */
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_3_DEBUG_INFO_MASK          0xffffffff
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_3_DEBUG_INFO_SHIFT         0
#define BCHP_VICE2_MC_0_1_MC_DEBUG_INFO_3_DEBUG_INFO_DEFAULT       0x00000000

/***************************************************************************
 *ERROR_ENABLE - MC Error Status Enable
 ***************************************************************************/
/* VICE2_MC_0_1 :: ERROR_ENABLE :: reserved0 [31:05] */
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_reserved0_MASK              0xffffffe0
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_reserved0_SHIFT             5

/* VICE2_MC_0_1 :: ERROR_ENABLE :: PMV_ENABLE_IN_B_ERROR [04:04] */
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_PMV_ENABLE_IN_B_ERROR_MASK  0x00000010
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_PMV_ENABLE_IN_B_ERROR_SHIFT 4
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_PMV_ENABLE_IN_B_ERROR_DEFAULT 0x00000000
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_PMV_ENABLE_IN_B_ERROR_DISABLE 0
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_PMV_ENABLE_IN_B_ERROR_ENABLE 1

/* VICE2_MC_0_1 :: ERROR_ENABLE :: ILLEGAL_END_OF_MB [03:03] */
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_ILLEGAL_END_OF_MB_MASK      0x00000008
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_ILLEGAL_END_OF_MB_SHIFT     3
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_ILLEGAL_END_OF_MB_DEFAULT   0x00000000
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_ILLEGAL_END_OF_MB_DISABLE   0
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_ILLEGAL_END_OF_MB_ENABLE    1

/* VICE2_MC_0_1 :: ERROR_ENABLE :: END_OF_MB_MISSING [02:02] */
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_END_OF_MB_MISSING_MASK      0x00000004
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_END_OF_MB_MISSING_SHIFT     2
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_END_OF_MB_MISSING_DEFAULT   0x00000000
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_END_OF_MB_MISSING_DISABLE   0
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_END_OF_MB_MISSING_ENABLE    1

/* VICE2_MC_0_1 :: ERROR_ENABLE :: FME_IBUF_ERROR [01:01] */
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_FME_IBUF_ERROR_MASK         0x00000002
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_FME_IBUF_ERROR_SHIFT        1
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_FME_IBUF_ERROR_DEFAULT      0x00000000
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_FME_IBUF_ERROR_DISABLE      0
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_FME_IBUF_ERROR_ENABLE       1

/* VICE2_MC_0_1 :: ERROR_ENABLE :: COMPACT_ERROR [00:00] */
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_COMPACT_ERROR_MASK          0x00000001
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_COMPACT_ERROR_SHIFT         0
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_COMPACT_ERROR_DEFAULT       0x00000000
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_COMPACT_ERROR_DISABLE       0
#define BCHP_VICE2_MC_0_1_ERROR_ENABLE_COMPACT_ERROR_ENABLE        1

/***************************************************************************
 *ERROR_STATUS - MC Error Status Register
 ***************************************************************************/
/* VICE2_MC_0_1 :: ERROR_STATUS :: reserved0 [31:05] */
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_reserved0_MASK              0xffffffe0
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_reserved0_SHIFT             5

/* VICE2_MC_0_1 :: ERROR_STATUS :: PMV_ENABLE_IN_B_ERROR [04:04] */
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_PMV_ENABLE_IN_B_ERROR_MASK  0x00000010
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_PMV_ENABLE_IN_B_ERROR_SHIFT 4
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_PMV_ENABLE_IN_B_ERROR_DEFAULT 0x00000000

/* VICE2_MC_0_1 :: ERROR_STATUS :: ILLEGAL_END_OF_MB [03:03] */
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_ILLEGAL_END_OF_MB_MASK      0x00000008
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_ILLEGAL_END_OF_MB_SHIFT     3
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_ILLEGAL_END_OF_MB_DEFAULT   0x00000000

/* VICE2_MC_0_1 :: ERROR_STATUS :: END_OF_MB_MISSING [02:02] */
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_END_OF_MB_MISSING_MASK      0x00000004
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_END_OF_MB_MISSING_SHIFT     2
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_END_OF_MB_MISSING_DEFAULT   0x00000000

/* VICE2_MC_0_1 :: ERROR_STATUS :: FME_IBUF_ERROR [01:01] */
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_FME_IBUF_ERROR_MASK         0x00000002
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_FME_IBUF_ERROR_SHIFT        1
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_FME_IBUF_ERROR_DEFAULT      0x00000000

/* VICE2_MC_0_1 :: ERROR_STATUS :: COMPACT_ERROR [00:00] */
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_COMPACT_ERROR_MASK          0x00000001
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_COMPACT_ERROR_SHIFT         0
#define BCHP_VICE2_MC_0_1_ERROR_STATUS_COMPACT_ERROR_DEFAULT       0x00000000

#endif /* #ifndef BCHP_VICE2_MC_0_1_H__ */

/* End of File */
