# UART_VHDL

* UART Interface without the parity bit
* Transmit the same 8 bits that it received
* FIFO to store the data between receiving and transmitting
