-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_qat_2x2_w16a16/amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block3.vhd
-- Created: 2025-02-27 17:51:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block3
-- Source Path: model_qat_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 2/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block3 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block3;


ARCHITECTURE rtl OF amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block3 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f4eb", X"0097", X"066b", X"10f4", X"0776", X"deed", X"0369", X"e2ce", X"ffef", X"ca04", X"d62e", X"f65b", X"dc1a", X"f58c",
                                                        X"bb5c", X"0565", X"f6e5", X"13e4", X"f9bf", X"0e13", X"da86", X"1080", X"e6d8", X"ffda", X"12cd", X"0c41", X"0c69", X"fcba",
                                                        X"edf6", X"fbb7", X"e548", X"00b8", X"fe07", X"179f", X"df1a", X"f0d9", X"d8e4", X"f091", X"f77e", X"e88b", X"db49", X"ff5b",
                                                        X"ecf9", X"0434", X"e910", X"0ded", X"fb6a", X"0610", X"00d6", X"064f", X"07da", X"ffcb", X"010d", X"19f7", X"ef8c", X"e15d",
                                                        X"fb41", X"0769", X"17f2", X"fa7a", X"e8ad", X"e0ed", X"f16c", X"0d47", X"f46b", X"0361", X"024f", X"f8e9", X"d249", X"04a3",
                                                        X"0fc5", X"16c6", X"0ddf", X"f47f", X"017c", X"0151", X"e3e9", X"c0b9", X"1148", X"e95d", X"ede9", X"eef3", X"f5be", X"0108",
                                                        X"f2f2", X"e321", X"1893", X"f6e4", X"03d1", X"efb5", X"da23", X"e548", X"0f17", X"fd5e", X"0f20", X"05dd", X"f9a1", X"d337",
                                                        X"dd33", X"f04c", X"d75d", X"0c9f", X"f49f", X"f3ff", X"0266", X"0202", X"eaca", X"ea31", X"00bc", X"d6a3", X"0626", X"d941",
                                                        X"ce62", X"eff5", X"f996", X"037e", X"ef3d", X"ec3e", X"f2e8", X"fad3", X"f1ec", X"fe44", X"d553", X"e639", X"032a", X"f5e9",
                                                        X"f024", X"0917");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"0917";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

