// Seed: 75289592
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    output wand id_3,
    output supply1 id_4,
    output wire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    input wor id_13,
    output uwire id_14,
    input tri id_15,
    output tri0 id_16,
    output wire id_17,
    input wire id_18,
    input tri id_19,
    input wand id_20,
    input wire id_21
    , id_63,
    input supply0 id_22,
    input wor id_23,
    output supply0 id_24,
    output uwire id_25,
    input tri0 id_26
    , id_64,
    input wire id_27,
    output tri0 id_28
    , id_65,
    input uwire id_29,
    input tri id_30,
    input tri0 module_0,
    output wire id_32
    , id_66,
    output wire id_33,
    input uwire id_34,
    output wor id_35,
    input tri0 id_36,
    input wand id_37,
    output wire id_38,
    output uwire id_39,
    output tri1 id_40,
    input uwire id_41,
    input supply1 id_42,
    output supply0 id_43,
    output supply1 id_44,
    input wor id_45,
    output supply0 id_46,
    input wire id_47,
    input supply0 id_48,
    input wand id_49,
    output supply0 id_50
    , id_67,
    input tri id_51,
    input tri id_52,
    output wor id_53,
    output wand id_54,
    input supply1 id_55,
    input tri1 id_56,
    input supply1 id_57,
    output tri id_58,
    input uwire id_59,
    input wor id_60,
    output wire id_61
);
  logic [-1 : 1] id_68;
  assign module_1.id_18 = 0;
endmodule
module module_0 #(
    parameter id_16 = 32'd15,
    parameter id_8  = 32'd95
) (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    output wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    output logic id_7,
    input supply1 module_1,
    output uwire id_9,
    output tri id_10,
    output tri id_11,
    output tri id_12,
    output supply1 id_13,
    input wand id_14,
    input uwire id_15,
    input wor _id_16,
    input tri1 id_17,
    input wire id_18,
    input supply0 id_19,
    input wire id_20
);
  always @(1) begin : LABEL_0
    id_7 <= 1;
  end
  assign id_5 = -1'b0;
  wire id_22;
  assign id_4 = id_22;
  wire id_23;
  wire id_24;
  logic [-1 : -1] id_25;
  logic id_26 = 1, id_27;
  wire [id_8 : id_16] id_28;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_6,
      id_9,
      id_1,
      id_13,
      id_14,
      id_9,
      id_18,
      id_0,
      id_19,
      id_4,
      id_2,
      id_17,
      id_11,
      id_6,
      id_4,
      id_11,
      id_19,
      id_14,
      id_14,
      id_15,
      id_19,
      id_19,
      id_1,
      id_4,
      id_19,
      id_17,
      id_11,
      id_14,
      id_14,
      id_0,
      id_3,
      id_3,
      id_17,
      id_5,
      id_2,
      id_15,
      id_1,
      id_4,
      id_9,
      id_14,
      id_14,
      id_10,
      id_5,
      id_2,
      id_12,
      id_2,
      id_2,
      id_19,
      id_9,
      id_17,
      id_17,
      id_3,
      id_3,
      id_2,
      id_19,
      id_14,
      id_9,
      id_18,
      id_17,
      id_13
  );
  assign id_26 = id_17;
  wire  id_29;
  wire  id_30;
  logic id_31;
  ;
  assign id_25 = 1'd0;
endmodule
