{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702229712445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702229712446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 18:35:12 2023 " "Processing started: Sun Dec 10 18:35:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702229712446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1702229712446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto3 -c proyecto3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto3 -c proyecto3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1702229712446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1702229713106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1702229713106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registros.sv 1 1 " "Found 1 design units, including 1 entities, in source file banco_registros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registros " "Found entity 1: Banco_registros" {  } { { "Banco_registros.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/Banco_registros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_CONTROL alu_control fase1.sv(5) " "Verilog HDL Declaration information at fase1.sv(5): object \"ALU_CONTROL\" differs only in case from object \"alu_control\" in the same scope" {  } { { "fase1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1702229729348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase1.sv 1 1 " "Found 1 design units, including 1 entities, in source file fase1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fase1 " "Found entity 1: fase1" {  } { { "fase1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/mux1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador1 " "Found entity 1: sumador1" {  } { { "sumador1.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/sumador1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador2 " "Found entity 1: sumador2" {  } { { "sumador2.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/sumador2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CONTROL " "Found entity 1: ALU_CONTROL" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ALU_CONTROL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file puerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PUERTA_AND " "Found entity 1: PUERTA_AND" {  } { { "PUERTA_AND.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/PUERTA_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702229729394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1702229729394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fase1 " "Elaborating entity \"fase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1702229729447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "fase1.sv" "rom" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729479 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 1023 ROM.sv(15) " "Verilog HDL warning at ROM.sv(15): number of words (14) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "ROM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ROM.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1702229729487 "|fase1|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM.sv(10) " "Net \"rom.data_a\" at ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1702229729525 "|fase1|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM.sv(10) " "Net \"rom.waddr_a\" at ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1702229729525 "|fase1|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM.sv(10) " "Net \"rom.we_a\" at ROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1702229729526 "|fase1|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registros Banco_registros:banco_registros " "Elaborating entity \"Banco_registros\" for hierarchy \"Banco_registros:banco_registros\"" {  } { { "fase1.sv" "banco_registros" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "fase1.sv" "alu" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729676 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_flag ALU.sv(9) " "Verilog HDL Always Construct warning at ALU.sv(9): inferring latch(es) for variable \"zero_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ALU.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1702229729679 "|fase1|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag ALU.sv(9) " "Inferred latch for \"zero_flag\" at ALU.sv(9)" {  } { { "ALU.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ALU.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729681 "|fase1|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "fase1.sv" "ram" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729695 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 RAM.sv(18) " "Verilog HDL warning at RAM.sv(18): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "RAM.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/RAM.sv" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1702229729703 "|fase1|RAM:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:control " "Elaborating entity \"Control\" for hierarchy \"Control:control\"" {  } { { "fase1.sv" "control" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CONTROL ALU_CONTROL:alu_control " "Elaborating entity \"ALU_CONTROL\" for hierarchy \"ALU_CONTROL:alu_control\"" {  } { { "fase1.sv" "alu_control" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729767 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU_CONTROL.sv(40) " "Verilog HDL Case Statement warning at ALU_CONTROL.sv(40): case item expression never matches the case expression" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ALU_CONTROL.sv" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1702229729768 "|fase1|ALU_CONTROL:alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "concatenacion ALU_CONTROL.sv(9) " "Verilog HDL Always Construct warning at ALU_CONTROL.sv(9): inferring latch(es) for variable \"concatenacion\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_CONTROL.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ALU_CONTROL.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1702229729769 "|fase1|ALU_CONTROL:alu_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:immgen\"" {  } { { "fase1.sv" "immgen" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729781 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ImmGen.sv(16) " "Verilog HDL Case Statement warning at ImmGen.sv(16): case item expression covers a value already covered by a previous case item" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1702229729784 "|fase1|ImmGen:immgen"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ImmGen.sv(7) " "Verilog HDL Case Statement warning at ImmGen.sv(7): incomplete case statement has no default case item" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1702229729784 "|fase1|ImmGen:immgen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm ImmGen.sv(6) " "Verilog HDL Always Construct warning at ImmGen.sv(6): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1702229729785 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] ImmGen.sv(6) " "Inferred latch for \"imm\[0\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729786 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] ImmGen.sv(6) " "Inferred latch for \"imm\[1\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729786 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] ImmGen.sv(6) " "Inferred latch for \"imm\[2\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] ImmGen.sv(6) " "Inferred latch for \"imm\[3\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] ImmGen.sv(6) " "Inferred latch for \"imm\[4\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] ImmGen.sv(6) " "Inferred latch for \"imm\[5\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] ImmGen.sv(6) " "Inferred latch for \"imm\[6\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] ImmGen.sv(6) " "Inferred latch for \"imm\[7\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] ImmGen.sv(6) " "Inferred latch for \"imm\[8\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] ImmGen.sv(6) " "Inferred latch for \"imm\[9\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] ImmGen.sv(6) " "Inferred latch for \"imm\[10\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729787 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] ImmGen.sv(6) " "Inferred latch for \"imm\[11\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729788 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] ImmGen.sv(6) " "Inferred latch for \"imm\[12\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729788 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] ImmGen.sv(6) " "Inferred latch for \"imm\[13\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729789 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] ImmGen.sv(6) " "Inferred latch for \"imm\[14\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729789 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] ImmGen.sv(6) " "Inferred latch for \"imm\[15\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729789 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[16\] ImmGen.sv(6) " "Inferred latch for \"imm\[16\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729791 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[17\] ImmGen.sv(6) " "Inferred latch for \"imm\[17\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729791 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[18\] ImmGen.sv(6) " "Inferred latch for \"imm\[18\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729791 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[19\] ImmGen.sv(6) " "Inferred latch for \"imm\[19\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729791 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[20\] ImmGen.sv(6) " "Inferred latch for \"imm\[20\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729791 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[21\] ImmGen.sv(6) " "Inferred latch for \"imm\[21\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729791 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[22\] ImmGen.sv(6) " "Inferred latch for \"imm\[22\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729791 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[23\] ImmGen.sv(6) " "Inferred latch for \"imm\[23\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729792 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[24\] ImmGen.sv(6) " "Inferred latch for \"imm\[24\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729792 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[25\] ImmGen.sv(6) " "Inferred latch for \"imm\[25\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729792 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[26\] ImmGen.sv(6) " "Inferred latch for \"imm\[26\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729792 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[27\] ImmGen.sv(6) " "Inferred latch for \"imm\[27\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729792 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[28\] ImmGen.sv(6) " "Inferred latch for \"imm\[28\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729792 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[29\] ImmGen.sv(6) " "Inferred latch for \"imm\[29\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729793 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[30\] ImmGen.sv(6) " "Inferred latch for \"imm\[30\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729793 "|fase1|ImmGen:immgen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[31\] ImmGen.sv(6) " "Inferred latch for \"imm\[31\]\" at ImmGen.sv(6)" {  } { { "ImmGen.sv" "" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/ImmGen.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1702229729793 "|fase1|ImmGen:immgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:multiplexorREGISTROS " "Elaborating entity \"mux1\" for hierarchy \"mux1:multiplexorREGISTROS\"" {  } { { "fase1.sv" "multiplexorREGISTROS" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:multiplexor2 " "Elaborating entity \"mux2\" for hierarchy \"mux2:multiplexor2\"" {  } { { "fase1.sv" "multiplexor2" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador1 sumador1:SUMADOR1 " "Elaborating entity \"sumador1\" for hierarchy \"sumador1:SUMADOR1\"" {  } { { "fase1.sv" "SUMADOR1" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador2 sumador2:SUMADOR2 " "Elaborating entity \"sumador2\" for hierarchy \"sumador2:SUMADOR2\"" {  } { { "fase1.sv" "SUMADOR2" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "fase1.sv" "PC" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PUERTA_AND PUERTA_AND:puerta_and " "Elaborating entity \"PUERTA_AND\" for hierarchy \"PUERTA_AND:puerta_and\"" {  } { { "fase1.sv" "puerta_and" { Text "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/fase1.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1702229729916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/output_files/proyecto3.map.smsg " "Generated suppressed messages file C:/Users/adamc/OneDrive/Escritorio/UNI/5toCUATRI/ISDIGI/PROYECTO3/versiones/version2/10_DICIEMBRE_restored/output_files/proyecto3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1702229730255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702229730275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 18:35:30 2023 " "Processing ended: Sun Dec 10 18:35:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702229730275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702229730275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702229730275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1702229730275 ""}
