// Seed: 2237554169
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  wire id_4 = !1;
  assign id_4 = id_4;
  tri0 id_5, id_6;
  wire id_7, id_8;
  assign id_7 = id_4;
  wor id_9;
  assign module_1.type_1 = 0;
  assign id_5 = 1;
  id_10(
      id_3
  );
  assign id_9 = id_5;
  wire id_11;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1 id_6,
    input tri1 id_2,
    output supply1 id_3,
    input tri0 id_4
);
  id_7(
      id_2 - id_4 + 1 & -1
  );
  wire id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  always id_0 <= {1};
endmodule
