Analysis & Synthesis report for uartProject
Wed Dec 06 22:59:27 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41
 12. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:1:andN_i
 13. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:2:andN_i
 14. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:3:andN_i
 15. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:4:andN_i
 16. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:5:andN_i
 17. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:6:andN_i
 18. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:7:andN_i
 19. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg
 20. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256
 21. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:1:andN_i
 22. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:2:andN_i
 23. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:3:andN_i
 24. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:4:andN_i
 25. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:5:andN_i
 26. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:6:andN_i
 27. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:7:andN_i
 28. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg
 29. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8
 30. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|andN:\loop0:1:andN_i
 31. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|andN:\loop0:2:andN_i
 32. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg
 33. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150
 34. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:1:andN_i
 35. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:2:andN_i
 36. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:3:andN_i
 37. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:4:andN_i
 38. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:5:andN_i
 39. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:6:andN_i
 40. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:7:andN_i
 41. Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg
 42. Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg
 43. Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux
 44. Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux|nBit_mux2:mux2_0x
 45. Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux|nBit_mux2:mux2_1x
 46. Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux|nBit_mux2:mux2_x
 47. Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg
 48. Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg
 49. Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg
 50. Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter
 51. Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|andN:\loop0:1:andN_i
 52. Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|andN:\loop0:2:andN_i
 53. Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|andN:\loop0:3:andN_i
 54. Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg
 55. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg
 56. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_mux2:shift_load_high_mux_msb
 57. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_mux2:shift_load_high_mux
 58. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0
 59. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg
 60. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg
 61. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg
 62. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg
 63. Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg
 64. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux
 65. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux|nBit_mux2:mux2_0x
 66. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux|nBit_mux2:mux2_1x
 67. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux|nBit_mux2:mux2_x
 68. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux
 69. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux|nBit_mux2:mux2_0x
 70. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux|nBit_mux2:mux2_1x
 71. Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux|nBit_mux2:mux2_x
 72. Parameter Settings for User Entity Instance: bus_n_to_m:inst9
 73. Port Connectivity Checks: "traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux"
 74. Port Connectivity Checks: "traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux"
 75. Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg"
 76. Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg"
 77. Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg"
 78. Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg"
 79. Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg"
 80. Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0"
 81. Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg"
 82. Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg"
 83. Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter"
 84. Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg"
 85. Port Connectivity Checks: "uart_tx_fsm:inst7|parity_8Bit:p"
 86. Port Connectivity Checks: "uart_tx_fsm:inst7|t_flipflop:tx_state"
 87. Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg"
 88. Port Connectivity Checks: "uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff"
 89. Port Connectivity Checks: "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr"
 90. Port Connectivity Checks: "traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux"
 91. Port Connectivity Checks: "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg"
 92. Port Connectivity Checks: "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr"
 93. Port Connectivity Checks: "pulse_length_trim:inst1|d_flipflop:d1_ff"
 94. Port Connectivity Checks: "pulse_length_trim:inst1|d_flipflop:d0_ff"
 95. Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150"
 96. Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg"
 97. Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8"
 98. Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256"
 99. Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg"
100. Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41"
101. Elapsed Time Per Partition
102. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 06 22:59:27 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; uartProject                                     ;
; Top-level Entity Name              ; generalTest                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 141                                             ;
;     Total combinational functions  ; 141                                             ;
;     Dedicated logic registers      ; 94                                              ;
; Total registers                    ; 94                                              ;
; Total pins                         ; 132                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; generalTest        ; uartProject        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+--------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                      ; Library ;
+--------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; nBit_reg.vhd                                     ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_reg.vhd                                     ;         ;
; jk_flipflop.vhd                                  ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/jk_flipflop.vhd                                  ;         ;
; d_flipflop.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/d_flipflop.vhd                                   ;         ;
; mux2.vhd                                         ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux2.vhd                                         ;         ;
; nBit_PISO_reg.vhd                                ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_PISO_reg.vhd                                ;         ;
; nBit_PIPO_reg.vhd                                ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_PIPO_reg.vhd                                ;         ;
; parity_8Bit is.vhd                               ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/parity_8Bit is.vhd                               ;         ;
; mux4.vhd                                         ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux4.vhd                                         ;         ;
; t_flipflop.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/t_flipflop.vhd                                   ;         ;
; traffic_light_controller_tx_message_compiler.vhd ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_tx_message_compiler.vhd ;         ;
; nBit_mux4.vhd                                    ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_mux4.vhd                                    ;         ;
; nBit_mux2.vhd                                    ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_mux2.vhd                                    ;         ;
; traffic_light_controller_fsm.vhd                 ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_fsm.vhd                 ;         ;
; generalTest.bdf                                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf                                  ;         ;
; counter_4bits_sync_clear.vhd                     ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/counter_4bits_sync_clear.vhd                     ;         ;
; tlc_tx_message_buffer.vhd                        ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_tx_message_buffer.vhd                        ;         ;
; nChar_acsii7_shift_reg.vhd                       ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nChar_acsii7_shift_reg.vhd                       ;         ;
; uart_tx_fsm.vhd                                  ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd                                  ;         ;
; nBit_counter_sync_clear.vhd                      ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd                      ;         ;
; andN.vhd                                         ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/andN.vhd                                         ;         ;
; mux8.vhd                                         ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux8.vhd                                         ;         ;
; bus_n_to_m.vhd                                   ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/bus_n_to_m.vhd                                   ;         ;
; tlc_clock_generator.vhd                          ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_clock_generator.vhd                          ;         ;
; pulse_length_trim.vhd                            ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/pulse_length_trim.vhd                            ;         ;
+--------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 141                ;
;                                             ;                    ;
; Total combinational functions               ; 141                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 62                 ;
;     -- 3 input functions                    ; 45                 ;
;     -- <=2 input functions                  ; 34                 ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 141                ;
;     -- arithmetic mode                      ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 94                 ;
;     -- Dedicated logic registers            ; 94                 ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 132                ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
; Maximum fan-out node                        ; global_reset~input ;
; Maximum fan-out                             ; 94                 ;
; Total fan-out                               ; 1009               ;
; Average fan-out                             ; 2.02               ;
+---------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |generalTest                                           ; 141 (0)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 132  ; 0            ; |generalTest                                                                                                                                    ; work         ;
;    |pulse_length_trim:inst1|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|pulse_length_trim:inst1                                                                                                            ; work         ;
;       |d_flipflop:d0_ff|                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|pulse_length_trim:inst1|d_flipflop:d0_ff                                                                                           ; work         ;
;          |jk_flipflop:jk|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|pulse_length_trim:inst1|d_flipflop:d0_ff|jk_flipflop:jk                                                                            ; work         ;
;       |d_flipflop:d1_ff|                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|pulse_length_trim:inst1|d_flipflop:d1_ff                                                                                           ; work         ;
;          |jk_flipflop:jk|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|pulse_length_trim:inst1|d_flipflop:d1_ff|jk_flipflop:jk                                                                            ; work         ;
;    |tlc_clock_generator:inst11|                        ; 47 (0)            ; 27 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11                                                                                                         ; work         ;
;       |mux8:baud_mux|                                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|mux8:baud_mux                                                                                           ; work         ;
;          |mux2:mux2_msb|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|mux8:baud_mux|mux2:mux2_msb                                                                             ; work         ;
;          |mux4:mux4_high|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_high                                                                            ; work         ;
;          |mux4:mux4_low|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_low                                                                             ; work         ;
;       |nBit_counter_sync_clear:clk_div_150|            ; 12 (11)           ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150                                                                     ; work         ;
;          |andN:\loop0:5:andN_i|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:5:andN_i                                                ; work         ;
;          |nBit_reg:counter_reg|                        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg                                                ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:5:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:7:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk         ; work         ;
;       |nBit_counter_sync_clear:clk_div_256|            ; 13 (10)           ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256                                                                     ; work         ;
;          |andN:\loop0:4:andN_i|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:4:andN_i                                                ; work         ;
;          |andN:\loop0:6:andN_i|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:6:andN_i                                                ; work         ;
;          |nBit_reg:counter_reg|                        ; 1 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg                                                ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:5:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk         ; work         ;
;             |d_flipflop:\loop0:7:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff                        ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk         ; work         ;
;       |nBit_counter_sync_clear:clk_div_41|             ; 13 (11)           ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41                                                                      ; work         ;
;          |andN:\loop0:7:andN_i|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:7:andN_i                                                 ; work         ;
;          |nBit_reg:counter_reg|                        ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg                                                 ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk          ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk          ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk          ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk          ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk          ; work         ;
;             |d_flipflop:\loop0:5:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk          ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk          ; work         ;
;             |d_flipflop:\loop0:7:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff                         ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:7:dff|jk_flipflop:jk          ; work         ;
;       |nBit_counter_sync_clear:clk_div_8|              ; 4 (4)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8                                                                       ; work         ;
;          |nBit_reg:counter_reg|                        ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg                                                  ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff                          ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk           ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff                          ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk           ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff                          ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk           ; work         ;
;    |tlc_tx_message_buffer:inst4|                       ; 42 (4)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4                                                                                                        ; work         ;
;       |nChar_acsii7_shift_reg:ascii_reg|               ; 38 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg                                                                       ; work         ;
;          |nBit_mux2:shift_load_high_mux|               ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_mux2:shift_load_high_mux                                         ; work         ;
;          |nBit_reg:\loop0:1:ascii_reg|                 ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg                                           ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:5:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk    ; work         ;
;          |nBit_reg:\loop0:2:ascii_reg|                 ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg                                           ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:5:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk    ; work         ;
;          |nBit_reg:\loop0:3:ascii_reg|                 ; 0 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg                                           ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:5:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk    ; work         ;
;          |nBit_reg:\loop0:4:ascii_reg|                 ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg                                           ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk    ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk    ; work         ;
;          |nBit_reg:\loop0:5:ascii_reg|                 ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg                                           ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff                   ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk    ; work         ;
;          |nBit_reg:ascii_reg0|                         ; 11 (0)            ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0                                                   ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff                           ; work         ;
;                |jk_flipflop:jk|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:0:dff|jk_flipflop:jk            ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff                           ; work         ;
;                |jk_flipflop:jk|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:1:dff|jk_flipflop:jk            ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff                           ; work         ;
;                |jk_flipflop:jk|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:2:dff|jk_flipflop:jk            ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff                           ; work         ;
;                |jk_flipflop:jk|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:3:dff|jk_flipflop:jk            ; work         ;
;             |d_flipflop:\loop0:4:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff                           ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:4:dff|jk_flipflop:jk            ; work         ;
;             |d_flipflop:\loop0:5:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff                           ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:5:dff|jk_flipflop:jk            ; work         ;
;             |d_flipflop:\loop0:6:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff                           ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0|d_flipflop:\loop0:6:dff|jk_flipflop:jk            ; work         ;
;    |traffic_light_controller_fsm:inst3|                ; 16 (4)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3                                                                                                 ; work         ;
;       |counter_4bits_sync_clear:state_cntr|            ; 5 (3)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr                                                             ; work         ;
;          |nBit_reg:counter_reg|                        ; 2 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg                                        ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk ; work         ;
;       |counter_4bits_sync_clear:timer_cntr|            ; 7 (2)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr                                                             ; work         ;
;          |nBit_reg:counter_reg|                        ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg                                        ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff                ; work         ;
;                |jk_flipflop:jk|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk ; work         ;
;    |traffic_light_controller_tx_message_compiler:inst| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_tx_message_compiler:inst                                                                                  ; work         ;
;       |nBit_mux4:b2_mux|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux                                                                 ; work         ;
;          |nBit_mux2:mux2_x|                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux|nBit_mux2:mux2_x                                                ; work         ;
;       |nBit_mux4:b4_mux|                               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux                                                                 ; work         ;
;          |nBit_mux2:mux2_x|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux|nBit_mux2:mux2_x                                                ; work         ;
;    |uart_tx_fsm:inst7|                                 ; 29 (1)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7                                                                                                                  ; work         ;
;       |nBit_PIPO_reg:tdr_reg|                          ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg                                                                                            ; work         ;
;          |d_flipflop:\loop0:0:dffI|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:1:dffI|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:2:dffI|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:3:dffI|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:4:dffI|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:5:dffI|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:6:dffI|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk                                                    ; work         ;
;       |nBit_PISO_reg:tsr_reg|                          ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg                                                                                            ; work         ;
;          |d_flipflop:\loop0:0:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:1:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:2:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:3:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:4:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:5:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:6:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:7:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk                                                    ; work         ;
;          |d_flipflop:\loop0:8:dffI|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI                                                                   ; work         ;
;             |jk_flipflop:jk|                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk                                                    ; work         ;
;          |mux2:\loop0:0:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:0:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:1:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:1:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:2:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:2:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:3:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:3:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:4:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:4:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:5:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:5:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:6:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:6:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:7:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:7:mux_inI                                                                      ; work         ;
;          |mux2:\loop0:8:mux_inI|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|mux2:\loop0:8:mux_inI                                                                      ; work         ;
;       |nBit_counter_sync_clear:shift_counter|          ; 7 (2)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter                                                                            ; work         ;
;          |nBit_reg:counter_reg|                        ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg                                                       ; work         ;
;             |d_flipflop:\loop0:0:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff                               ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk                ; work         ;
;             |d_flipflop:\loop0:1:dff|                  ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff                               ; work         ;
;                |jk_flipflop:jk|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk                ; work         ;
;             |d_flipflop:\loop0:2:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff                               ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk                ; work         ;
;             |d_flipflop:\loop0:3:dff|                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff                               ; work         ;
;                |jk_flipflop:jk|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk                ; work         ;
;       |parity_8Bit:p|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|parity_8Bit:p                                                                                                    ; work         ;
;       |t_flipflop:tdr_empty_temp_ff|                   ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff                                                                                     ; work         ;
;          |jk_flipflop:jk|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk                                                                      ; work         ;
;       |t_flipflop:tx_state|                            ; 2 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|t_flipflop:tx_state                                                                                              ; work         ;
;          |jk_flipflop:jk|                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generalTest|uart_tx_fsm:inst7|t_flipflop:tx_state|jk_flipflop:jk                                                                               ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; Stuck at GND due to stuck port data_in                                                                                                          ;
; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:4:dff|jk_flipflop:jk|t_q ; Stuck at GND due to stuck port data_in                                                                                                          ;
; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:1:dff|jk_flipflop:jk|t_q ; Stuck at GND due to stuck port data_in                                                                                                          ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:dff0|jk_flipflop:jk|t_q                                                          ; Stuck at VCC due to stuck port data_in                                                                                                          ;
; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg|d_flipflop:\loop0:5:dff|jk_flipflop:jk|t_q ; Merged with tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk|t_q ; Merged with tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:2:dff|jk_flipflop:jk|t_q ; Merged with tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:3:dff|jk_flipflop:jk|t_q ; Merged with tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg|d_flipflop:\loop0:6:dff|jk_flipflop:jk|t_q ;
; Total Number of Removed Registers = 8                                                                                               ;                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 94    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 94    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff|jk_flipflop:jk|t_q                   ; 13      ;
; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q ; 3       ;
; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q ; 3       ;
; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q ; 3       ;
; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q ; 3       ;
; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q ; 3       ;
; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q ; 3       ;
; uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg|d_flipflop:\loop0:0:dffI|jk_flipflop:jk|t_q ; 3       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:8:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:7:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:6:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:5:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:4:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:3:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:2:dffI|jk_flipflop:jk|t_q ; 2       ;
; uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg|d_flipflop:\loop0:1:dffI|jk_flipflop:jk|t_q ; 2       ;
; Total number of inverted registers = 17                                             ;         ;
+-------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:1:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:2:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:3:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:4:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:5:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:6:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:7:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:1:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:2:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:3:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:4:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:5:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:6:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|andN:\loop0:7:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256|nBit_reg:counter_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|andN:\loop0:1:andN_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|andN:\loop0:2:andN_i ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:1:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:2:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:3:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:4:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:5:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:6:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|andN:\loop0:7:andN_i ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150|nBit_reg:counter_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux|nBit_mux2:mux2_0x ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux|nBit_mux2:mux2_1x ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux|nBit_mux2:mux2_x ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr|nBit_reg:counter_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|andN:\loop0:1:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|andN:\loop0:2:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|andN:\loop0:3:andN_i ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 3     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_mux2:shift_load_high_mux_msb ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_mux2:shift_load_high_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 35    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux|nBit_mux2:mux2_0x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux|nBit_mux2:mux2_1x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux|nBit_mux2:mux2_x ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux|nBit_mux2:mux2_0x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux|nBit_mux2:mux2_1x ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux|nBit_mux2:mux2_x ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 7     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_n_to_m:inst9 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 7     ; Signed Integer                       ;
; m              ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b2_mux" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; in3[6..3] ; Input ; Info     ; Stuck at VCC                                                    ;
; in3[2..1] ; Input ; Info     ; Stuck at GND                                                    ;
; in3[0]    ; Input ; Info     ; Stuck at VCC                                                    ;
; in2[6..5] ; Input ; Info     ; Stuck at VCC                                                    ;
; in2[2..0] ; Input ; Info     ; Stuck at VCC                                                    ;
; in2[4..3] ; Input ; Info     ; Stuck at GND                                                    ;
; in1[6..4] ; Input ; Info     ; Stuck at VCC                                                    ;
; in1[3..2] ; Input ; Info     ; Stuck at GND                                                    ;
; in1[1]    ; Input ; Info     ; Stuck at VCC                                                    ;
; in1[0]    ; Input ; Info     ; Stuck at GND                                                    ;
; in0[6..4] ; Input ; Info     ; Stuck at VCC                                                    ;
; in0[3..2] ; Input ; Info     ; Stuck at GND                                                    ;
; in0[1]    ; Input ; Info     ; Stuck at VCC                                                    ;
; in0[0]    ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux" ;
+-----------+-------+----------+-----------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                         ;
+-----------+-------+----------+-----------------------------------------------------------------+
; in3[6..4] ; Input ; Info     ; Stuck at VCC                                                    ;
; in3[3..2] ; Input ; Info     ; Stuck at GND                                                    ;
; in3[1]    ; Input ; Info     ; Stuck at VCC                                                    ;
; in3[0]    ; Input ; Info     ; Stuck at GND                                                    ;
; in2[6..4] ; Input ; Info     ; Stuck at VCC                                                    ;
; in2[3..2] ; Input ; Info     ; Stuck at GND                                                    ;
; in2[1]    ; Input ; Info     ; Stuck at VCC                                                    ;
; in2[0]    ; Input ; Info     ; Stuck at GND                                                    ;
; in1[6..3] ; Input ; Info     ; Stuck at VCC                                                    ;
; in1[2..1] ; Input ; Info     ; Stuck at GND                                                    ;
; in1[0]    ; Input ; Info     ; Stuck at VCC                                                    ;
; in0[6..5] ; Input ; Info     ; Stuck at VCC                                                    ;
; in0[2..0] ; Input ; Info     ; Stuck at VCC                                                    ;
; in0[4..3] ; Input ; Info     ; Stuck at GND                                                    ;
+-----------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:5:ascii_reg" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                            ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:4:ascii_reg" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                            ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:3:ascii_reg" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                            ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:2:ascii_reg" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                            ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:\loop0:1:ascii_reg" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                 ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                            ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0"     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg" ;
+---------+-------+----------+-------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                     ;
+---------+-------+----------+-------------------------------------------------------------+
; char_in ; Input ; Info     ; Stuck at GND                                                ;
+---------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter|nBit_reg:counter_reg"         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter" ;
+--------------+-------+----------+---------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                           ;
+--------------+-------+----------+---------------------------------------------------+
; target[2..1] ; Input ; Info     ; Stuck at GND                                      ;
; target[3]    ; Input ; Info     ; Stuck at VCC                                      ;
; target[0]    ; Input ; Info     ; Stuck at VCC                                      ;
+--------------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg"                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; parallel_in[9] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; parallel_in[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; serial_in      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clear          ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx_fsm:inst7|parity_8Bit:p" ;
+--------------+-------+----------+---------------------------+
; Port         ; Type  ; Severity ; Details                   ;
+--------------+-------+----------+---------------------------+
; in0[7]       ; Input ; Info     ; Stuck at GND              ;
; even_odd_low ; Input ; Info     ; Stuck at GND              ;
+--------------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx_fsm:inst7|t_flipflop:tx_state"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; en     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg"                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; clear ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; en    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clear ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:timer_cntr" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux" ;
+-----------+-------+----------+------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                    ;
+-----------+-------+----------+------------------------------------------------------------+
; in3[1..0] ; Input ; Info     ; Stuck at VCC                                               ;
; in3[3..2] ; Input ; Info     ; Stuck at GND                                               ;
; in2       ; Input ; Info     ; Stuck at VCC                                               ;
; in1[3..2] ; Input ; Info     ; Stuck at GND                                               ;
; in1[1]    ; Input ; Info     ; Stuck at VCC                                               ;
; in1[0]    ; Input ; Info     ; Stuck at GND                                               ;
; in0[2..0] ; Input ; Info     ; Stuck at GND                                               ;
; in0[3]    ; Input ; Info     ; Stuck at VCC                                               ;
+-----------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                    ;
+--------+--------+----------+--------------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                               ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+--------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr"                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; target[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; total[3..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_length_trim:inst1|d_flipflop:d1_ff" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; en     ; Input ; Info     ; Stuck at VCC                             ;
; preset ; Input ; Info     ; Stuck at GND                             ;
+--------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "pulse_length_trim:inst1|d_flipflop:d0_ff" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; en     ; Input ; Info     ; Stuck at VCC                             ;
; preset ; Input ; Info     ; Stuck at GND                             ;
+--------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_150"                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[2..1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[6..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; target[7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[4]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; target[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; total        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg"    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8"                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; en     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target ; Input  ; Info     ; Stuck at VCC                                                                        ;
; total  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_256" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; en     ; Input ; Info     ; Stuck at VCC                                                   ;
; target ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg"   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_not  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41"                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[4..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; target[7]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; target[6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; target[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; total        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 06 22:59:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uartProject -c uartProject
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file nbit_reg.vhd
    Info (12022): Found design unit 1: nBit_reg-rtl
    Info (12023): Found entity 1: nBit_reg
Info (12021): Found 2 design units, including 1 entities, in source file jk_flipflop.vhd
    Info (12022): Found design unit 1: jk_flipflop-rtl
    Info (12023): Found entity 1: jk_flipflop
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop.vhd
    Info (12022): Found design unit 1: d_flipflop-rtl
    Info (12023): Found entity 1: d_flipflop
Info (12021): Found 1 design units, including 1 entities, in source file uartproject.bdf
    Info (12023): Found entity 1: uartProject
Info (12021): Found 2 design units, including 1 entities, in source file uart_fsm.vhd
    Info (12022): Found design unit 1: uart_fsm-rtl
    Info (12023): Found entity 1: uart_fsm
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-rtl
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file nbit_piso_reg.vhd
    Info (12022): Found design unit 1: nBit_PISO_reg-rtl
    Info (12023): Found entity 1: nBit_PISO_reg
Info (12021): Found 2 design units, including 1 entities, in source file nbit_pipo_reg.vhd
    Info (12022): Found design unit 1: nBit_PIPO_reg-rtl
    Info (12023): Found entity 1: nBit_PIPO_reg
Info (12021): Found 2 design units, including 1 entities, in source file parity_8bit is.vhd
    Info (12022): Found design unit 1: parity_8Bit-rtl
    Info (12023): Found entity 1: parity_8Bit
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-rtl
    Info (12023): Found entity 1: mux4
Info (12021): Found 2 design units, including 1 entities, in source file t_flipflop.vhd
    Info (12022): Found design unit 1: t_flipflop-rtl
    Info (12023): Found entity 1: t_flipflop
Info (12021): Found 2 design units, including 1 entities, in source file traffic_light_controller_tx_message_compiler.vhd
    Info (12022): Found design unit 1: traffic_light_controller_tx_message_compiler-rtl
    Info (12023): Found entity 1: traffic_light_controller_tx_message_compiler
Info (12021): Found 2 design units, including 1 entities, in source file nbit_mux4.vhd
    Info (12022): Found design unit 1: nBit_mux4-rtl
    Info (12023): Found entity 1: nBit_mux4
Info (12021): Found 2 design units, including 1 entities, in source file nbit_mux2.vhd
    Info (12022): Found design unit 1: nBit_mux2-rtl
    Info (12023): Found entity 1: nBit_mux2
Info (12021): Found 2 design units, including 1 entities, in source file traffic_light_controller_fsm.vhd
    Info (12022): Found design unit 1: traffic_light_controller_fsm-rtl
    Info (12023): Found entity 1: traffic_light_controller_fsm
Info (12021): Found 2 design units, including 1 entities, in source file nbit_up_ripple_counter_sync_clear.vhd
    Info (12022): Found design unit 1: nBit_up_ripple_counter_sync_clear-rtl
    Info (12023): Found entity 1: nBit_up_ripple_counter_sync_clear
Info (12021): Found 2 design units, including 1 entities, in source file sr_latch.vhd
    Info (12022): Found design unit 1: sr_latch-rtl
    Info (12023): Found entity 1: sr_latch
Info (12021): Found 1 design units, including 1 entities, in source file generaltest.bdf
    Info (12023): Found entity 1: generalTest
Info (12021): Found 2 design units, including 1 entities, in source file simplified_traffic_light_controller_fsm.vhd
    Info (12022): Found design unit 1: simplified_traffic_light_controller_fsm-rtl
    Info (12023): Found entity 1: simplified_traffic_light_controller_fsm
Info (12021): Found 2 design units, including 1 entities, in source file counter_4bits_sync_clear.vhd
    Info (12022): Found design unit 1: counter_4bits_sync_clear-rtl
    Info (12023): Found entity 1: counter_4bits_sync_clear
Info (12021): Found 2 design units, including 1 entities, in source file tlc_tx_message_buffer.vhd
    Info (12022): Found design unit 1: tlc_tx_message_buffer-rtl
    Info (12023): Found entity 1: tlc_tx_message_buffer
Info (12021): Found 2 design units, including 1 entities, in source file nchar_acsii7_shift_reg.vhd
    Info (12022): Found design unit 1: nChar_acsii7_shift_reg-rtl
    Info (12023): Found entity 1: nChar_acsii7_shift_reg
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx_fsm.vhd
    Info (12022): Found design unit 1: uart_tx_fsm-rtl
    Info (12023): Found entity 1: uart_tx_fsm
Info (12021): Found 0 design units, including 0 entities, in source file uart_rxtx_arbiter.vhd
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx_fsm.vhd
    Info (12022): Found design unit 1: uart_rx_fsm-rtl
    Info (12023): Found entity 1: uart_rx_fsm
Info (12021): Found 2 design units, including 1 entities, in source file traffic_light_tx.vhd
    Info (12022): Found design unit 1: traffic_light_tx-rtl
    Info (12023): Found entity 1: traffic_light_tx
Info (12021): Found 2 design units, including 1 entities, in source file nbit_counter_sync_clear.vhd
    Info (12022): Found design unit 1: nBit_counter_sync_clear-rtl
    Info (12023): Found entity 1: nBit_counter_sync_clear
Info (12021): Found 2 design units, including 1 entities, in source file andn.vhd
    Info (12022): Found design unit 1: andN-rtl
    Info (12023): Found entity 1: andN
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: mux8-rtl
    Info (12023): Found entity 1: mux8
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-fsm
    Info (12023): Found entity 1: debouncer
Info (12021): Found 4 design units, including 2 entities, in source file byte_to_bcd.vhd
    Info (12022): Found design unit 1: byte_to_bcd-struct
    Info (12022): Found design unit 2: byte_to_bcd_tb-foo
    Info (12023): Found entity 1: byte_to_bcd
    Info (12023): Found entity 2: byte_to_bcd_tb
Info (12021): Found 2 design units, including 1 entities, in source file dec_7seg.vhd
    Info (12022): Found design unit 1: dec_7seg-rtl
    Info (12023): Found entity 1: dec_7seg
Info (12021): Found 2 design units, including 1 entities, in source file bus_n_to_m.vhd
    Info (12022): Found design unit 1: bus_n_to_m-rtl
    Info (12023): Found entity 1: bus_n_to_m
Info (12021): Found 2 design units, including 1 entities, in source file tlc_clock_generator.vhd
    Info (12022): Found design unit 1: tlc_clock_generator-rtl
    Info (12023): Found entity 1: tlc_clock_generator
Info (12021): Found 2 design units, including 1 entities, in source file pulse_length_trim.vhd
    Info (12022): Found design unit 1: pulse_length_trim-rtl
    Info (12023): Found entity 1: pulse_length_trim
Info (12021): Found 1 design units, including 1 entities, in source file rxtest.bdf
    Info (12023): Found entity 1: rxTest
Info (12021): Found 1 design units, including 1 entities, in source file txtest.bdf
    Info (12023): Found entity 1: txTest
Info (12021): Found 1 design units, including 1 entities, in source file baudtest.bdf
    Info (12023): Found entity 1: BaudTest
Info (12127): Elaborating entity "generalTest" for the top level hierarchy
Warning (275013): Port "clk" of type traffic_light_controller_fsm and instance "inst3" is missing source signal
Warning (275008): Primitive "VCC" of instance "inst2" not used
Info (12128): Elaborating entity "tlc_clock_generator" for hierarchy "tlc_clock_generator:inst11"
Info (12128): Elaborating entity "nBit_counter_sync_clear" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41"
Info (12128): Elaborating entity "andN" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:1:andN_i"
Info (12128): Elaborating entity "andN" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:2:andN_i"
Info (12128): Elaborating entity "andN" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:3:andN_i"
Info (12128): Elaborating entity "andN" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:4:andN_i"
Info (12128): Elaborating entity "andN" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:5:andN_i"
Info (12128): Elaborating entity "andN" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:6:andN_i"
Info (12128): Elaborating entity "andN" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|andN:\loop0:7:andN_i"
Info (12128): Elaborating entity "nBit_reg" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg"
Info (12128): Elaborating entity "d_flipflop" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff"
Info (12128): Elaborating entity "jk_flipflop" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk"
Warning (10492): VHDL Process Statement warning at jk_flipflop.vhd(54): signal "clear" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jk_flipflop.vhd(56): signal "preset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at jk_flipflop.vhd(58): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "mux8" for hierarchy "tlc_clock_generator:inst11|mux8:baud_mux"
Info (12128): Elaborating entity "mux4" for hierarchy "tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_low"
Info (12128): Elaborating entity "mux2" for hierarchy "tlc_clock_generator:inst11|mux8:baud_mux|mux2:mux2_msb"
Info (12128): Elaborating entity "nBit_counter_sync_clear" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8"
Info (12128): Elaborating entity "nBit_reg" for hierarchy "tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_8|nBit_reg:counter_reg"
Info (12128): Elaborating entity "pulse_length_trim" for hierarchy "pulse_length_trim:inst1"
Info (12128): Elaborating entity "traffic_light_controller_fsm" for hierarchy "traffic_light_controller_fsm:inst3"
Info (12128): Elaborating entity "counter_4bits_sync_clear" for hierarchy "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr"
Info (12128): Elaborating entity "nBit_reg" for hierarchy "traffic_light_controller_fsm:inst3|counter_4bits_sync_clear:state_cntr|nBit_reg:counter_reg"
Info (12128): Elaborating entity "nBit_mux4" for hierarchy "traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux"
Info (12128): Elaborating entity "nBit_mux2" for hierarchy "traffic_light_controller_fsm:inst3|nBit_mux4:timer_target_mux|nBit_mux2:mux2_0x"
Info (12128): Elaborating entity "uart_tx_fsm" for hierarchy "uart_tx_fsm:inst7"
Info (12128): Elaborating entity "t_flipflop" for hierarchy "uart_tx_fsm:inst7|t_flipflop:tdr_empty_temp_ff"
Info (12128): Elaborating entity "nBit_PIPO_reg" for hierarchy "uart_tx_fsm:inst7|nBit_PIPO_reg:tdr_reg"
Info (12128): Elaborating entity "parity_8Bit" for hierarchy "uart_tx_fsm:inst7|parity_8Bit:p"
Info (12128): Elaborating entity "nBit_PISO_reg" for hierarchy "uart_tx_fsm:inst7|nBit_PISO_reg:tsr_reg"
Info (12128): Elaborating entity "nBit_counter_sync_clear" for hierarchy "uart_tx_fsm:inst7|nBit_counter_sync_clear:shift_counter"
Info (12128): Elaborating entity "tlc_tx_message_buffer" for hierarchy "tlc_tx_message_buffer:inst4"
Info (12128): Elaborating entity "nChar_acsii7_shift_reg" for hierarchy "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg"
Info (12128): Elaborating entity "nBit_mux2" for hierarchy "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_mux2:shift_load_high_mux_msb"
Info (12128): Elaborating entity "nBit_mux2" for hierarchy "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_mux2:shift_load_high_mux"
Info (12128): Elaborating entity "nBit_reg" for hierarchy "tlc_tx_message_buffer:inst4|nChar_acsii7_shift_reg:ascii_reg|nBit_reg:ascii_reg0"
Info (12128): Elaborating entity "traffic_light_controller_tx_message_compiler" for hierarchy "traffic_light_controller_tx_message_compiler:inst"
Info (12128): Elaborating entity "nBit_mux4" for hierarchy "traffic_light_controller_tx_message_compiler:inst|nBit_mux4:b4_mux"
Info (12128): Elaborating entity "bus_n_to_m" for hierarchy "bus_n_to_m:inst9"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer tlc_clock_generator:inst11|mux8:baud_mux|mux2:mux2_msb|out0~synth
    Warning (19017): Found clock multiplexer tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_high|out0~synth
    Warning (19017): Found clock multiplexer tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_low|out0~synth
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ascii_chars[40]" is stuck at GND
    Warning (13410): Pin "ascii_chars[39]" is stuck at GND
    Warning (13410): Pin "ascii_chars[36]" is stuck at GND
    Warning (13410): Pin "tsr[9]" is stuck at VCC
    Warning (13410): Pin "tx_message[41]" is stuck at VCC
    Warning (13410): Pin "tx_message[40]" is stuck at GND
    Warning (13410): Pin "tx_message[39]" is stuck at GND
    Warning (13410): Pin "tx_message[38]" is stuck at VCC
    Warning (13410): Pin "tx_message[37]" is stuck at VCC
    Warning (13410): Pin "tx_message[36]" is stuck at GND
    Warning (13410): Pin "tx_message[35]" is stuck at VCC
    Warning (13410): Pin "tx_message[34]" is stuck at VCC
    Warning (13410): Pin "tx_message[33]" is stuck at VCC
    Warning (13410): Pin "tx_message[27]" is stuck at VCC
    Warning (13410): Pin "tx_message[26]" is stuck at GND
    Warning (13410): Pin "tx_message[25]" is stuck at VCC
    Warning (13410): Pin "tx_message[24]" is stuck at VCC
    Warning (13410): Pin "tx_message[23]" is stuck at VCC
    Warning (13410): Pin "tx_message[22]" is stuck at VCC
    Warning (13410): Pin "tx_message[21]" is stuck at VCC
    Warning (13410): Pin "tx_message[20]" is stuck at VCC
    Warning (13410): Pin "tx_message[19]" is stuck at GND
    Warning (13410): Pin "tx_message[18]" is stuck at VCC
    Warning (13410): Pin "tx_message[17]" is stuck at GND
    Warning (13410): Pin "tx_message[16]" is stuck at GND
    Warning (13410): Pin "tx_message[15]" is stuck at VCC
    Warning (13410): Pin "tx_message[14]" is stuck at VCC
    Warning (13410): Pin "tx_message[13]" is stuck at VCC
    Warning (13410): Pin "tx_message[12]" is stuck at VCC
    Warning (13410): Pin "tx_message[6]" is stuck at GND
    Warning (13410): Pin "tx_message[5]" is stuck at GND
    Warning (13410): Pin "tx_message[4]" is stuck at GND
    Warning (13410): Pin "tx_message[3]" is stuck at VCC
    Warning (13410): Pin "tx_message[2]" is stuck at VCC
    Warning (13410): Pin "tx_message[1]" is stuck at GND
    Warning (13410): Pin "tx_message[0]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 275 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 126 output pins
    Info (21061): Implemented 143 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4628 megabytes
    Info: Processing ended: Wed Dec 06 22:59:27 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


