Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Mon Apr  4 23:09:52 2022
| Host             : uberbertha running 64-bit Arch Linux
| Command          : report_power -file soc_power_routed.rpt -pb soc_power_summary_routed.pb -rpx soc_power_routed.rpx
| Design           : soc
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.185        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.111        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |       13 |       --- |             --- |
| Slice Logic              |     0.001 |     7476 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     2702 |     32600 |            8.29 |
|   Register               |    <0.001 |     3245 |     65200 |            4.98 |
|   LUT as Shift Register  |    <0.001 |      146 |      9600 |            1.52 |
|   CARRY4                 |    <0.001 |       97 |      8150 |            1.19 |
|   F7/F8 Muxes            |    <0.001 |      250 |     32600 |            0.77 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   Others                 |     0.000 |      415 |       --- |             --- |
| Signals                  |     0.003 |     5945 |       --- |             --- |
| Block RAM                |     0.010 |       51 |        75 |           68.00 |
| MMCM                     |     0.085 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |        6 |       210 |            2.86 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.185 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.025 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.060 |       0.047 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk100M                                                                                    | clk100M                                                              |            10.0 |
| clkfbout_clk_gen                                                                           | sys_clk_gen/inst/clkfbout_clk_gen                                    |            50.0 |
| clkfbout_clk_gen_1                                                                         | sys_clk_gen/inst/clkfbout_clk_gen                                    |            50.0 |
| core_clk_clk_gen                                                                           | sys_clk_gen/inst/core_clk_clk_gen                                    |           200.0 |
| core_clk_clk_gen_1                                                                         | sys_clk_gen/inst/core_clk_clk_gen                                    |           200.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| ila_clk_clk_gen                                                                            | sys_clk_gen/inst/ila_clk_clk_gen                                     |             9.7 |
| ila_clk_clk_gen_1                                                                          | sys_clk_gen/inst/ila_clk_clk_gen                                     |             9.7 |
| mem_clk_clk_gen                                                                            | sys_clk_gen/inst/mem_clk_clk_gen                                     |            50.0 |
| mem_clk_clk_gen_1                                                                          | sys_clk_gen/inst/mem_clk_clk_gen                                     |            50.0 |
| sys_clk_pin                                                                                | clk100M                                                              |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| soc                      |     0.111 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   logic_analyzer         |     0.015 |
|     inst                 |     0.015 |
|       ila_core_inst      |     0.015 |
|   main_mem               |     0.004 |
|     U0                   |     0.004 |
|       inst_blk_mem_gen   |     0.004 |
|   prog_mem               |     0.001 |
|     U0                   |     0.001 |
|       inst_blk_mem_gen   |     0.001 |
|   sys_clk_gen            |     0.086 |
|     inst                 |     0.086 |
+--------------------------+-----------+


