
topÔ
ÿ
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[15]_pad
PADSRAM_DQ[15]PB70CSRAM_DQ[15]Ô
ÿ
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[14]_pad
PADSRAM_DQ[14]PB70DSRAM_DQ[14]Ô
ÿ
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[13]_pad
PADSRAM_DQ[13]PB67CSRAM_DQ[13]Ô
ÿ
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[12]_pad
PADSRAM_DQ[12]PB67DSRAM_DQ[12]Ô
ÿ
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[11]_pad
PADSRAM_DQ[11]PB64CSRAM_DQ[11]Ô
ÿ
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[10]_pad
PADSRAM_DQ[10]PB64DSRAM_DQ[10]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[9]_pad
PAD
SRAM_DQ[9]PB61C
SRAM_DQ[9]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[8]_pad
PAD
SRAM_DQ[8]PB58C
SRAM_DQ[8]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[7]_pad
PAD
SRAM_DQ[7]PB64A
SRAM_DQ[7]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[6]_pad
PAD
SRAM_DQ[6]PB54A
SRAM_DQ[6]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[5]_pad
PAD
SRAM_DQ[5]PB67A
SRAM_DQ[5]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[4]_pad
PAD
SRAM_DQ[4]PB67B
SRAM_DQ[4]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[3]_pad
PAD
SRAM_DQ[3]PB70A
SRAM_DQ[3]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[2]_pad
PAD
SRAM_DQ[2]PB70B
SRAM_DQ[2]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[1]_pad
PAD
SRAM_DQ[1]PB79A
SRAM_DQ[1]Ï
÷
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUFSRAM_DQ[0]_pad
PAD
SRAM_DQ[0]PB79B
SRAM_DQ[0]‡
Œ
PIO¢PADDI:PADDI
TRIMUX:PADDT:::PADDT=#SIG
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
PGMUX:INBUF
ODMUX:TRIMUX
INRDMUX:PGMUX
LVDSMUX:DATAMUX

IOBUF
swddio_pad
PADswddioPT10Dswddioê
˝
PIOœPADDI:PADDI
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=NA,SLEWRATE=NA,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
VREF:OFF
PGMUX:INBUF
INRDMUX:PGMUX

IOBUFclk_25M_pad
PADclk_25MPT79Aclk_25Mç
˚
PIOœPADDI:PADDI
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=NA,SLEWRATE=NA,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
VREF:OFF
PGMUX:INBUF
INRDMUX:PGMUX

IOBUF
swdclk_pad
PADswdclkPT13Bswdclkô
É
PIOœPADDI:PADDI
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=NA,SLEWRATE=NA,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
VREF:OFF
PGMUX:INBUF
INRDMUX:PGMUX

IOBUFkey_pin[1]_pad
PAD
key_pin[1]PT40C
key_pin[1]ô
É
PIOœPADDI:PADDI
IOBUF:::PULLMODE=DOWN,IO_TYPE=LVCMOS33,DRIVE=NA,SLEWRATE=NA,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
VREF:OFF
PGMUX:INBUF
INRDMUX:PGMUX

IOBUFkey_pin[0]_pad
PAD
key_pin[0]PT37D
key_pin[0]ö
É
PIOÕPADDI:PADDI
IOBUF:::PULLMODE=UP,IO_TYPE=LVCMOS33,DRIVE=NA,SLEWRATE=NA,CLAMP=ON,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=SMALL,PERSISTENT=OFF
VREF:OFF
PGMUX:INBUF
INRDMUX:PGMUX

IOBUFuart_DAP_rx_pad
PADuart_DAP_rxPT31Cuart_DAP_rxª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFled_core_pad
PADled_corePT43Dled_core 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[18]_pad
PADSRAM_ADDR[18]PB61DSRAM_ADDR[18] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[17]_pad
PADSRAM_ADDR[17]PB92DSRAM_ADDR[17] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[16]_pad
PADSRAM_ADDR[16]PB89DSRAM_ADDR[16] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[15]_pad
PADSRAM_ADDR[15]PB82DSRAM_ADDR[15] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[14]_pad
PADSRAM_ADDR[14]PB54CSRAM_ADDR[14] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[13]_pad
PADSRAM_ADDR[13]PB58DSRAM_ADDR[13] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[12]_pad
PADSRAM_ADDR[12]PB51CSRAM_ADDR[12] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[11]_pad
PADSRAM_ADDR[11]PB54DSRAM_ADDR[11] 
±
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[10]_pad
PADSRAM_ADDR[10]PB51DSRAM_ADDR[10]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[9]_pad
PADSRAM_ADDR[9]PB58ASRAM_ADDR[9]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[8]_pad
PADSRAM_ADDR[8]PB61BSRAM_ADDR[8]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[7]_pad
PADSRAM_ADDR[7]PB61ASRAM_ADDR[7]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[6]_pad
PADSRAM_ADDR[6]PB58BSRAM_ADDR[6]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[5]_pad
PADSRAM_ADDR[5]PB64BSRAM_ADDR[5]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[4]_pad
PADSRAM_ADDR[4]PB92ASRAM_ADDR[4]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[3]_pad
PADSRAM_ADDR[3]PB92CSRAM_ADDR[3]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[2]_pad
PADSRAM_ADDR[2]PB95DSRAM_ADDR[2]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[1]_pad
PADSRAM_ADDR[1]PB92BSRAM_ADDR[1]«
Ø
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_ADDR[0]_pad
PADSRAM_ADDR[0]PB85CSRAM_ADDR[0]ª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_nWE_pad
PADSRAM_nWEPB54BSRAM_nWEª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_nOE_pad
PADSRAM_nOEPB89CSRAM_nOEª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_nCE_pad
PADSRAM_nCEPB79CSRAM_nCEª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_nLB_pad
PADSRAM_nLBPB82CSRAM_nLBª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFSRAM_nUB_pad
PADSRAM_nUBPB79DSRAM_nUB¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFflash_sclk_pad
PAD
flash_sclkPT13C
flash_sclkª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFflash_cs_pad
PADflash_csPT52Dflash_cs¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFflash_mosi_pad
PAD
flash_mosiPT10B
flash_mosi¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFled_pin[3]_pad
PAD
led_pin[3]PT92D
led_pin[3]¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFled_pin[2]_pad
PAD
led_pin[2]PT92A
led_pin[2]¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFled_pin[1]_pad
PAD
led_pin[1]PT92B
led_pin[1]¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFled_pin[0]_pad
PAD
led_pin[0]PT95D
led_pin[0]ª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFbeep_pin_pad
PADbeep_pinPT92Cbeep_pin¬
´
PIOıTRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=UP,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFuart_DAP_tx_pad
PADuart_DAP_txPT76Cuart_DAP_tx»
Ø
PIOıTRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=UP,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFuart_ch340_tx_pad
PADuart_ch340_txPT70Auart_ch340_tx∏
•
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFsd_sclk_pad
PADsd_sclkPT67Asd_sclk≤
°
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUF	sd_cs_pad
PADsd_csPT73Dsd_cs∏
•
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFsd_mosi_pad
PADsd_mosiPT85Csd_mosi¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFw5500_sclk_pad
PAD
w5500_sclkPB98D
w5500_sclkª
ß
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFw5500_cs_pad
PADw5500_csPB82Aw5500_cs¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFw5500_mosi_pad
PAD
w5500_mosiPB98C
w5500_mosi¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFseg7_SH_CP_pad
PAD
seg7_SH_CPPT37C
seg7_SH_CP¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFseg7_ST_CP_pad
PAD
seg7_ST_CPPT40B
seg7_ST_CP∏
•
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:PADDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFseg7_DS_pad
PADseg7_DSPT16Aseg7_DS¡
´
PIO˜TRIMUX:PADDT:::PADDT=0
IOBUF:::PULLMODE=NONE,IO_TYPE=LVCMOS33,DRIVE=8,SLEWRATE=SLOW,CLAMP=OFF,OPENDRAIN=OFF,DIFFRESISTOR=OFF,DIFFDRIVE=NA,BANK_VCCIO=3.3,HYSTERESIS=NA,PERSISTENT=OFF
DATAMUX:IOLDO:::PADDO=#SIG
VREF:OFF
ODMUX:TRIMUX
LVDSMUX:DATAMUX

IOBUFosc_c6_pin_pad
PAD
osc_c6_pinPT43C
osc_c6_pin§
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[7]IOL_B70CSRAM_DQ[15]_MGIOL§
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[6]IOL_B70DSRAM_DQ[14]_MGIOL§
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[5]IOL_B67CSRAM_DQ[13]_MGIOL§
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[4]IOL_B67DSRAM_DQ[12]_MGIOL§
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[3]IOL_B64CSRAM_DQ[11]_MGIOL§
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[2]IOL_B64DSRAM_DQ[10]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[1]IOL_B61CSRAM_DQ[9]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_1_reg[0]IOL_B58CSRAM_DQ[8]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[7]IOL_B64ASRAM_DQ[7]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[6]IOL_B54ASRAM_DQ[6]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[5]IOL_B67ASRAM_DQ[5]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[4]IOL_B67BSRAM_DQ[4]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[3]IOL_B70ASRAM_DQ[3]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[2]IOL_B70BSRAM_DQ[2]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[1]IOL_B79ASRAM_DQ[1]_MGIOL£
Ñ
IOLOGIC GSR:ENABLED
CEIMUX:CEMUX
SRMODE:ASYNC
FF:::REGSET=RESET,INREGMODE=FF,GSR=ENABLED,SRMODE=ASYNC
INFF:INFF
MODE:IREG_OREG
CLKIMUX:CLK:::1=1,CLK=#SIG
LSRIMUX:LSRMUX
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
,
FF&cm3inst/ahb_sram1/read_buffer_0_reg[0]IOL_B79BSRAM_DQ[0]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[17]IOL_B61DSRAM_ADDR[18]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[16]IOL_B92DSRAM_ADDR[17]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[15]IOL_B89DSRAM_ADDR[16]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[14]IOL_B82DSRAM_ADDR[15]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[13]IOL_B54CSRAM_ADDR[14]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[12]IOL_B58DSRAM_ADDR[13]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[11]IOL_B51CSRAM_ADDR[12]_MGIOLÀ
©
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
1
OUTREG'cm3inst/ahb_sram1/reg_addr_high_reg[10]IOL_B54DSRAM_ADDR[11]_MGIOL 
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[9]IOL_B51DSRAM_ADDR[10]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[8]IOL_B58ASRAM_ADDR[9]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[7]IOL_B61BSRAM_ADDR[8]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[6]IOL_B61ASRAM_ADDR[7]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[5]IOL_B58BSRAM_ADDR[6]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[4]IOL_B64BSRAM_ADDR[5]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[3]IOL_B92ASRAM_ADDR[4]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[2]IOL_B92CSRAM_ADDR[3]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[1]IOL_B95DSRAM_ADDR[2]_MGIOL…
®
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
0
OUTREG&cm3inst/ahb_sram1/reg_addr_high_reg[0]IOL_B92BSRAM_ADDR[1]_MGIOL∂
ï
IOLOGIC”GSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:1
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
LSRMUX:LSR:::LSR=#INV
4
OUTREG*cm3inst/ahb_sram1/reg_addr_low_reg[1]_dup1IOL_B85CSRAM_ADDR[0]_MGIOL§
á
IOLOGIC—GSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=SET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:1
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
LSRMUX:LSR:::LSR=#INV
(
OUTREGcm3inst/ahb_sram1/reg_we_n_regIOL_B54BSRAM_nWE_MGIOL§
á
IOLOGIC—GSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=SET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:1
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
LSRMUX:LSR:::LSR=#INV
(
OUTREGcm3inst/ahb_sram1/reg_oe_n_regIOL_B89CSRAM_nOE_MGIOL§
á
IOLOGIC—GSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=SET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:1
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
LSRMUX:LSR:::LSR=#INV
(
OUTREGcm3inst/ahb_sram1/reg_ce_n_regIOL_B79CSRAM_nCE_MGIOLß
ä
IOLOGIC—GSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=SET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:1
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
LSRMUX:LSR:::LSR=#INV
+
OUTREG!cm3inst/ahb_sram1/reg_bs_n_reg[0]IOL_B82CSRAM_nLB_MGIOLß
ä
IOLOGIC—GSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=SET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:1
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
LSRMUX:LSR:::LSR=#INV
+
OUTREG!cm3inst/ahb_sram1/reg_bs_n_reg[1]IOL_B79DSRAM_nUB_MGIOL∫
õ
IOLOGICËGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=SET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
%
OUTREGled_wf1/led_sig_reg[3]_dup1IOL_T92Dled_pin[3]_MGIOL∫
õ
IOLOGICËGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=SET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
%
OUTREGled_wf1/led_sig_reg[2]_dup1IOL_T92Aled_pin[2]_MGIOLº
ù
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
%
OUTREGled_wf1/led_sig_reg[1]_dup1IOL_T92Bled_pin[1]_MGIOLº
ù
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
%
OUTREGled_wf1/led_sig_reg[0]_dup1IOL_T95Dled_pin[0]_MGIOLº
ù
IOLOGICÍGSR:ENABLED
SRMODE:ASYNC
OUTREG:::REGSET=RESET,GSR=ENABLED,SRMODE=ASYNC,OUTREGMODE=FF
IOLDO:IOLDO
MODE:IREG_OREG
CEOMUX:CEMUX
LSROMUX:LSRMUX
CLKOMUX:CLK:::1=1,CLK=#SIG
TXDATA0MUX:TXDATA0:::0=0
CEMUX:CE:::CE=#SIG
LSRMUX:LSR:::LSR=#INV
%
OUTREGled_wf1/led_sig_reg[0]_dup2IOL_T43Cosc_c6_pin_MGIOLÜ
„
PLL_25K◊MODE:EHXPLLJ_25K
EHXPLLJ_25K:::CLKI_DIV=1,CLKFB_DIV=8,CLKOP_DIV=4,CLKOS_DIV=8,CLKOS2_DIV=16,CLKOS3_DIV=0,CLKO5_DIV=0,CLKO6_DIV=8,CLKO7_DIV=8,CLOCK_ENABLE_PORTS=DISABLED,CLKOP_ENABLE=ENABLED,CLKOS_ENABLE=ENABLED,CLKOS2_ENABLE=ENABLED,CLKOS3_ENABLE=DISABLED,CLKO5_ENABLE=DISABLED,CLKO5_SEL=CLKO5,CLKOPD_DLY=0,SPECTR_TEST_EN_USR=FALSE,CLKO6_ENABLE=ENABLED,CLKO7_ENABLE=ENABLED,VCO_BYPASS_A0=DISABLED,VCO_BYPASS_B0=DISABLED,VCO_BYPASS_C0=DISABLED,VCO_BYPASS_D0=DISABLED,VCO_BYPASS_E0=DISABLED,VCO_BYPASS_F0=DISABLED,VCO_BYPASS_G0=DISABLED,CLKOP_CPHASE=3,CLKOS_CPHASE=7,CLKOS2_CPHASE=15,CLKOS3_CPHASE=0,CLKO5_CPHASE=0,CLKO6_CPHASE=0,CLKO7_CPHASE=0,CLKOP_FPHASE=0,CLKOS_FPHASE=0,CLKOS2_FPHASE=0,CLKOS3_FPHASE=0,CLKO5_FPHASE=0,CLKO6_FPHASE=0,CLKO7_FPHASE=0,FEEDBK_PATH=INT_DIVA,KVCO=0,LPF_CAPACITOR=0,LPF_RESISTOR=48,ICP_CURRENT=8,FRACN_ENABLE=DISABLED,FRACN_DIV=0,FRACN_ORDER=0,CLKOP_TRIM_POL=RISING,CLKOP_TRIM_DELAY=0,CLKOS_TRIM_POL=RISING,CLKOS_TRIM_DELAY=0,PLL_EXPERT=DISABLED,PLL_USE_WB=DISABLED,PREDIVIDER_MUXA1=0,PREDIVIDER_MUXB1=0,PREDIVIDER_MUXC1=0,PREDIVIDER_MUXD1=0,OUTDIVIDER_MUXA2=DIVA,OUTDIVIDER_MUXB2=DIVB,OUTDIVIDER_MUXC2=DIVC,OUTDIVIDER_MUXD2=DIVD,OUTDIVIDER_MUXE2=DIVE,OUTDIVIDER_MUXF2=DIVF,OUTDIVIDER_MUXG2=DIVG,FREQ_LOCK_ACCURACY=2,PLL_LOCK_MODE=0,PLL_LOCK_DELAY=200,STDBY_ENABLE=DISABLED,REFIN_RESET=DISABLED,SYNC_ENABLE=DISABLED,INT_LOCK_STICKY=ENABLED,DPHASE_SOURCE=DISABLED,PLLRST_ENA=DISABLED,MRST_ENA=DISABLED,DCRST_ENA=DISABLED,DDRST_ENA=DISABLED,INTFB_WAKE=DISABLED,EN_PHI=FALSE,TESTMODE=NO,GMC_GAIN=0,GMC_TEST=14,MFG1_TEST=0,MFG2_TEST=0,MFG_FORCE_VFILTER=0,MFG_ICP_TEST=0,MFG_EN_UP=0,MFG_FLOAT_ICP=0,MFG_GMC_PRESET=0,MFG_LF_PRESET=0,MFG_GMC_RESET=0,MFG_LF_RESET=0,MFG_LF_RESGRND=0,MFG_GMCREF_SEL=2,MFG_EN_FILTEROPAMP=1,MFG_CLKOP_TRIM=0,MFG_CLKOS_TRIM=0,MFG_SEL_OUTA=0,MFG_SEL_OUTB=0,MFG_SEL_OUTC=0,MFG_SEL_OUTD=0:PHASESEL1=#SIG,PHASESEL0=#SIG,PHASEDIR=#SIG,PHASESTEP=#SIG,LOADREG=#SIG,STDBY=#SIG,PLLWAKESYNC=#SIG,RST=#SIG,RESETM=#SIG,RESETC=#SIG,RESETD=#SIG,ENCLKOP=#SIG,ENCLKOS=#SIG,ENCLKOS2=#SIG,ENCLKOS3=#SIG,PLLCLK=#SIG,PLLRST=#SIG,PLLSTB=#SIG,PLLWE=#SIG,PLLDATI7=#SIG,PLLDATI6=#SIG,PLLDATI5=#SIG,PLLDATI4=#SIG,PLLDATI3=#SIG,PLLDATI2=#SIG,PLLDATI1=#SIG,PLLDATI0=#SIG,PLLADDR4=#SIG,PLLADDR3=#SIG,PLLADDR2=#SIG,PLLADDR1=#SIG,PLLADDR0=#SIG
LPLL1PLL_25to200_1/PLLInst_0Ñ
o
CM3hMODE:CM3
CM3:::PCLK_DIV=0,CORECLK=CIB_CLK,RSTN_ENABLE=TRUE,MTXCLK=CORECLK,CORECLK_EN=TRUE,CORE_SET=TRUE
CM3cm3inst/inst”
∑
SLICEL‰A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=0
A6LUT:#LUT:O6=(A6*A3)
ACY0:O5
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:XOR
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=0
B6LUT:#LUT:O6=(A6*A1)
BCY0:O5
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:XOR
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#LUT:O5=0
C6LUT:#LUT:O6=(A6*A3)
CCY0:O5
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:XOR
COUTUSED:0
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#LUT:O5=0
D6LUT:#LUT:O6=(A6*A5)
DCY0:O5
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:XOR
DUSED:#OFF
PRECYINIT:AX
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF

A5LUT	_i_3_dup1
A6LUTled_wf1/cnt[1]_pth1
B5LUT	_i_3_dup2
B6LUTled_wf1/cnt[2]_pth1
C5LUT	_i_3_dup3
C6LUTled_wf1/cnt[3]_pth1
D5LUT	_i_3_dup4
D6LUTled_wf1/cnt[4]_pth1R6C98Mled_wf1/n_35[1]’
π
SLICELÊA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=0
A6LUT:#LUT:O6=(A6*A3)
ACY0:O5
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:XOR
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=0
B6LUT:#LUT:O6=(A6*A5)
BCY0:O5
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:XOR
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#LUT:O5=0
C6LUT:#LUT:O6=(A6*A3)
CCY0:O5
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:XOR
COUTUSED:0
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#LUT:O5=0
D6LUT:#LUT:O6=(A6*A1)
DCY0:O5
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:XOR
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF

A5LUT	_i_3_dup5
A6LUTled_wf1/cnt[5]_pth1
B5LUT	_i_3_dup6
B6LUTled_wf1/cnt[6]_pth1
C5LUT	_i_3_dup7
C6LUTled_wf1/cnt[7]_pth1
D5LUT	_i_3_dup8
D6LUTled_wf1/cnt[8]_pth1R6C99Mled_wf1/n_35[5]‹
ø
SLICELÊA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=0
A6LUT:#LUT:O6=(A6*A4)
ACY0:O5
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:XOR
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=0
B6LUT:#LUT:O6=(A6*A4)
BCY0:O5
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:XOR
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#LUT:O5=0
C6LUT:#LUT:O6=(A6*A2)
CCY0:O5
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:XOR
COUTUSED:0
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#LUT:O5=0
D6LUT:#LUT:O6=(A6*A4)
DCY0:O5
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:XOR
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF

A5LUT	_i_3_dup9
A6LUTled_wf1/cnt[9]_pth1
B5LUT
_i_3_dup10
B6LUTled_wf1/cnt[10]_pth1
C5LUT
_i_3_dup11
C6LUTled_wf1/cnt[11]_pth1
D5LUT
_i_3_dup12
D6LUTled_wf1/cnt[12]_pth1R6C100Mled_wf1/n_35[9]ﬂ
¡
SLICELÊA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=0
A6LUT:#LUT:O6=(A6*A2)
ACY0:O5
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:XOR
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=0
B6LUT:#LUT:O6=(A6*A3)
BCY0:O5
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:XOR
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#LUT:O5=0
C6LUT:#LUT:O6=(A6*A5)
CCY0:O5
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:XOR
COUTUSED:0
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#LUT:O5=0
D6LUT:#LUT:O6=(A6*A4)
DCY0:O5
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:XOR
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF

A5LUT
_i_3_dup13
A6LUTled_wf1/cnt[13]_pth1
B5LUT
_i_3_dup14
B6LUTled_wf1/cnt[14]_pth1
C5LUT
_i_3_dup15
C6LUTled_wf1/cnt[15]_pth1
D5LUT
_i_3_dup16
D6LUTled_wf1/cnt[16]_pth1R6C101Mled_wf1/n_35[13]ﬂ
¡
SLICELÊA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=0
A6LUT:#LUT:O6=(A6*A5)
ACY0:O5
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:XOR
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=0
B6LUT:#LUT:O6=(A6*A3)
BCY0:O5
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:XOR
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#LUT:O5=0
C6LUT:#LUT:O6=(A6*A4)
CCY0:O5
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:XOR
COUTUSED:0
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#LUT:O5=0
D6LUT:#LUT:O6=(A6*A1)
DCY0:O5
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:XOR
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF

A5LUT
_i_3_dup17
A6LUTled_wf1/cnt[17]_pth1
B5LUT
_i_3_dup18
B6LUTled_wf1/cnt[18]_pth1
C5LUT
_i_3_dup19
C6LUTled_wf1/cnt[19]_pth1
D5LUT
_i_3_dup20
D6LUTled_wf1/cnt[20]_pth1R6C102Mled_wf1/n_35[17]Ñ
Ê
SLICEL‘A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=0
A6LUT:#LUT:O6=(A6*A3)
ACY0:O5
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:XOR
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=0
B6LUT:#LUT:O6=(A6*A5)
BCY0:O5
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:XOR
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=A4
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:XOR
COUTUSED:#OFF
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#OFF
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF

A5LUT
_i_3_dup21
A6LUTled_wf1/cnt[21]_pth1
B5LUT
_i_3_dup22
B6LUTled_wf1/cnt[22]_pth1
C6LUTled_wf1/cnt[23]_pth1R6C103Mled_wf1/n_35[21]ì

Ó	
SLICELóA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=(((A5*((A1+(~A6))+(~A4)))+(A4*(A1+(~A6))))+(~A3*(A5+A4)))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT1
AFFMUX:O6
AFFSR:SRHIGH
AOUTMUX:#OFF
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=((A6*((A5*(A1+(~A3)))+A1))+(~A6*((A5*(A2+(~A3)))+A2)))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:#OFF
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=((A3*((A1*(A4+(~A2)))+A4))+(~A3*((A1*(A6+(~A2)))+A6)))
CCY0:#OFF
CEUSED:#OFF
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=((A5*((A4*(A6+(~A2)))+A6))+(~A5*((A4*(A3+(~A2)))+A3)))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:#OFF
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
!
A6LUTcm3inst/ahb_sram1/_i_151)
AFF"cm3inst/ahb_sram1/reg_bstate_reg_2&
B6LUTcm3inst/ahb_sram1/_i_232/_i_0*
BFF#cm3inst/ahb_sram1/reg_ub_mux_reg[1]&
C6LUTcm3inst/ahb_sram1/_i_224/_i_0,
CFF%cm3inst/ahb_sram1/reg_addr_low_reg[1]&
D6LUTcm3inst/ahb_sram1/_i_230/_i_0*
DFF#cm3inst/ahb_sram1/reg_lb_mux_reg[1]R30C51Mcm3inst/ahb_sram1/n_162ê
Î
SLICEL©A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=(A2*(A4@(~A3)))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:#OFF
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=(A2*(A4*(~A3)))
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:#OFF
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(A6@(~A2))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=((A3*A1)+(A5*(((A4*(A1*A2))+(~A4*(A1*(~A2))))+(~A6*((A1*A2)+(~A4*A1))))))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
!
A6LUTcm3inst/ahb_sram1/_i_168)
AFF"cm3inst/ahb_sram1/reg_mstate_reg_1
B6LUTinst_extracted_iHQX15(
C6LUTcm3inst/ahb_sram1/_i_307_decomp
D6LUTinst_extracted_iHQX1R30C54Mcm3inst/ahb_sram1/n_198â

·	
SLICEL†A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=(((A6*((A2*((A1+A4)+(~A5)))+(A1+(~A5))))+(A1+(~A5)))+(~A3*((A2+(A1+(~A5)))+(~A6))))
ACY0:#OFF
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:#OFF
AUSED:0
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=(((A3*((A6*((A4+A1)+(~A2)))+(A4+(~A2))))+((~A2)+(~A6*(A4+(~A2)))))+(~A5*((A3*(A6+(A4+(~A2))))+(~A3*(((~A4)+(~A2))+(~A6))))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT1
BFFMUX:O6
BFFSR:SRHIGH
BOUTMUX:#OFF
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=((~A3*A1)+(~A6*((~A3*A1)+(~A4*((~A3*A1)+(~A2*(~A3)))))))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=(((A6*(~A5))+(~A3))+(~A4*(((A6*(~A5))+(~A3))+(~A2*(((A6*(~A5))+(~A3))+(~A1*((A6+A5)+(~A3))))))))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
!
A6LUTcm3inst/ahb_sram1/_i_191!
B6LUTcm3inst/ahb_sram1/_i_176)
BFF"cm3inst/ahb_sram1/reg_mstate_reg_2 
C6LUTcm3inst/ahb_sram1/_i_38!
D6LUTcm3inst/ahb_sram1/_i_194R30C55Mcm3inst/ahb_sram1/nxt_oe_n†
˘

SLICELŸA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=((A2*(((A6*(~A5))+(~A1*(~A5)))+(~A4*((A6*(~A5))+(~A1)))))+(((A3*((A6*(~A5))+(~A1*(~A5))))+(~A1*(~A5)))+(~A4*((A6*(~A5))+(~A1)))))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT1
AFFMUX:O6
AFFSR:SRHIGH
AOUTMUX:#OFF
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=((A4*((A3+((~A6)+(~A1)))+(~A2)))+(((A5*(A3+((~A6)+(~A1))))+((A3*(A6+(~A1)))+(~A3*((~A6)+(~A1)))))+(~A2)))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT1
BFFMUX:O6
BFFSR:SRHIGH
BOUTMUX:#OFF
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=((A6*((A1*((A5*(~A3*(~A4)))+(~A2*(~A3))))+(~A1*((A5*(~A3*A4))+(~A2*(A5*(~A3)))))))+(A1*((A5*(~A3*(~A4)))+(~A2*(~A3)))))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=(A4+(A1+((A5*(A3+(~A6)))+(~A5*((~A6)+(~A3*(A2+(~A6))))))))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:#OFF
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
!
A6LUTcm3inst/ahb_sram1/_i_187)
AFF"cm3inst/ahb_sram1/reg_dataoe_n_reg!
B6LUTcm3inst/ahb_sram1/_i_165)
BFF"cm3inst/ahb_sram1/reg_mstate_reg_0(
C6LUTdec_of_cm3inst/ahb_sram1/_i_312!
D6LUTcm3inst/ahb_sram1/_i_312*
DFF#cm3inst/ahb_sram1/reg_mcount_reg[1]R30C54Lcm3inst/ahb_sram1/DATAOEn∆
ñ
SLICEL°A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=(A1+(A2+(~A5)))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:#OFF
AUSED:#OFF
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=(A2+((A4*(~A1*(~A6*A5)))+(~A4*(~A3))))
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:#OFF
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(A2+(A3+A1))
CCY0:#OFF
CEUSED:0
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=(A3+((A6*(~A4*(~A1*(~A2))))+(~A6*(~A5))))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
!
A6LUTcm3inst/ahb_sram1/_i_339-
AFF&cm3inst/ahb_sram1/reg_byte_mask_reg[0]!
B6LUTcm3inst/ahb_sram1/_i_196!
C6LUTcm3inst/ahb_sram1/_i_341-
CFF&cm3inst/ahb_sram1/reg_byte_mask_reg[1]!
D6LUTcm3inst/ahb_sram1/_i_198R30C51L"cm3inst/ahb_sram1/reg_byte_mask[0]–	
¶	
SLICELµA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=((A2*((~A6)+(~A3*((~A6)+(~A5)))))+(~A2*((~A3*(~A5))+(~A1*((A3*A4)+(~A3*(~A5)))))))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:#OFF
AUSED:0
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=((A2*(A6+(~A3*(A5+A6))))+(~A2*((~A3*A5)+(~A1*((A3*A4)+(~A3*A5))))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:#OFF
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=((~A6*(A2*(~A3*(~A5*A4))))+(~A1*(~A6*(~A3*(~A5*A4)))))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=((~A6*(~A2*(A1*(~A3*A5))))+(~A4*(~A6*(~A2*(~A3*A5)))))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
&
A6LUTcm3inst/ahb_sram1/_i_212/_i_0'
AFF cm3inst/ahb_sram1/reg_rd_req_reg&
B6LUTcm3inst/ahb_sram1/_i_214/_i_0'
BFF cm3inst/ahb_sram1/reg_wr_req_reg 
C6LUTcm3inst/ahb_sram1/_i_79 
D6LUTcm3inst/ahb_sram1/_i_82R30C53Lcm3inst/ahb_sram1/reg_rd_reqõ

SLICEL€A5FF:#FF
A5FFINIT:INIT0
A5FFMUX:O5
A5FFSR:SRLOW
A5LUT:#LUT:O5=((A1*A2)+(~A1*A5))
A6LUT:#LUT:O6=(A6*(((A1*A3)+(~A1*A4))))+(~A6*(((A1*A2)+(~A1*A5))))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:A5Q
AUSED:#OFF
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:O5
B5FFSR:SRLOW
B5LUT:#LUT:O5=((A2*A1)+(~A2*A3))
B6LUT:#LUT:O6=(A6*(((A2*A4)+(~A2*A5))))+(~A6*(((A2*A1)+(~A2*A3))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:B5Q
BUSED:#OFF
C5FF:#FF
C5FFINIT:INIT0
C5FFMUX:O5
C5FFSR:SRLOW
C5LUT:#LUT:O5=((A4*A3)+(~A4*A5))
C6LUT:#LUT:O6=(A6*(((A4*A2)+(~A4*A1))))+(~A6*(((A4*A3)+(~A4*A5))))
CCY0:#OFF
CEUSED:0
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:C5Q
COUTUSED:#OFF
CUSED:#OFF
D5FF:#FF
D5FFINIT:INIT0
D5FFMUX:O5
D5FFSR:SRLOW
D5LUT:#LUT:O5=((A2*A1)+(~A2*A4))
D6LUT:#LUT:O6=(A6*(((A2*A5)+(~A2*A3))))+(~A6*(((A2*A1)+(~A2*A4))))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:D5Q
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
)
A5FF!cm3inst/ahb_sram1/DATAOUT_reg[14]%
A5LUTcm3inst/ahb_sram1/_i_77/_i_0%
A6LUTcm3inst/ahb_sram1/_i_73/_i_0(
AFF!cm3inst/ahb_sram1/DATAOUT_reg[10])
B5FF!cm3inst/ahb_sram1/DATAOUT_reg[15]%
B5LUTcm3inst/ahb_sram1/_i_78/_i_0%
B6LUTcm3inst/ahb_sram1/_i_74/_i_0(
BFF!cm3inst/ahb_sram1/DATAOUT_reg[11](
C5FF cm3inst/ahb_sram1/DATAOUT_reg[8]%
C5LUTcm3inst/ahb_sram1/_i_71/_i_0%
C6LUTcm3inst/ahb_sram1/_i_75/_i_0(
CFF!cm3inst/ahb_sram1/DATAOUT_reg[12](
D5FF cm3inst/ahb_sram1/DATAOUT_reg[9]%
D5LUTcm3inst/ahb_sram1/_i_72/_i_0%
D6LUTcm3inst/ahb_sram1/_i_76/_i_0(
DFF!cm3inst/ahb_sram1/DATAOUT_reg[13]R24C15Lcm3inst/ahb_sram1/DATAOUT[10]î
Í
SLICEL€A5FF:#FF
A5FFINIT:INIT0
A5FFMUX:O5
A5FFSR:SRLOW
A5LUT:#LUT:O5=((A2*A4)+(~A2*A5))
A6LUT:#LUT:O6=(A6*(((A2*A3)+(~A2*A1))))+(~A6*(((A2*A4)+(~A2*A5))))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:A5Q
AUSED:#OFF
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:O5
B5FFSR:SRLOW
B5LUT:#LUT:O5=((A2*A5)+(~A2*A4))
B6LUT:#LUT:O6=(A6*(((A2*A3)+(~A2*A1))))+(~A6*(((A2*A5)+(~A2*A4))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:B5Q
BUSED:#OFF
C5FF:#FF
C5FFINIT:INIT0
C5FFMUX:O5
C5FFSR:SRLOW
C5LUT:#LUT:O5=((A3*A5)+(~A3*A1))
C6LUT:#LUT:O6=(A6*(((A3*A4)+(~A3*A2))))+(~A6*(((A3*A5)+(~A3*A1))))
CCY0:#OFF
CEUSED:0
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:C5Q
COUTUSED:#OFF
CUSED:#OFF
D5FF:#FF
D5FFINIT:INIT0
D5FFMUX:O5
D5FFSR:SRLOW
D5LUT:#LUT:O5=((A3*A4)+(~A3*A2))
D6LUT:#LUT:O6=(A6*(((A3*A5)+(~A3*A1))))+(~A6*(((A3*A4)+(~A3*A2))))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:D5Q
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
(
A5FF cm3inst/ahb_sram1/DATAOUT_reg[6]%
A5LUTcm3inst/ahb_sram1/_i_69/_i_0%
A6LUTcm3inst/ahb_sram1/_i_63/_i_0'
AFF cm3inst/ahb_sram1/DATAOUT_reg[0](
B5FF cm3inst/ahb_sram1/DATAOUT_reg[7]%
B5LUTcm3inst/ahb_sram1/_i_70/_i_0%
B6LUTcm3inst/ahb_sram1/_i_64/_i_0'
BFF cm3inst/ahb_sram1/DATAOUT_reg[1](
C5FF cm3inst/ahb_sram1/DATAOUT_reg[4]%
C5LUTcm3inst/ahb_sram1/_i_67/_i_0%
C6LUTcm3inst/ahb_sram1/_i_65/_i_0'
CFF cm3inst/ahb_sram1/DATAOUT_reg[2](
D5FF cm3inst/ahb_sram1/DATAOUT_reg[5]%
D5LUTcm3inst/ahb_sram1/_i_68/_i_0%
D6LUTcm3inst/ahb_sram1/_i_66/_i_0'
DFF cm3inst/ahb_sram1/DATAOUT_reg[3]R24C15Mcm3inst/ahb_sram1/DATAOUT[0]¬

ß

SLICELÄA5FF:#FF
A5FFINIT:INIT0
A5FFMUX:O5
A5FFSR:SRLOW
A5LUT:#LUT:O5=(A3*(~A2))
A6LUT:#LUT:O6=(A6*((A5*(~A2))))+(~A6*((A3*(~A2))))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:A5Q
AUSED:#OFF
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:O5
B5FFSR:SRLOW
B5LUT:#LUT:O5=(~A2*(~A1))
B6LUT:#LUT:O6=(A6*((A3*(~A2))))+(~A6*((~A2*(~A1))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:B5Q
BUSED:#OFF
C5FF:#FF
C5FFINIT:INIT0
C5FFMUX:O5
C5FFSR:SRLOW
C5LUT:#LUT:O5=(A3*(~A5))
C6LUT:#LUT:O6=(A6*((A2*(~A5))))+(~A6*((A3*(~A5))))
CCY0:#OFF
CEUSED:#OFF
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:C5Q
COUTUSED:#OFF
CUSED:#OFF
D5FF:#FF
D5FFINIT:INIT0
D5FFMUX:O5
D5FFSR:SRLOW
D5LUT:#LUT:O5=(A1*(~A3))
D6LUT:#LUT:O6=(A6*((A4*(~A3))))+(~A6*((A1*(~A3))))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:D5Q
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC

A5FFled_wf1/cnt_reg[1]
A5LUTled_wf1/_i_9
A6LUTled_wf1/_i_15
AFFled_wf1/cnt_reg[7]
B5FFled_wf1/cnt_reg[0]
B5LUTled_wf1/_i_8
B6LUTled_wf1/_i_14
BFFled_wf1/cnt_reg[6]
C5FFled_wf1/cnt_reg[20]
C5LUTled_wf1/_i_28
C6LUTled_wf1/_i_13
CFFled_wf1/cnt_reg[5]
D5FFled_wf1/cnt_reg[11]
D5LUTled_wf1/_i_19
D6LUTled_wf1/_i_12
DFFled_wf1/cnt_reg[4]R6C98Lled_wf1/cnt[7]Ü	
Í
SLICELÀA5FF:#FF
A5FFINIT:INIT0
A5FFMUX:O5
A5FFSR:SRLOW
A5LUT:#LUT:O5=(A5*(~A2))
A6LUT:#LUT:O6=(A6*((A3*(~A2))))+(~A6*((A5*(~A2))))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:A5Q
AUSED:#OFF
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:O5
B5FFSR:SRLOW
B5LUT:#LUT:O5=(A1*(~A2))
B6LUT:#LUT:O6=(A6*((A3*(~A2))))+(~A6*((A1*(~A2))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:B5Q
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(A2*(~A4*(A5*(~A1))))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=((A2+((A1+A3)+(~A6)))+(~A4))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC

A5FFled_wf1/cnt_reg[3]
A5LUTled_wf1/_i_11
A6LUTled_wf1/_i_16
AFFled_wf1/cnt_reg[8]
B5FFled_wf1/cnt_reg[2]
B5LUTled_wf1/_i_10
B6LUTled_wf1/_i_17
BFFled_wf1/cnt_reg[9]!
C6LUTled_wf1/_i_2/_i_0_rkd_14!
D6LUTled_wf1/_i_2/_i_0_rkd_19R6C100Lled_wf1/cnt[8] 

≠

SLICEL˛A5FF:#FF
A5FFINIT:INIT0
A5FFMUX:O5
A5FFSR:SRLOW
A5LUT:#LUT:O5=(A3*(~A2))
A6LUT:#LUT:O6=(A6*((A1*(~A2))))+(~A6*((A3*(~A2))))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:O6
AFFSR:SRLOW
AOUTMUX:A5Q
AUSED:#OFF
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:O5
B5FFSR:SRLOW
B5LUT:#LUT:O5=(A2*(~A1))
B6LUT:#LUT:O6=(A6*((A5*(~A1))))+(~A6*((A2*(~A1))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:B5Q
BUSED:#OFF
C5FF:#FF
C5FFINIT:INIT0
C5FFMUX:O5
C5FFSR:SRLOW
C5LUT:#LUT:O5=(A3*(~A1))
C6LUT:#LUT:O6=(A6*((A4*(~A1))))+(~A6*((A3*(~A1))))
CCY0:#OFF
CEUSED:#OFF
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:C5Q
COUTUSED:#OFF
CUSED:#OFF
D5FF:#FF
D5FFINIT:INIT0
D5FFMUX:O5
D5FFSR:SRLOW
D5LUT:#LUT:O5=(A2*(~A4))
D6LUT:#LUT:O6=(A6*((A5*(~A4))))+(~A6*((A2*(~A4))))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:D5Q
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC

A5FFled_wf1/cnt_reg[12]
A5LUTled_wf1/_i_20
A6LUTled_wf1/_i_26
AFFled_wf1/cnt_reg[18]
B5FFled_wf1/cnt_reg[10]
B5LUTled_wf1/_i_18
B6LUTled_wf1/_i_25
BFFled_wf1/cnt_reg[17]
C5FFled_wf1/cnt_reg[14]
C5LUTled_wf1/_i_22
C6LUTled_wf1/_i_24
CFFled_wf1/cnt_reg[16]
D5FFled_wf1/cnt_reg[13]
D5LUTled_wf1/_i_21
D6LUTled_wf1/_i_23
DFFled_wf1/cnt_reg[15]R6C101Lled_wf1/cnt[18]¢
˝
SLICELúA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=(A2*(A5*(A3*A6)))
ACY0:#OFF
AFF:#FF
AFFINIT:INIT1
AFFMUX:AX
AFFSR:SRHIGH
AOUTMUX:#OFF
AUSED:0
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:BX
B5FFSR:SRLOW
B5LUT:#OFF
B6LUT:#LUT:O6=(A1+(((A6+(A2+(~A4)))+(~A3))+(~A5)))
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:B5Q
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(~A4*(A2*(A1*(~A3))))
CCY0:#OFF
CEUSED:0
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=(A4*(~A5*(~A1*(A2*(~A6*(~A3))))))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
!
A6LUTled_wf1/_i_2/_i_0_rkd_12
AFFled_wf1/led_sig_reg[2]
B5FFled_wf1/led_sig_reg[0]*
B6LUT!dec_of_inverted_led_wf1/_i_2/_i_0!
C6LUTled_wf1/_i_2/_i_0_rkd_16#
D6LUTinverted_led_wf1/_i_2/_i_0R6C99Lled_wf1/_i_2/_i_0_rkd_12•

Å

SLICEL´A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=((A3*(~A4))+((A5*(~A4))+(A2*(~A4))))
A6LUT:#LUT:O6=(A6*((A3+(A5+A2))))+(~A6*(((A3*(~A4))+((A5*(~A4))+(A2*(~A4))))))
ACY0:#OFF
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:O5
AUSED:0
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=(A6*((A4*A2)+(~A4*(A3@(~A2)))))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:#OFF
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(A1*(~A2))
CCY0:#OFF
CEUSED:#OFF
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=((A2*(A5+(~A6*(A1+A5))))+((A3*(A5+(~A6*(A1+A5))))+((A4*(A5+(~A6*(A1+A5))))+((A6*A5)+(~A6*A1)))))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:#OFF
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC
 
A5LUTcm3inst/ahb_sram1/_i_34%
A6LUTcm3inst/ahb_sram1/_i_31/_i_0!
B6LUTcm3inst/ahb_sram1/_i_316*
BFF#cm3inst/ahb_sram1/reg_mcount_reg[2]!
C6LUTcm3inst/ahb_sram1/_i_307*
CFF#cm3inst/ahb_sram1/reg_mcount_reg[0]5
D6LUT,cm3inst/ahb_sram1/last_operation_reg_ctrlmux+
DFF$cm3inst/ahb_sram1/last_operation_regR29C54Lcm3inst/ahb_sram1/n_97˘
‘
SLICEL∫A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=(~A6*A3)
ACY0:#OFF
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:#OFF
AUSED:0
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=((A6*A4)+((A1*A4)+(A2*A4)))
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:#OFF
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(((A2*(A1*(A5*(~A4*(~A6)))))+(~A2*(~A1*(~A4))))+(~A3*((A1*(A5*(~A4)))+(~A2*((A5*(~A4))+(~A1*(~A4)))))))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=((A5*((A4*(A6+((~A2)+(~A3*(A1+(~A2))))))+((A6*(A2+(~A3*(A2+A1))))+(~A3*A1))))+((A4*((~A2)+(~A3*(A1+(~A2)))))+(~A3*A1)))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF
!
A6LUTcm3inst/ahb_sram1/_i_174
B6LUTinst_extracted_iHQX2(
C6LUTcm3inst/ahb_sram1/_i_182_decomp!
D6LUTcm3inst/ahb_sram1/_i_182R30C53Mcm3inst/ahb_sram1/n_119ü
¯

SLICEL≠A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=((A2*(A3+(~A5)))+(A3*A5))
A6LUT:#LUT:O6=(A6*(((A4*(A1+(~A5)))+(A1*A5))))+(~A6*(((A2*(A3+(~A5)))+(A3*A5))))
ACY0:#OFF
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:O5
AUSED:0
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=((A2*(A5+(~A1)))+(A5*A1))
B6LUT:#LUT:O6=(A6*(((A3*(A4+(~A1)))+(A4*A1))))+(~A6*(((A2*(A5+(~A1)))+(A5*A1))))
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:O5
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#LUT:O5=((A2*(A3+(~A5)))+(A3*A5))
C6LUT:#LUT:O6=(A6*(((A4*(A1+(~A5)))+(A1*A5))))+(~A6*(((A2*(A3+(~A5)))+(A3*A5))))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:O5
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#LUT:O5=((A3*(A2+(~A5)))+(A2*A5))
D6LUT:#LUT:O6=(A6*(((A4*(A1+(~A5)))+(A1*A5))))+(~A6*(((A3*(A2+(~A5)))+(A2*A5))))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:O5
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF
&
A5LUTcm3inst/ahb_sram1/_i_246/_i_5&
A6LUTcm3inst/ahb_sram1/_i_234/_i_5&
B5LUTcm3inst/ahb_sram1/_i_245/_i_5&
B6LUTcm3inst/ahb_sram1/_i_233/_i_5&
C5LUTcm3inst/ahb_sram1/_i_244/_i_5&
C6LUTcm3inst/ahb_sram1/_i_248/_i_5&
D5LUTcm3inst/ahb_sram1/_i_243/_i_5&
D6LUTcm3inst/ahb_sram1/_i_247/_i_5R30C49Lcm3inst/TARGEXP0HRDATA[1]ü
¯

SLICEL≠A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#LUT:O5=((A2*(A1+(~A3)))+(A1*A3))
A6LUT:#LUT:O6=(A6*(((A5*(A4+(~A3)))+(A4*A3))))+(~A6*(((A2*(A1+(~A3)))+(A1*A3))))
ACY0:#OFF
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:O5
AUSED:0
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#LUT:O5=((A2*(A3+(~A1)))+(A3*A1))
B6LUT:#LUT:O6=(A6*(((A5*(A4+(~A1)))+(A4*A1))))+(~A6*(((A2*(A3+(~A1)))+(A3*A1))))
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:O5
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#LUT:O5=((A4*(A1+(~A3)))+(A1*A3))
C6LUT:#LUT:O6=(A6*(((A2*(A5+(~A3)))+(A5*A3))))+(~A6*(((A4*(A1+(~A3)))+(A1*A3))))
CCY0:#OFF
CEUSED:#OFF
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:#OFF
COUTMUX:O5
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#LUT:O5=((A5*(A2+(~A3)))+(A2*A3))
D6LUT:#LUT:O6=(A6*(((A1*(A4+(~A3)))+(A4*A3))))+(~A6*(((A5*(A2+(~A3)))+(A2*A3))))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:O5
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:#OFF
SYNC_ATTR:#OFF
&
A5LUTcm3inst/ahb_sram1/_i_237/_i_5&
A6LUTcm3inst/ahb_sram1/_i_242/_i_5&
B5LUTcm3inst/ahb_sram1/_i_235/_i_5&
B6LUTcm3inst/ahb_sram1/_i_241/_i_5&
C5LUTcm3inst/ahb_sram1/_i_238/_i_5&
C6LUTcm3inst/ahb_sram1/_i_240/_i_5&
D5LUTcm3inst/ahb_sram1/_i_236/_i_5&
D6LUTcm3inst/ahb_sram1/_i_239/_i_5R30C49Mcm3inst/TARGEXP0HRDATA[9]∂
í
SLICELóA5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#LUT:O6=(~A2)
ACY0:#OFF
AFF:#FF
AFFINIT:INIT0
AFFMUX:AX
AFFSR:SRLOW
AOUTMUX:#OFF
AUSED:0
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:BX
B5FFSR:SRLOW
B5LUT:#OFF
B6LUT:#LUT:O6=(((~A1)+(~A4*((A6*(A5+(~A1)))+(~A1))))+(~A3*((~A1)+(~A4*(A6+(~A1))))))
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:B5Q
BUSED:0
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(A2*(A3*A1))
CCY0:#OFF
CEUSED:0
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:0
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=(A4*(A2*(A3*A1)))
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:0
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC

A6LUTcm3inst/ahb_sram1/_i_4&
AFFcm3inst/ahb_sram1/reg_write_reg)
B5FF!cm3inst/ahb_sram1/reg_size_reg[1] 
B6LUTcm3inst/ahb_sram1/_i_30
C6LUTcm3inst/ahb_sram1/_i_3'
CFF cm3inst/ahb_sram1/reg_active_reg
D6LUT_i_13R30C55Lcm3inst/ahb_sram1/n_53ë
¯
SLICELÖA5FF:#FF
A5FFINIT:INIT0
A5FFMUX:O5
A5FFSR:SRLOW
A5LUT:#LUT:O5=(A2*(~A4))
A6LUT:#LUT:O6=(A6*((~A3)))+(~A6*((A2*(~A4))))
ACY0:#OFF
AFF:#OFF
AFFINIT:#OFF
AFFMUX:#OFF
AFFSR:#OFF
AOUTMUX:A5Q
AUSED:0
B5FF:#OFF
B5FFINIT:#OFF
B5FFMUX:#OFF
B5FFSR:#OFF
B5LUT:#OFF
B6LUT:#LUT:O6=(A1*(~A2))
BCY0:#OFF
BFF:#FF
BFFINIT:INIT0
BFFMUX:O6
BFFSR:SRLOW
BOUTMUX:#OFF
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#LUT:O6=(A2*(~A1))
CCY0:#OFF
CEUSED:#OFF
CFF:#FF
CFFINIT:INIT0
CFFMUX:O6
CFFSR:SRLOW
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#LUT:O6=(A1*(~A4))
DCY0:#OFF
DFF:#FF
DFFINIT:INIT0
DFFMUX:O6
DFFSR:SRLOW
DOUTMUX:#OFF
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC

A5FFled_wf1/cnt_reg[21]
A5LUTled_wf1/_i_29
A6LUTled_wf1/_i_0
B6LUTled_wf1/_i_30
BFFled_wf1/cnt_reg[22]
C6LUTled_wf1/_i_27
CFFled_wf1/cnt_reg[19]
D6LUTled_wf1/_i_31
DFFled_wf1/cnt_reg[23]R6C102Lled_wf1/n_3ê
˜
SLICEL≠A5FF:#OFF
A5FFINIT:#OFF
A5FFMUX:#OFF
A5FFSR:#OFF
A5LUT:#OFF
A6LUT:#OFF
ACY0:#OFF
AFF:#FF
AFFINIT:INIT1
AFFMUX:AX
AFFSR:SRHIGH
AOUTMUX:#OFF
AUSED:#OFF
B5FF:#FF
B5FFINIT:INIT0
B5FFMUX:BX
B5FFSR:SRLOW
B5LUT:#OFF
B6LUT:#OFF
BCY0:#OFF
BFF:#OFF
BFFINIT:#OFF
BFFMUX:#OFF
BFFSR:#OFF
BOUTMUX:B5Q
BUSED:#OFF
C5FF:#OFF
C5FFINIT:#OFF
C5FFMUX:#OFF
C5FFSR:#OFF
C5LUT:#OFF
C6LUT:#OFF
CCY0:#OFF
CEUSED:0
CFF:#OFF
CFFINIT:#OFF
CFFMUX:#OFF
CFFSR:#OFF
CLKINV:CLK
COUTMUX:#OFF
COUTUSED:#OFF
CUSED:#OFF
D5FF:#OFF
D5FFINIT:#OFF
D5FFMUX:#OFF
D5FFSR:#OFF
D5LUT:#OFF
D6LUT:#OFF
DCY0:#OFF
DFF:#OFF
DFFINIT:#OFF
DFFMUX:#OFF
DFFSR:#OFF
DOUTMUX:#OFF
DUSED:#OFF
PRECYINIT:#OFF
REVUSED:#OFF
SRUSED:0
SYNC_ATTR:ASYNC

B5FFled_wf1/led_sig_reg[1]
AFFled_wf1/led_sig_reg[3]R6C97Mled_pin[3]_cM
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R1C54TIEOFF_R1C54M
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R1C75TIEOFF_R1C75O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R34C82TIEOFF_R34C82M
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R1C40TIEOFF_R1C40a
A
TIEOFF7_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1 _GND_SOURCE:HARD0TIEOFF_R18C13TIEOFF_R18C13a
A
TIEOFF7_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1 _GND_SOURCE:HARD0TIEOFF_R22C13TIEOFF_R22C13M
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R6C98TIEOFF_R6C98M
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R6C99TIEOFF_R6C99O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R6C100TIEOFF_R6C100O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R6C101TIEOFF_R6C101O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R6C102TIEOFF_R6C102O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R6C103TIEOFF_R6C103O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R29C54TIEOFF_R29C54O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R24C15TIEOFF_R24C15O
/
TIEOFF%_NO_USER_LOGIC:TRUE _VCC_SOURCE:HARD1TIEOFF_R30C49TIEOFF_R30C49M
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R1C15TIEOFF_R1C15M
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R1C10TIEOFF_R1C10M
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R1C70TIEOFF_R1C70M
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R1C67TIEOFF_R1C67M
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R1C87TIEOFF_R1C87Q
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R34C100TIEOFF_R34C100M
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R1C39TIEOFF_R1C39M
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R1C16TIEOFF_R1C16O
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R30C13TIEOFF_R30C13O
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R19C13TIEOFF_R19C13O
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R20C13TIEOFF_R20C13O
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R21C13TIEOFF_R21C13O
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R23C13TIEOFF_R23C13O
/
TIEOFF%_NO_USER_LOGIC:TRUE _GND_SOURCE:HARD0TIEOFF_R24C13TIEOFF_R24C13Œ
clk_100M 
PLL_25to200_1/PLLInst_0CLKOS
SRAM_DQ[15]_MGIOLCLK
SRAM_DQ[14]_MGIOLCLK
SRAM_DQ[13]_MGIOLCLK
SRAM_DQ[12]_MGIOLCLK
SRAM_DQ[11]_MGIOLCLK
SRAM_DQ[10]_MGIOLCLK
SRAM_DQ[9]_MGIOLCLK
SRAM_DQ[8]_MGIOLCLK
SRAM_DQ[7]_MGIOLCLK
SRAM_DQ[6]_MGIOLCLK
SRAM_DQ[5]_MGIOLCLK
SRAM_DQ[4]_MGIOLCLK
SRAM_DQ[3]_MGIOLCLK
SRAM_DQ[2]_MGIOLCLK
SRAM_DQ[1]_MGIOLCLK
SRAM_DQ[0]_MGIOLCLK
SRAM_ADDR[18]_MGIOLCLK
SRAM_ADDR[17]_MGIOLCLK
SRAM_ADDR[16]_MGIOLCLK
SRAM_ADDR[15]_MGIOLCLK
SRAM_ADDR[14]_MGIOLCLK
SRAM_ADDR[13]_MGIOLCLK
SRAM_ADDR[12]_MGIOLCLK
SRAM_ADDR[11]_MGIOLCLK
SRAM_ADDR[10]_MGIOLCLK
SRAM_ADDR[9]_MGIOLCLK
SRAM_ADDR[8]_MGIOLCLK
SRAM_ADDR[7]_MGIOLCLK
SRAM_ADDR[6]_MGIOLCLK
SRAM_ADDR[5]_MGIOLCLK
SRAM_ADDR[4]_MGIOLCLK
SRAM_ADDR[3]_MGIOLCLK
SRAM_ADDR[2]_MGIOLCLK
SRAM_ADDR[1]_MGIOLCLK
SRAM_ADDR[0]_MGIOLCLK
SRAM_nWE_MGIOLCLK
SRAM_nOE_MGIOLCLK
SRAM_nCE_MGIOLCLK
SRAM_nLB_MGIOLCLK
SRAM_nUB_MGIOLCLK
cm3inst/instCIBCLK
cm3inst/instTREECLK
cm3inst/ahb_sram1/n_162CLK
cm3inst/ahb_sram1/n_198CLK 
cm3inst/ahb_sram1/DATAOEnCLK)
"cm3inst/ahb_sram1/reg_byte_mask[0]CLK#
cm3inst/ahb_sram1/reg_rd_reqCLK$
cm3inst/ahb_sram1/DATAOUT[10]CLK#
cm3inst/ahb_sram1/DATAOUT[0]CLK!
cm3inst/ahb_sram1/nxt_oe_nCLK
cm3inst/ahb_sram1/n_97CLK
cm3inst/ahb_sram1/n_53CLK©
led_wf1/n_3
led_wf1/n_3A
led_wf1/cnt[7]SR
led_wf1/cnt[8]SR
led_wf1/cnt[18]SR
led_pin[3]_cSR
led_wf1/n_3SR
led_wf1/_i_2/_i_0_rkd_12SR\
led_wf1/cnt[23]
led_wf1/n_3DQ
led_wf1/n_35[21]C4
led_wf1/_i_2/_i_0_rkd_12D3\
led_wf1/cnt[22]
led_wf1/n_3BQ
led_wf1/n_35[21]B5
led_wf1/_i_2/_i_0_rkd_12D6^
led_wf1/cnt[21]
led_wf1/n_3AMUX
led_wf1/n_35[21]A3
led_wf1/_i_2/_i_0_rkd_12D2a
led_wf1/cnt[20]
led_wf1/cnt[7]CMUX
led_wf1/n_35[17]D1
led_wf1/_i_2/_i_0_rkd_12D1\
led_wf1/cnt[19]
led_wf1/n_3CQ
led_wf1/n_35[17]C4
led_wf1/_i_2/_i_0_rkd_12C3`
led_wf1/cnt[18]
led_wf1/cnt[18]AQ
led_wf1/n_35[17]B3
led_wf1/_i_2/_i_0_rkd_12C1`
led_wf1/cnt[17]
led_wf1/cnt[18]BQ
led_wf1/n_35[17]A5
led_wf1/_i_2/_i_0_rkd_12C2`
led_wf1/cnt[16]
led_wf1/cnt[18]CQ
led_wf1/_i_2/_i_0_rkd_12C4
led_wf1/n_35[13]D4V
led_wf1/cnt[15]
led_wf1/cnt[18]DQ
led_wf1/n_35[13]C5
led_wf1/cnt[8]D3X
led_wf1/cnt[14]
led_wf1/cnt[18]CMUX
led_wf1/n_35[13]B3
led_wf1/cnt[8]D1X
led_wf1/cnt[13]
led_wf1/cnt[18]DMUX
led_wf1/n_35[13]A2
led_wf1/cnt[8]D6W
led_wf1/cnt[12]
led_wf1/cnt[18]AMUX
led_wf1/n_35[9]D4
led_wf1/cnt[8]D2V
led_wf1/cnt[11]
led_wf1/cnt[7]DMUX
led_wf1/cnt[8]C1
led_wf1/n_35[9]C2W
led_wf1/cnt[10]
led_wf1/cnt[18]BMUX
led_wf1/n_35[9]B4
led_wf1/cnt[8]C5S
led_wf1/cnt[9]
led_wf1/cnt[8]BQ
led_wf1/n_35[9]A4
led_wf1/cnt[8]C4S
led_wf1/cnt[8]
led_wf1/cnt[8]AQ
led_wf1/n_35[5]D1
led_wf1/cnt[8]C2]
led_wf1/cnt[7]
led_wf1/cnt[7]AQ
led_wf1/n_35[5]C3
led_wf1/_i_2/_i_0_rkd_12B4]
led_wf1/cnt[6]
led_wf1/cnt[7]BQ
led_wf1/_i_2/_i_0_rkd_12B2
led_wf1/n_35[5]B5]
led_wf1/cnt[5]
led_wf1/cnt[7]CQ
led_wf1/n_35[5]A3
led_wf1/_i_2/_i_0_rkd_12B6]
led_wf1/cnt[4]
led_wf1/cnt[7]DQ
led_wf1/n_35[1]D5
led_wf1/_i_2/_i_0_rkd_12B3_
led_wf1/cnt[3]
led_wf1/cnt[8]AMUX
led_wf1/n_35[1]C3
led_wf1/_i_2/_i_0_rkd_12A6_
led_wf1/cnt[2]
led_wf1/cnt[8]BMUX
led_wf1/n_35[1]B1
led_wf1/_i_2/_i_0_rkd_12A3_
led_wf1/cnt[1]
led_wf1/cnt[7]AMUX
led_wf1/n_35[1]A3
led_wf1/_i_2/_i_0_rkd_12A5u
led_wf1/cnt[0]
led_wf1/cnt[7]BMUX
led_wf1/n_35[1]AX
led_wf1/_i_2/_i_0_rkd_12A2
led_wf1/cnt[7]B19
cm3inst/TMSO
cm3inst/instDBG_SWDO
swddioPADDO>
cm3inst/TMSOEN
cm3inst/instDBG_SWDO_EN
swddioPADDTf
#cm3inst/ahb_sram1/nxt_addr_high[17]
cm3inst/instTARGEXP0HADDR19
SRAM_ADDR[18]_MGIOLTXDATA0f
#cm3inst/ahb_sram1/nxt_addr_high[16]
cm3inst/instTARGEXP0HADDR18
SRAM_ADDR[17]_MGIOLTXDATA0f
#cm3inst/ahb_sram1/nxt_addr_high[15]
cm3inst/instTARGEXP0HADDR17
SRAM_ADDR[16]_MGIOLTXDATA0f
#cm3inst/ahb_sram1/nxt_addr_high[14]
cm3inst/instTARGEXP0HADDR16
SRAM_ADDR[15]_MGIOLTXDATA0f
#cm3inst/ahb_sram1/nxt_addr_high[13]
cm3inst/instTARGEXP0HADDR15
SRAM_ADDR[14]_MGIOLTXDATA0f
#cm3inst/ahb_sram1/nxt_addr_high[12]
cm3inst/instTARGEXP0HADDR14
SRAM_ADDR[13]_MGIOLTXDATA0f
#cm3inst/ahb_sram1/nxt_addr_high[11]
cm3inst/instTARGEXP0HADDR13
SRAM_ADDR[12]_MGIOLTXDATA0f
#cm3inst/ahb_sram1/nxt_addr_high[10]
cm3inst/instTARGEXP0HADDR12
SRAM_ADDR[11]_MGIOLTXDATA0e
"cm3inst/ahb_sram1/nxt_addr_high[9]
cm3inst/instTARGEXP0HADDR11
SRAM_ADDR[10]_MGIOLTXDATA0d
"cm3inst/ahb_sram1/nxt_addr_high[8]
cm3inst/instTARGEXP0HADDR10
SRAM_ADDR[9]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[7]
cm3inst/instTARGEXP0HADDR9
SRAM_ADDR[8]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[6]
cm3inst/instTARGEXP0HADDR8
SRAM_ADDR[7]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[5]
cm3inst/instTARGEXP0HADDR7
SRAM_ADDR[6]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[4]
cm3inst/instTARGEXP0HADDR6
SRAM_ADDR[5]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[3]
cm3inst/instTARGEXP0HADDR5
SRAM_ADDR[4]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[2]
cm3inst/instTARGEXP0HADDR4
SRAM_ADDR[3]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[1]
cm3inst/instTARGEXP0HADDR3
SRAM_ADDR[2]_MGIOLTXDATA0c
"cm3inst/ahb_sram1/nxt_addr_high[0]
cm3inst/instTARGEXP0HADDR2
SRAM_ADDR[1]_MGIOLTXDATA0ó
cm3inst/TARGEXP0HADDR[1]
cm3inst/instTARGEXP0HADDR1
cm3inst/ahb_sram1/n_162B1
cm3inst/ahb_sram1/n_162C4
cm3inst/ahb_sram1/n_162D6‚
cm3inst/TARGEXP0HADDR[0]
cm3inst/instTARGEXP0HADDR0(
"cm3inst/ahb_sram1/reg_byte_mask[0]C1(
"cm3inst/ahb_sram1/reg_byte_mask[0]B5(
"cm3inst/ahb_sram1/reg_byte_mask[0]D2(
"cm3inst/ahb_sram1/reg_byte_mask[0]A5ò
cm3inst/TARGEXP0HREADYMUX!
cm3inst/instTARGEXP0HREADYMUX
cm3inst/ahb_sram1/n_53CE
cm3inst/ahb_sram1/n_53C1
cm3inst/ahb_sram1/n_53D1[
cm3inst/TARGEXP0HREADYOUT
cm3inst/ahb_sram1/n_53B!
cm3inst/instTARGEXP0HREADYOUTp
cm3inst/TARGEXP0HSEL
cm3inst/instTARGEXP0HSEL
cm3inst/ahb_sram1/n_53D3
cm3inst/ahb_sram1/n_53C3ü
cm3inst/TARGEXP0HSIZE[1]
cm3inst/instTARGEXP0HSIZE1(
"cm3inst/ahb_sram1/reg_byte_mask[0]A2
cm3inst/ahb_sram1/n_53BX(
"cm3inst/ahb_sram1/reg_byte_mask[0]B6(
"cm3inst/ahb_sram1/reg_byte_mask[0]D1
cm3inst/ahb_sram1/n_162A6(
"cm3inst/ahb_sram1/reg_byte_mask[0]C3Å
cm3inst/TARGEXP0HSIZE[0]
cm3inst/instTARGEXP0HSIZE0(
"cm3inst/ahb_sram1/reg_byte_mask[0]B1(
"cm3inst/ahb_sram1/reg_byte_mask[0]D4
cm3inst/ahb_sram1/n_162A1(
"cm3inst/ahb_sram1/reg_byte_mask[0]A1(
"cm3inst/ahb_sram1/reg_byte_mask[0]C2x
cm3inst/TARGEXP0HTRANS[1]
cm3inst/instTARGEXP0HTRANS1
cm3inst/ahb_sram1/n_53D2
cm3inst/ahb_sram1/n_53C2c
cm3inst/TARGEXP0HWDATA[31] 
cm3inst/instTARGEXP0HWDATA31#
cm3inst/ahb_sram1/DATAOUT[10]B1c
cm3inst/TARGEXP0HWDATA[30] 
cm3inst/instTARGEXP0HWDATA30#
cm3inst/ahb_sram1/DATAOUT[10]A2c
cm3inst/TARGEXP0HWDATA[29] 
cm3inst/instTARGEXP0HWDATA29#
cm3inst/ahb_sram1/DATAOUT[10]D5c
cm3inst/TARGEXP0HWDATA[28] 
cm3inst/instTARGEXP0HWDATA28#
cm3inst/ahb_sram1/DATAOUT[10]C2c
cm3inst/TARGEXP0HWDATA[27] 
cm3inst/instTARGEXP0HWDATA27#
cm3inst/ahb_sram1/DATAOUT[10]B4c
cm3inst/TARGEXP0HWDATA[26] 
cm3inst/instTARGEXP0HWDATA26#
cm3inst/ahb_sram1/DATAOUT[10]A3c
cm3inst/TARGEXP0HWDATA[25] 
cm3inst/instTARGEXP0HWDATA25#
cm3inst/ahb_sram1/DATAOUT[10]D1c
cm3inst/TARGEXP0HWDATA[24] 
cm3inst/instTARGEXP0HWDATA24#
cm3inst/ahb_sram1/DATAOUT[10]C3b
cm3inst/TARGEXP0HWDATA[23] 
cm3inst/instTARGEXP0HWDATA23"
cm3inst/ahb_sram1/DATAOUT[0]B5b
cm3inst/TARGEXP0HWDATA[22] 
cm3inst/instTARGEXP0HWDATA22"
cm3inst/ahb_sram1/DATAOUT[0]A4b
cm3inst/TARGEXP0HWDATA[21] 
cm3inst/instTARGEXP0HWDATA21"
cm3inst/ahb_sram1/DATAOUT[0]D4b
cm3inst/TARGEXP0HWDATA[20] 
cm3inst/instTARGEXP0HWDATA20"
cm3inst/ahb_sram1/DATAOUT[0]C5b
cm3inst/TARGEXP0HWDATA[19] 
cm3inst/instTARGEXP0HWDATA19"
cm3inst/ahb_sram1/DATAOUT[0]D5b
cm3inst/TARGEXP0HWDATA[18] 
cm3inst/instTARGEXP0HWDATA18"
cm3inst/ahb_sram1/DATAOUT[0]C4b
cm3inst/TARGEXP0HWDATA[17] 
cm3inst/instTARGEXP0HWDATA17"
cm3inst/ahb_sram1/DATAOUT[0]B3b
cm3inst/TARGEXP0HWDATA[16] 
cm3inst/instTARGEXP0HWDATA16"
cm3inst/ahb_sram1/DATAOUT[0]A3c
cm3inst/TARGEXP0HWDATA[15] 
cm3inst/instTARGEXP0HWDATA15#
cm3inst/ahb_sram1/DATAOUT[10]B3c
cm3inst/TARGEXP0HWDATA[14] 
cm3inst/instTARGEXP0HWDATA14#
cm3inst/ahb_sram1/DATAOUT[10]A5c
cm3inst/TARGEXP0HWDATA[13] 
cm3inst/instTARGEXP0HWDATA13#
cm3inst/ahb_sram1/DATAOUT[10]D3c
cm3inst/TARGEXP0HWDATA[12] 
cm3inst/instTARGEXP0HWDATA12#
cm3inst/ahb_sram1/DATAOUT[10]C1c
cm3inst/TARGEXP0HWDATA[11] 
cm3inst/instTARGEXP0HWDATA11#
cm3inst/ahb_sram1/DATAOUT[10]B5c
cm3inst/TARGEXP0HWDATA[10] 
cm3inst/instTARGEXP0HWDATA10#
cm3inst/ahb_sram1/DATAOUT[10]A4a
cm3inst/TARGEXP0HWDATA[9]
cm3inst/instTARGEXP0HWDATA9#
cm3inst/ahb_sram1/DATAOUT[10]D4a
cm3inst/TARGEXP0HWDATA[8]
cm3inst/instTARGEXP0HWDATA8#
cm3inst/ahb_sram1/DATAOUT[10]C5`
cm3inst/TARGEXP0HWDATA[7]
cm3inst/instTARGEXP0HWDATA7"
cm3inst/ahb_sram1/DATAOUT[0]B4`
cm3inst/TARGEXP0HWDATA[6]
cm3inst/instTARGEXP0HWDATA6"
cm3inst/ahb_sram1/DATAOUT[0]A5`
cm3inst/TARGEXP0HWDATA[5]
cm3inst/instTARGEXP0HWDATA5"
cm3inst/ahb_sram1/DATAOUT[0]D2`
cm3inst/TARGEXP0HWDATA[4]
cm3inst/instTARGEXP0HWDATA4"
cm3inst/ahb_sram1/DATAOUT[0]C1`
cm3inst/TARGEXP0HWDATA[3]
cm3inst/instTARGEXP0HWDATA3"
cm3inst/ahb_sram1/DATAOUT[0]D1`
cm3inst/TARGEXP0HWDATA[2]
cm3inst/instTARGEXP0HWDATA2"
cm3inst/ahb_sram1/DATAOUT[0]C2`
cm3inst/TARGEXP0HWDATA[1]
cm3inst/instTARGEXP0HWDATA1"
cm3inst/ahb_sram1/DATAOUT[0]B1`
cm3inst/TARGEXP0HWDATA[0]
cm3inst/instTARGEXP0HWDATA0"
cm3inst/ahb_sram1/DATAOUT[0]A1û
cm3inst/TARGEXP0HWRITE
cm3inst/instTARGEXP0HWRITE
cm3inst/ahb_sram1/n_53AX"
cm3inst/ahb_sram1/reg_rd_reqB6"
cm3inst/ahb_sram1/reg_rd_reqA6a
PLL_25to200_1/CLKINTFB_t#
PLL_25to200_1/PLLInst_0CLKINTFB 
PLL_25to200_1/PLLInst_0CLKFB@
led_wf1/n_35[1]
led_wf1/n_35[1]AMUX
led_wf1/cnt[7]A3@
led_wf1/n_35[2]
led_wf1/n_35[1]BMUX
led_wf1/cnt[8]B1@
led_wf1/n_35[3]
led_wf1/n_35[1]CMUX
led_wf1/cnt[8]A5@
led_wf1/n_35[4]
led_wf1/n_35[1]DMUX
led_wf1/cnt[7]D4@
led_wf1/n_35[5]
led_wf1/n_35[5]AMUX
led_wf1/cnt[7]C2@
led_wf1/n_35[6]
led_wf1/n_35[5]BMUX
led_wf1/cnt[7]B3@
led_wf1/n_35[7]
led_wf1/n_35[5]CMUX
led_wf1/cnt[7]A5@
led_wf1/n_35[8]
led_wf1/n_35[5]DMUX
led_wf1/cnt[8]A3@
led_wf1/n_35[9]
led_wf1/n_35[9]AMUX
led_wf1/cnt[8]B3B
led_wf1/n_35[10]
led_wf1/n_35[9]BMUX
led_wf1/cnt[18]B2A
led_wf1/n_35[11]
led_wf1/n_35[9]CMUX
led_wf1/cnt[7]D1B
led_wf1/n_35[12]
led_wf1/n_35[9]DMUX
led_wf1/cnt[18]A3C
led_wf1/n_35[13]
led_wf1/n_35[13]AMUX
led_wf1/cnt[18]D2C
led_wf1/n_35[14]
led_wf1/n_35[13]BMUX
led_wf1/cnt[18]C3C
led_wf1/n_35[15]
led_wf1/n_35[13]CMUX
led_wf1/cnt[18]D5C
led_wf1/n_35[16]
led_wf1/n_35[13]DMUX
led_wf1/cnt[18]C4C
led_wf1/n_35[17]
led_wf1/n_35[17]AMUX
led_wf1/cnt[18]B5C
led_wf1/n_35[18]
led_wf1/n_35[17]BMUX
led_wf1/cnt[18]A1?
led_wf1/n_35[19]
led_wf1/n_35[17]CMUX
led_wf1/n_3C2B
led_wf1/n_35[20]
led_wf1/n_35[17]DMUX
led_wf1/cnt[7]C3?
led_wf1/n_35[21]
led_wf1/n_35[21]AMUX
led_wf1/n_3A2?
led_wf1/n_35[22]
led_wf1/n_35[21]BMUX
led_wf1/n_3B1?
led_wf1/n_35[23]
led_wf1/n_35[21]CMUX
led_wf1/n_3D1[
cm3inst/ahb_sram1/trans_valid
cm3inst/ahb_sram1/n_53C
cm3inst/ahb_sram1/n_162A3â
cm3inst/ahb_sram1/n_53
cm3inst/ahb_sram1/n_53A
cm3inst/ahb_sram1/n_162SR
cm3inst/ahb_sram1/n_198SR
cm3inst/ahb_sram1/DATAOEnSR(
"cm3inst/ahb_sram1/reg_byte_mask[0]SR"
cm3inst/ahb_sram1/reg_rd_reqSR#
cm3inst/ahb_sram1/DATAOUT[10]SR"
cm3inst/ahb_sram1/DATAOUT[0]SR 
cm3inst/ahb_sram1/nxt_oe_nSR
cm3inst/ahb_sram1/n_97SR
cm3inst/ahb_sram1/n_53SRû
cm3inst/ahb_sram1/DONE
cm3inst/ahb_sram1/nxt_oe_nC
cm3inst/ahb_sram1/n_162D4"
cm3inst/ahb_sram1/reg_rd_reqB1"
cm3inst/ahb_sram1/reg_rd_reqA1
cm3inst/ahb_sram1/n_162C1
cm3inst/ahb_sram1/n_162A5
cm3inst/ahb_sram1/n_162B5
cm3inst/ahb_sram1/DATAOEnD1f
cm3inst/ahb_sram1/reg_rd_req"
cm3inst/ahb_sram1/reg_rd_reqAQ"
cm3inst/ahb_sram1/reg_rd_reqA4f
cm3inst/ahb_sram1/reg_wr_req"
cm3inst/ahb_sram1/reg_rd_reqBQ"
cm3inst/ahb_sram1/reg_rd_reqB4À
cm3inst/ahb_sram1/reg_write
cm3inst/ahb_sram1/n_53AQ"
cm3inst/ahb_sram1/reg_rd_reqB5"
cm3inst/ahb_sram1/reg_rd_reqA5"
cm3inst/ahb_sram1/reg_rd_reqC5"
cm3inst/ahb_sram1/reg_rd_reqD3Î
cm3inst/ahb_sram1/reg_active
cm3inst/ahb_sram1/n_53CQ#
cm3inst/ahb_sram1/DATAOUT[10]CE"
cm3inst/ahb_sram1/DATAOUT[0]CE
cm3inst/ahb_sram1/n_53B1"
cm3inst/ahb_sram1/reg_rd_reqC4"
cm3inst/ahb_sram1/reg_rd_reqD5ì
cm3inst/ahb_sram1/reg_lb_mux[1]
cm3inst/ahb_sram1/n_162DQ"
cm3inst/ahb_sram1/reg_rd_reqC3"
cm3inst/ahb_sram1/DATAOUT[0]C3"
cm3inst/ahb_sram1/DATAOUT[0]D3"
cm3inst/ahb_sram1/DATAOUT[0]B2"
cm3inst/ahb_sram1/DATAOUT[0]A2
cm3inst/ahb_sram1/n_162D3«
cm3inst/ahb_sram1/reg_size[1]
cm3inst/ahb_sram1/n_53BMUX
cm3inst/TARGEXP0HRDATA[1]B1
cm3inst/TARGEXP0HRDATA[9]B1
cm3inst/TARGEXP0HRDATA[9]C3
cm3inst/TARGEXP0HRDATA[1]A5
cm3inst/TARGEXP0HRDATA[1]C5
cm3inst/TARGEXP0HRDATA[9]A3
cm3inst/TARGEXP0HRDATA[9]D3
cm3inst/TARGEXP0HRDATA[1]D5ù
cm3inst/ahb_sram1/reg_mcount[2]
cm3inst/ahb_sram1/n_97BQ
cm3inst/ahb_sram1/n_119B2
cm3inst/ahb_sram1/DATAOEnD2
cm3inst/ahb_sram1/n_97D4
cm3inst/ahb_sram1/n_97A2 
cm3inst/ahb_sram1/nxt_oe_nC2 
cm3inst/ahb_sram1/nxt_oe_nD1
cm3inst/ahb_sram1/n_97B2†
cm3inst/ahb_sram1/reg_mcount[1]
cm3inst/ahb_sram1/DATAOEnDQ
cm3inst/ahb_sram1/DATAOEnD3 
cm3inst/ahb_sram1/nxt_oe_nC4
cm3inst/ahb_sram1/n_97A5
cm3inst/ahb_sram1/n_119B1 
cm3inst/ahb_sram1/nxt_oe_nD2
cm3inst/ahb_sram1/n_97B3
cm3inst/ahb_sram1/n_97D3ª
cm3inst/ahb_sram1/reg_mcount[0]
cm3inst/ahb_sram1/n_97CQ
cm3inst/ahb_sram1/n_97A3 
cm3inst/ahb_sram1/nxt_oe_nC6
cm3inst/ahb_sram1/n_119B6 
cm3inst/ahb_sram1/nxt_oe_nD4
cm3inst/ahb_sram1/DATAOEnD5
cm3inst/ahb_sram1/n_97B4
cm3inst/ahb_sram1/n_97C2
cm3inst/ahb_sram1/n_97D2æ
 cm3inst/ahb_sram1/last_operation
cm3inst/ahb_sram1/n_97DQ 
cm3inst/ahb_sram1/nxt_oe_nB1
cm3inst/ahb_sram1/n_97A4
cm3inst/ahb_sram1/n_119B4
cm3inst/ahb_sram1/n_119C6 
cm3inst/ahb_sram1/nxt_oe_nA4
cm3inst/ahb_sram1/n_198D2
cm3inst/ahb_sram1/DATAOEnC4
cm3inst/ahb_sram1/n_97D5{
cm3inst/ahb_sram1/n_100
cm3inst/ahb_sram1/n_97AMUX
cm3inst/ahb_sram1/DATAOEnA2
cm3inst/ahb_sram1/DATAOEnB4V
cm3inst/ahb_sram1/n_119
cm3inst/ahb_sram1/n_119A
cm3inst/ahb_sram1/n_119D1x
"cm3inst/ahb_sram1/reg_byte_mask[1](
"cm3inst/ahb_sram1/reg_byte_mask[0]CQ(
"cm3inst/ahb_sram1/reg_byte_mask[0]D5x
"cm3inst/ahb_sram1/reg_byte_mask[0](
"cm3inst/ahb_sram1/reg_byte_mask[0]AQ(
"cm3inst/ahb_sram1/reg_byte_mask[0]B3Û
cm3inst/ahb_sram1/reg_ub_mux[1]
cm3inst/ahb_sram1/n_162BQ
cm3inst/ahb_sram1/n_162B2#
cm3inst/ahb_sram1/DATAOUT[10]B2#
cm3inst/ahb_sram1/DATAOUT[10]C4#
cm3inst/ahb_sram1/DATAOUT[10]D2#
cm3inst/ahb_sram1/DATAOUT[10]A1\
cm3inst/ahb_sram1/DATAOUT[15]%
cm3inst/ahb_sram1/DATAOUT[10]BMUX
SRAM_DQ[15]PADDO\
cm3inst/ahb_sram1/DATAOUT[14]%
cm3inst/ahb_sram1/DATAOUT[10]AMUX
SRAM_DQ[14]PADDOZ
cm3inst/ahb_sram1/DATAOUT[13]#
cm3inst/ahb_sram1/DATAOUT[10]DQ
SRAM_DQ[13]PADDOZ
cm3inst/ahb_sram1/DATAOUT[12]#
cm3inst/ahb_sram1/DATAOUT[10]CQ
SRAM_DQ[12]PADDOZ
cm3inst/ahb_sram1/DATAOUT[11]#
cm3inst/ahb_sram1/DATAOUT[10]BQ
SRAM_DQ[11]PADDOZ
cm3inst/ahb_sram1/DATAOUT[10]#
cm3inst/ahb_sram1/DATAOUT[10]AQ
SRAM_DQ[10]PADDOZ
cm3inst/ahb_sram1/DATAOUT[9]%
cm3inst/ahb_sram1/DATAOUT[10]DMUX

SRAM_DQ[9]PADDOZ
cm3inst/ahb_sram1/DATAOUT[8]%
cm3inst/ahb_sram1/DATAOUT[10]CMUX

SRAM_DQ[8]PADDOY
cm3inst/ahb_sram1/DATAOUT[7]$
cm3inst/ahb_sram1/DATAOUT[0]BMUX

SRAM_DQ[7]PADDOY
cm3inst/ahb_sram1/DATAOUT[6]$
cm3inst/ahb_sram1/DATAOUT[0]AMUX

SRAM_DQ[6]PADDOY
cm3inst/ahb_sram1/DATAOUT[5]$
cm3inst/ahb_sram1/DATAOUT[0]DMUX

SRAM_DQ[5]PADDOY
cm3inst/ahb_sram1/DATAOUT[4]$
cm3inst/ahb_sram1/DATAOUT[0]CMUX

SRAM_DQ[4]PADDOW
cm3inst/ahb_sram1/DATAOUT[3]"
cm3inst/ahb_sram1/DATAOUT[0]DQ

SRAM_DQ[3]PADDOW
cm3inst/ahb_sram1/DATAOUT[2]"
cm3inst/ahb_sram1/DATAOUT[0]CQ

SRAM_DQ[2]PADDOW
cm3inst/ahb_sram1/DATAOUT[1]"
cm3inst/ahb_sram1/DATAOUT[0]BQ

SRAM_DQ[1]PADDOW
cm3inst/ahb_sram1/DATAOUT[0]"
cm3inst/ahb_sram1/DATAOUT[0]AQ

SRAM_DQ[0]PADDO¸
cm3inst/ahb_sram1/n_132!
cm3inst/ahb_sram1/reg_rd_reqC
SRAM_DQ[7]_MGIOLCE
SRAM_DQ[6]_MGIOLCE
SRAM_DQ[5]_MGIOLCE
SRAM_DQ[4]_MGIOLCE
SRAM_DQ[3]_MGIOLCE
SRAM_DQ[2]_MGIOLCE
SRAM_DQ[1]_MGIOLCE
SRAM_DQ[0]_MGIOLCE]
cm3inst/ahb_sram1/_i_240/_n_3
SRAM_DQ[7]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]C5]
cm3inst/ahb_sram1/_i_239/_n_3
SRAM_DQ[6]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]D4]
cm3inst/ahb_sram1/_i_238/_n_3
SRAM_DQ[5]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]C1]
cm3inst/ahb_sram1/_i_237/_n_3
SRAM_DQ[4]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]A1]
cm3inst/ahb_sram1/_i_236/_n_3
SRAM_DQ[3]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]D2]
cm3inst/ahb_sram1/_i_235/_n_3
SRAM_DQ[2]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]B3]
cm3inst/ahb_sram1/_i_234/_n_3
SRAM_DQ[1]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]A1]
cm3inst/ahb_sram1/_i_233/_n_3
SRAM_DQ[0]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]B4Ç
cm3inst/ahb_sram1/n_135!
cm3inst/ahb_sram1/reg_rd_reqD
SRAM_DQ[15]_MGIOLCE
SRAM_DQ[14]_MGIOLCE
SRAM_DQ[13]_MGIOLCE
SRAM_DQ[12]_MGIOLCE
SRAM_DQ[11]_MGIOLCE
SRAM_DQ[10]_MGIOLCE
SRAM_DQ[9]_MGIOLCE
SRAM_DQ[8]_MGIOLCE^
cm3inst/ahb_sram1/_i_248/_n_3
SRAM_DQ[15]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]C1^
cm3inst/ahb_sram1/_i_247/_n_3
SRAM_DQ[14]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]D1^
cm3inst/ahb_sram1/_i_246/_n_3
SRAM_DQ[13]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]A3^
cm3inst/ahb_sram1/_i_245/_n_3
SRAM_DQ[12]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]B5^
cm3inst/ahb_sram1/_i_244/_n_3
SRAM_DQ[11]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]C3^
cm3inst/ahb_sram1/_i_243/_n_3
SRAM_DQ[10]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[1]D2]
cm3inst/ahb_sram1/_i_242/_n_3
SRAM_DQ[9]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]A4]
cm3inst/ahb_sram1/_i_241/_n_3
SRAM_DQ[8]_MGIOLRXDATA0
cm3inst/TARGEXP0HRDATA[9]B4c
cm3inst/ahb_sram1/nxt_bs_n[1]'
"cm3inst/ahb_sram1/reg_byte_mask[0]D
SRAM_nUB_MGIOLTXDATA0c
cm3inst/ahb_sram1/nxt_bs_n[0]'
"cm3inst/ahb_sram1/reg_byte_mask[0]B
SRAM_nLB_MGIOLTXDATA0©
cm3inst/ahb_sram1/nxt_ce_n
cm3inst/ahb_sram1/n_119D
SRAM_nCE_MGIOLTXDATA0(
"cm3inst/ahb_sram1/reg_byte_mask[0]B2(
"cm3inst/ahb_sram1/reg_byte_mask[0]D3í
cm3inst/ahb_sram1/DATAOEn
cm3inst/ahb_sram1/DATAOEnAQ
SRAM_DQ[15]PADDT
SRAM_DQ[14]PADDT
SRAM_DQ[13]PADDT
SRAM_DQ[12]PADDT
SRAM_DQ[11]PADDT
SRAM_DQ[10]PADDT

SRAM_DQ[9]PADDT

SRAM_DQ[8]PADDT

SRAM_DQ[7]PADDT

SRAM_DQ[6]PADDT

SRAM_DQ[5]PADDT

SRAM_DQ[4]PADDT

SRAM_DQ[3]PADDT

SRAM_DQ[2]PADDT

SRAM_DQ[1]PADDT

SRAM_DQ[0]PADDTX
cm3inst/ahb_sram1/nxt_oe_n
cm3inst/ahb_sram1/nxt_oe_nA
SRAM_nOE_MGIOLTXDATA0X
cm3inst/ahb_sram1/nxt_we_n
cm3inst/ahb_sram1/nxt_oe_nD
SRAM_nWE_MGIOLTXDATA0‹
cm3inst/ahb_sram1/n_162
cm3inst/ahb_sram1/n_162AQ
cm3inst/ahb_sram1/n_162B3
cm3inst/ahb_sram1/n_53D4
cm3inst/ahb_sram1/n_53B6"
cm3inst/ahb_sram1/reg_rd_reqB3"
cm3inst/ahb_sram1/reg_rd_reqA3
cm3inst/ahb_sram1/n_162C2"
cm3inst/ahb_sram1/reg_rd_reqD2
cm3inst/ahb_sram1/n_162A4
cm3inst/ahb_sram1/n_162D2¬
cm3inst/ahb_sram1/n_198
cm3inst/ahb_sram1/n_198AQ 
cm3inst/ahb_sram1/nxt_oe_nC1
cm3inst/ahb_sram1/n_53B5
cm3inst/ahb_sram1/n_119A3
cm3inst/ahb_sram1/n_119C4
cm3inst/ahb_sram1/n_198B3"
cm3inst/ahb_sram1/reg_rd_reqC2 
cm3inst/ahb_sram1/nxt_oe_nA1"
cm3inst/ahb_sram1/reg_rd_reqD1 
cm3inst/ahb_sram1/nxt_oe_nD5
cm3inst/ahb_sram1/n_198C2
cm3inst/ahb_sram1/DATAOEnC3 
cm3inst/ahb_sram1/nxt_oe_nB4
cm3inst/ahb_sram1/n_97D1
cm3inst/ahb_sram1/n_198A3
cm3inst/ahb_sram1/DATAOEnA5
cm3inst/ahb_sram1/DATAOEnB6≈
cm3inst/ahb_sram1/n_201 
cm3inst/ahb_sram1/nxt_oe_nBQ
cm3inst/ahb_sram1/DATAOEnB3 
cm3inst/ahb_sram1/nxt_oe_nD3
cm3inst/ahb_sram1/n_53B4 
cm3inst/ahb_sram1/nxt_oe_nC3
cm3inst/ahb_sram1/n_198B2
cm3inst/ahb_sram1/n_119A6
cm3inst/ahb_sram1/n_119C1"
cm3inst/ahb_sram1/reg_rd_reqC6 
cm3inst/ahb_sram1/nxt_oe_nA2"
cm3inst/ahb_sram1/reg_rd_reqD6
cm3inst/ahb_sram1/n_198C6
cm3inst/ahb_sram1/DATAOEnC5
cm3inst/ahb_sram1/n_97D6
cm3inst/ahb_sram1/n_198A2
cm3inst/ahb_sram1/DATAOEnA1 
cm3inst/ahb_sram1/nxt_oe_nB6‡
cm3inst/ahb_sram1/n_206
cm3inst/ahb_sram1/DATAOEnBQ
cm3inst/ahb_sram1/n_119C5
cm3inst/ahb_sram1/n_198B4 
cm3inst/ahb_sram1/nxt_oe_nA5 
cm3inst/ahb_sram1/nxt_oe_nD6 
cm3inst/ahb_sram1/nxt_oe_nB2
cm3inst/ahb_sram1/n_198A4
cm3inst/ahb_sram1/DATAOEnA6
cm3inst/ahb_sram1/DATAOEnB1
cm3inst/ahb_sram1/DATAOEnD6æ
cm3inst/ahb_sram1/n_97
cm3inst/ahb_sram1/n_97A
cm3inst/ahb_sram1/n_53B3
cm3inst/ahb_sram1/n_119C2"
cm3inst/ahb_sram1/reg_rd_reqC1 
cm3inst/ahb_sram1/nxt_oe_nA6"
cm3inst/ahb_sram1/reg_rd_reqD4
cm3inst/ahb_sram1/n_198D1
cm3inst/ahb_sram1/DATAOEnC2 
cm3inst/ahb_sram1/nxt_oe_nB3°
cm3inst/ahb_sram1/RDREQ!
cm3inst/ahb_sram1/reg_rd_reqA
cm3inst/ahb_sram1/n_119D2 
cm3inst/ahb_sram1/nxt_oe_nA3
cm3inst/ahb_sram1/n_198D4
cm3inst/ahb_sram1/DATAOEnC1 
cm3inst/ahb_sram1/nxt_oe_nB5
cm3inst/ahb_sram1/DATAOEnA3
cm3inst/ahb_sram1/DATAOEnB5¸
cm3inst/ahb_sram1/WRREQ!
cm3inst/ahb_sram1/reg_rd_reqB
cm3inst/ahb_sram1/n_119D3
cm3inst/ahb_sram1/DATAOEnC6
cm3inst/ahb_sram1/n_119C3
cm3inst/ahb_sram1/n_198D6
cm3inst/ahb_sram1/DATAOEnA4
cm3inst/ahb_sram1/DATAOEnB2`
!cm3inst/ahb_sram1/nxt_addr_low[1]
cm3inst/ahb_sram1/n_162C
SRAM_ADDR[0]_MGIOLTXDATA0\
cm3inst/TARGEXP0HRDATA[0]
cm3inst/TARGEXP0HRDATA[1]B
cm3inst/instTARGEXP0HRDATA0\
cm3inst/TARGEXP0HRDATA[1]
cm3inst/TARGEXP0HRDATA[1]A
cm3inst/instTARGEXP0HRDATA1_
cm3inst/TARGEXP0HRDATA[2]!
cm3inst/TARGEXP0HRDATA[9]BMUX
cm3inst/instTARGEXP0HRDATA2_
cm3inst/TARGEXP0HRDATA[3]!
cm3inst/TARGEXP0HRDATA[9]DMUX
cm3inst/instTARGEXP0HRDATA3_
cm3inst/TARGEXP0HRDATA[4]!
cm3inst/TARGEXP0HRDATA[9]AMUX
cm3inst/instTARGEXP0HRDATA4_
cm3inst/TARGEXP0HRDATA[5]!
cm3inst/TARGEXP0HRDATA[9]CMUX
cm3inst/instTARGEXP0HRDATA5\
cm3inst/TARGEXP0HRDATA[6]
cm3inst/TARGEXP0HRDATA[9]D
cm3inst/instTARGEXP0HRDATA6\
cm3inst/TARGEXP0HRDATA[7]
cm3inst/TARGEXP0HRDATA[9]C
cm3inst/instTARGEXP0HRDATA7\
cm3inst/TARGEXP0HRDATA[8]
cm3inst/TARGEXP0HRDATA[9]B
cm3inst/instTARGEXP0HRDATA8\
cm3inst/TARGEXP0HRDATA[9]
cm3inst/TARGEXP0HRDATA[9]A
cm3inst/instTARGEXP0HRDATA9a
cm3inst/TARGEXP0HRDATA[10]!
cm3inst/TARGEXP0HRDATA[1]DMUX 
cm3inst/instTARGEXP0HRDATA10a
cm3inst/TARGEXP0HRDATA[11]!
cm3inst/TARGEXP0HRDATA[1]CMUX 
cm3inst/instTARGEXP0HRDATA11a
cm3inst/TARGEXP0HRDATA[12]!
cm3inst/TARGEXP0HRDATA[1]BMUX 
cm3inst/instTARGEXP0HRDATA12a
cm3inst/TARGEXP0HRDATA[13]!
cm3inst/TARGEXP0HRDATA[1]AMUX 
cm3inst/instTARGEXP0HRDATA13^
cm3inst/TARGEXP0HRDATA[14]
cm3inst/TARGEXP0HRDATA[1]D 
cm3inst/instTARGEXP0HRDATA14^
cm3inst/TARGEXP0HRDATA[15]
cm3inst/TARGEXP0HRDATA[1]C 
cm3inst/instTARGEXP0HRDATA15»
)cm3inst/ahb_sram1/n_246_CE_AND_O_CE_AND_O
cm3inst/ahb_sram1/n_53D
SRAM_ADDR[18]_MGIOLCE
SRAM_ADDR[17]_MGIOLCE
SRAM_ADDR[16]_MGIOLCE
SRAM_ADDR[15]_MGIOLCE
SRAM_ADDR[14]_MGIOLCE
SRAM_ADDR[13]_MGIOLCE
SRAM_ADDR[12]_MGIOLCE
SRAM_ADDR[11]_MGIOLCE
SRAM_ADDR[10]_MGIOLCE
SRAM_ADDR[9]_MGIOLCE
SRAM_ADDR[8]_MGIOLCE
SRAM_ADDR[7]_MGIOLCE
SRAM_ADDR[6]_MGIOLCE
SRAM_ADDR[5]_MGIOLCE
SRAM_ADDR[4]_MGIOLCE
SRAM_ADDR[3]_MGIOLCE
SRAM_ADDR[2]_MGIOLCE
SRAM_ADDR[1]_MGIOLCE(
"cm3inst/ahb_sram1/reg_byte_mask[0]CE
cm3inst/ahb_sram1/n_162D5"
cm3inst/ahb_sram1/reg_rd_reqB2"
cm3inst/ahb_sram1/reg_rd_reqA2(
"cm3inst/ahb_sram1/reg_byte_mask[0]B4
cm3inst/ahb_sram1/n_162C3(
"cm3inst/ahb_sram1/reg_byte_mask[0]D6
cm3inst/ahb_sram1/n_162B6r
net_extracted_nHQX15
cm3inst/ahb_sram1/n_198B
cm3inst/ahb_sram1/n_198D5
cm3inst/ahb_sram1/n_119D6^
cm3inst/ahb_sram1/_i_307_decomp
cm3inst/ahb_sram1/n_198C
cm3inst/ahb_sram1/n_198D3o
net_extracted_nHQX1
cm3inst/ahb_sram1/n_198D
cm3inst/ahb_sram1/n_97B6
cm3inst/ahb_sram1/n_97C1R
net_extracted_nHQX4
cm3inst/ahb_sram1/n_119B
cm3inst/ahb_sram1/n_119D5^
cm3inst/ahb_sram1/_i_182_decomp
cm3inst/ahb_sram1/n_119C
cm3inst/ahb_sram1/n_119D4Y
led_wf1/_i_2/_i_0_rkd_12
led_wf1/_i_2/_i_0_rkd_12A
led_wf1/_i_2/_i_0_rkd_12B5E
led_wf1/_i_2/_i_0_rkd_14
led_wf1/cnt[8]C
led_wf1/cnt[8]D4Y
led_wf1/_i_2/_i_0_rkd_16
led_wf1/_i_2/_i_0_rkd_12C
led_wf1/_i_2/_i_0_rkd_12D4O
led_wf1/_i_2/_i_0_rkd_19
led_wf1/cnt[8]D
led_wf1/_i_2/_i_0_rkd_12B1Ä
_n_1089
led_wf1/_i_2/_i_0_rkd_12D
led_pin[3]_MGIOLCE
led_pin[2]_MGIOLCE
led_pin[1]_MGIOLCE
led_pin[0]_MGIOLCE
osc_c6_pin_MGIOLCE
led_pin[3]_cCE
led_wf1/cnt[18]B1
led_wf1/cnt[18]C1
led_wf1/n_3C1
led_wf1/_i_2/_i_0_rkd_12CE
led_wf1/cnt[8]A2
led_wf1/cnt[8]B2
led_wf1/cnt[7]B2
led_wf1/cnt[7]C5
led_wf1/cnt[7]D3
led_wf1/cnt[7]A2
led_wf1/cnt[18]D4
led_wf1/cnt[18]A2
led_wf1/n_3B2
led_wf1/n_3D4
led_wf1/n_3A4H
_n_1090
led_wf1/_i_2/_i_0_rkd_12B
led_wf1/_i_2/_i_0_rkd_12D5J
_n_1091
cm3inst/ahb_sram1/DATAOEnC
cm3inst/ahb_sram1/DATAOEnD4À
	clk_25M_c
clk_25MPADDI
led_pin[3]_MGIOLCLK
led_pin[2]_MGIOLCLK
led_pin[1]_MGIOLCLK
led_pin[0]_MGIOLCLK
osc_c6_pin_MGIOLCLK
PLL_25to200_1/PLLInst_0CLKI
led_wf1/cnt[7]CLK
led_wf1/cnt[8]CLK
led_wf1/cnt[18]CLK
led_pin[3]_cCLK
led_wf1/n_3CLK
led_wf1/_i_2/_i_0_rkd_12CLK3
swdclk_c
swdclkPADDI
cm3inst/instCS_TCK≥
key_pin[1]_c

key_pin[1]PADDI
led_pin[3]_MGIOLLSR
led_pin[2]_MGIOLLSR
led_pin[1]_MGIOLLSR
led_pin[0]_MGIOLLSR
osc_c6_pin_MGIOLLSR
led_wf1/n_3A3Ü	
key_pin[0]_c

key_pin[0]PADDI
SRAM_DQ[15]_MGIOLLSR
SRAM_DQ[14]_MGIOLLSR
SRAM_DQ[13]_MGIOLLSR
SRAM_DQ[12]_MGIOLLSR
SRAM_DQ[11]_MGIOLLSR
SRAM_DQ[10]_MGIOLLSR
SRAM_DQ[9]_MGIOLLSR
SRAM_DQ[8]_MGIOLLSR
SRAM_DQ[7]_MGIOLLSR
SRAM_DQ[6]_MGIOLLSR
SRAM_DQ[5]_MGIOLLSR
SRAM_DQ[4]_MGIOLLSR
SRAM_DQ[3]_MGIOLLSR
SRAM_DQ[2]_MGIOLLSR
SRAM_DQ[1]_MGIOLLSR
SRAM_DQ[0]_MGIOLLSR
SRAM_ADDR[18]_MGIOLLSR
SRAM_ADDR[17]_MGIOLLSR
SRAM_ADDR[16]_MGIOLLSR
SRAM_ADDR[15]_MGIOLLSR
SRAM_ADDR[14]_MGIOLLSR
SRAM_ADDR[13]_MGIOLLSR
SRAM_ADDR[12]_MGIOLLSR
SRAM_ADDR[11]_MGIOLLSR
SRAM_ADDR[10]_MGIOLLSR
SRAM_ADDR[9]_MGIOLLSR
SRAM_ADDR[8]_MGIOLLSR
SRAM_ADDR[7]_MGIOLLSR
SRAM_ADDR[6]_MGIOLLSR
SRAM_ADDR[5]_MGIOLLSR
SRAM_ADDR[4]_MGIOLLSR
SRAM_ADDR[3]_MGIOLLSR
SRAM_ADDR[2]_MGIOLLSR
SRAM_ADDR[1]_MGIOLLSR
SRAM_ADDR[0]_MGIOLLSR
SRAM_nWE_MGIOLLSR
SRAM_nOE_MGIOLLSR
SRAM_nCE_MGIOLLSR
SRAM_nLB_MGIOLLSR
SRAM_nUB_MGIOLLSR
cm3inst/instCPURSTN
cm3inst/instMTXRSTN
cm3inst/ahb_sram1/n_53A2=
uart_DAP_rx_c
uart_DAP_rxPADDI
cm3inst/instGPIOI27

led_core_c
cm3inst/instGPIOO0
led_corePADDOG
SRAM_ADDR[18]_c
SRAM_ADDR[18]_MGIOLIOLDO
SRAM_ADDR[18]IOLDOG
SRAM_ADDR[17]_c
SRAM_ADDR[17]_MGIOLIOLDO
SRAM_ADDR[17]IOLDOG
SRAM_ADDR[16]_c
SRAM_ADDR[16]_MGIOLIOLDO
SRAM_ADDR[16]IOLDOG
SRAM_ADDR[15]_c
SRAM_ADDR[15]_MGIOLIOLDO
SRAM_ADDR[15]IOLDOG
SRAM_ADDR[14]_c
SRAM_ADDR[14]_MGIOLIOLDO
SRAM_ADDR[14]IOLDOG
SRAM_ADDR[13]_c
SRAM_ADDR[13]_MGIOLIOLDO
SRAM_ADDR[13]IOLDOG
SRAM_ADDR[12]_c
SRAM_ADDR[12]_MGIOLIOLDO
SRAM_ADDR[12]IOLDOG
SRAM_ADDR[11]_c
SRAM_ADDR[11]_MGIOLIOLDO
SRAM_ADDR[11]IOLDOG
SRAM_ADDR[10]_c
SRAM_ADDR[10]_MGIOLIOLDO
SRAM_ADDR[10]IOLDOD
SRAM_ADDR[9]_c
SRAM_ADDR[9]_MGIOLIOLDO
SRAM_ADDR[9]IOLDOD
SRAM_ADDR[8]_c
SRAM_ADDR[8]_MGIOLIOLDO
SRAM_ADDR[8]IOLDOD
SRAM_ADDR[7]_c
SRAM_ADDR[7]_MGIOLIOLDO
SRAM_ADDR[7]IOLDOD
SRAM_ADDR[6]_c
SRAM_ADDR[6]_MGIOLIOLDO
SRAM_ADDR[6]IOLDOD
SRAM_ADDR[5]_c
SRAM_ADDR[5]_MGIOLIOLDO
SRAM_ADDR[5]IOLDOD
SRAM_ADDR[4]_c
SRAM_ADDR[4]_MGIOLIOLDO
SRAM_ADDR[4]IOLDOD
SRAM_ADDR[3]_c
SRAM_ADDR[3]_MGIOLIOLDO
SRAM_ADDR[3]IOLDOD
SRAM_ADDR[2]_c
SRAM_ADDR[2]_MGIOLIOLDO
SRAM_ADDR[2]IOLDOD
SRAM_ADDR[1]_c
SRAM_ADDR[1]_MGIOLIOLDO
SRAM_ADDR[1]IOLDON
SRAM_ADDR[0]_c
cm3inst/ahb_sram1/n_162CQ
cm3inst/ahb_sram1/n_162C68

SRAM_nWE_c
SRAM_nWE_MGIOLIOLDO
SRAM_nWEIOLDO8

SRAM_nOE_c
SRAM_nOE_MGIOLIOLDO
SRAM_nOEIOLDO8

SRAM_nCE_c
SRAM_nCE_MGIOLIOLDO
SRAM_nCEIOLDO8

SRAM_nLB_c
SRAM_nLB_MGIOLIOLDO
SRAM_nLBIOLDO8

SRAM_nUB_c
SRAM_nUB_MGIOLIOLDO
SRAM_nUBIOLDO_
led_pin[3]_c
led_pin[3]_cAQ
led_pin[2]_MGIOLTXDATA0
led_wf1/_i_2/_i_0_rkd_12AX_
led_pin[2]_c
led_wf1/_i_2/_i_0_rkd_12AQ
led_pin[1]_MGIOLTXDATA0
led_pin[3]_cBX~
led_pin[1]_c
led_pin[3]_cBMUX
led_pin[0]_MGIOLTXDATA0
osc_c6_pin_MGIOLTXDATA0
led_wf1/_i_2/_i_0_rkd_12BX7

beep_pin_c
cm3inst/instGPIOO1
beep_pinPADDO=
uart_DAP_tx_c
cm3inst/instGPIOO3
uart_DAP_txPADDOa
osc_c6_pin_c 
led_wf1/_i_2/_i_0_rkd_12BMUX
led_pin[3]_MGIOLTXDATA0
led_pin[3]_cAXÉ
_n_1119_combout
SRAM_DQ[15]PADDI
SRAM_DQ[15]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA31
cm3inst/TARGEXP0HRDATA[1]C4É
_n_1120_combout
SRAM_DQ[14]PADDI
SRAM_DQ[14]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA30
cm3inst/TARGEXP0HRDATA[1]D4É
_n_1121_combout
SRAM_DQ[13]PADDI
SRAM_DQ[13]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA29
cm3inst/TARGEXP0HRDATA[1]A2É
_n_1122_combout
SRAM_DQ[12]PADDI
SRAM_DQ[12]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA28
cm3inst/TARGEXP0HRDATA[1]B2É
_n_1123_combout
SRAM_DQ[11]PADDI
SRAM_DQ[11]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA27
cm3inst/TARGEXP0HRDATA[1]C2É
_n_1124_combout
SRAM_DQ[10]PADDI
SRAM_DQ[10]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA26
cm3inst/TARGEXP0HRDATA[1]D3Å
_n_1125_combout

SRAM_DQ[9]PADDI
SRAM_DQ[9]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA25
cm3inst/TARGEXP0HRDATA[9]A5Å
_n_1126_combout

SRAM_DQ[8]PADDI
SRAM_DQ[8]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA24
cm3inst/TARGEXP0HRDATA[9]B5Å
_n_1127_combout

SRAM_DQ[7]PADDI
SRAM_DQ[7]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA23
cm3inst/TARGEXP0HRDATA[9]C2Å
_n_1128_combout

SRAM_DQ[6]PADDI
SRAM_DQ[6]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA22
cm3inst/TARGEXP0HRDATA[9]D1Å
_n_1129_combout

SRAM_DQ[5]PADDI
SRAM_DQ[5]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA21
cm3inst/TARGEXP0HRDATA[9]C4Å
_n_1130_combout

SRAM_DQ[4]PADDI
SRAM_DQ[4]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA20
cm3inst/TARGEXP0HRDATA[9]A2Å
_n_1131_combout

SRAM_DQ[3]PADDI
SRAM_DQ[3]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA19
cm3inst/TARGEXP0HRDATA[9]D5Å
_n_1132_combout

SRAM_DQ[2]PADDI
SRAM_DQ[2]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA18
cm3inst/TARGEXP0HRDATA[9]B2Å
_n_1133_combout

SRAM_DQ[1]PADDI
SRAM_DQ[1]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA17
cm3inst/TARGEXP0HRDATA[1]A4Å
_n_1134_combout

SRAM_DQ[0]PADDI
SRAM_DQ[0]_MGIOLDI 
cm3inst/instTARGEXP0HRDATA16
cm3inst/TARGEXP0HRDATA[1]B3@
_n_1135_combout
swddioPADDI
cm3inst/instDBG_SWDI_TMS`
*cm3inst/ahb_sram1/reg_addr_low_reg[1]_dup1
SRAM_ADDR[0]_MGIOLIOLDO
SRAM_ADDR[0]IOLDOM
led_wf1/led_sig_reg[3]_dup1
led_pin[3]_MGIOLIOLDO

led_pin[3]IOLDOM
led_wf1/led_sig_reg[2]_dup1
led_pin[2]_MGIOLIOLDO

led_pin[2]IOLDOM
led_wf1/led_sig_reg[1]_dup1
led_pin[1]_MGIOLIOLDO

led_pin[1]IOLDOM
led_wf1/led_sig_reg[0]_dup1
led_pin[0]_MGIOLIOLDO

led_pin[0]IOLDOM
led_wf1/led_sig_reg[0]_dup2
osc_c6_pin_MGIOLIOLDO

osc_c6_pinIOLDOD
led_wf1/_i_6/_n_7
led_wf1/n_35[1]COUT
led_wf1/n_35[5]CINE
led_wf1/_i_6/_n_15
led_wf1/n_35[5]COUT
led_wf1/n_35[9]CINF
led_wf1/_i_6/_n_23
led_wf1/n_35[9]COUT
led_wf1/n_35[13]CING
led_wf1/_i_6/_n_31
led_wf1/n_35[13]COUT
led_wf1/n_35[17]CING
led_wf1/_i_6/_n_39
led_wf1/n_35[17]COUT
led_wf1/n_35[21]CIN8
n_VCC_c_0_HQ
TIEOFF_R1C54HARD1
flash_csPADDO5
n_VCC_c_1_HQ
TIEOFF_R1C75HARD1
sd_csPADDO9
n_VCC_c_2_HQ
TIEOFF_R34C82HARD1
w5500_csPADDO:
n_VCC_c_3_HQ
TIEOFF_R1C40HARD1

seg7_ST_CPPADDOT
n_VCC_c_4_HQ
TIEOFF_R18C13HARD1
cm3inst/instNSRST
cm3inst/instNTRSTI
n_VCC_c_5_HQ
TIEOFF_R22C13HARD1!
cm3inst/instTARGEXP1HREADYOUTŸ
n_VCC_c_6_HQ
TIEOFF_R6C98HARD1
led_wf1/n_35[1]A6
led_wf1/n_35[1]B6
led_wf1/n_35[1]C6
led_wf1/n_35[1]D6
led_wf1/cnt[7]B6
led_wf1/cnt[7]C6
led_wf1/cnt[7]D6
led_wf1/cnt[7]A6Å
n_VCC_c_7_HQ
TIEOFF_R6C99HARD1
led_wf1/n_35[5]A6
led_wf1/n_35[5]B6
led_wf1/n_35[5]C6
led_wf1/n_35[5]D6Æ
n_VCC_c_8_HQ
TIEOFF_R6C100HARD1
led_wf1/n_35[9]A6
led_wf1/n_35[9]B6
led_wf1/n_35[9]C6
led_wf1/n_35[9]D6
led_wf1/cnt[8]A6
led_wf1/cnt[8]B6‚
n_VCC_c_9_HQ
TIEOFF_R6C101HARD1
led_wf1/n_35[13]A6
led_wf1/n_35[13]B6
led_wf1/n_35[13]C6
led_wf1/n_35[13]D6
led_wf1/cnt[18]B6
led_wf1/cnt[18]C6
led_wf1/cnt[18]D6
led_wf1/cnt[18]A6ö
n_VCC_c_10_HQ
TIEOFF_R6C102HARD1
led_wf1/n_35[17]A6
led_wf1/n_35[17]B6
led_wf1/n_35[17]C6
led_wf1/n_35[17]D6
led_wf1/n_3A6W
n_VCC_c_11_HQ
TIEOFF_R6C103HARD1
led_wf1/n_35[21]A6
led_wf1/n_35[21]B6E
n_VCC_c_12_HQ
TIEOFF_R29C54HARD1
cm3inst/ahb_sram1/n_97A6À
n_VCC_c_13_HQ
TIEOFF_R24C15HARD1#
cm3inst/ahb_sram1/DATAOUT[10]B6#
cm3inst/ahb_sram1/DATAOUT[10]C6#
cm3inst/ahb_sram1/DATAOUT[10]D6#
cm3inst/ahb_sram1/DATAOUT[10]A6"
cm3inst/ahb_sram1/DATAOUT[0]B6"
cm3inst/ahb_sram1/DATAOUT[0]C6"
cm3inst/ahb_sram1/DATAOUT[0]D6"
cm3inst/ahb_sram1/DATAOUT[0]A6Ø
n_VCC_c_14_HQ
TIEOFF_R30C49HARD1
cm3inst/TARGEXP0HRDATA[1]B6
cm3inst/TARGEXP0HRDATA[1]C6
cm3inst/TARGEXP0HRDATA[1]D6
cm3inst/TARGEXP0HRDATA[1]A6
cm3inst/TARGEXP0HRDATA[9]B6
cm3inst/TARGEXP0HRDATA[9]C6
cm3inst/TARGEXP0HRDATA[9]D6
cm3inst/TARGEXP0HRDATA[9]A6:
n_GND_c_0_HQ
TIEOFF_R1C15HARD0

flash_sclkPADDO:
n_GND_c_1_HQ
TIEOFF_R1C10HARD0

flash_mosiPADDO=
n_GND_c_2_HQ
TIEOFF_R1C70HARD0
uart_ch340_txPADDO7
n_GND_c_3_HQ
TIEOFF_R1C67HARD0
sd_sclkPADDO7
n_GND_c_4_HQ
TIEOFF_R1C87HARD0
sd_mosiPADDOQ
n_GND_c_5_HQ
TIEOFF_R34C100HARD0

w5500_sclkPADDO

w5500_mosiPADDO:
n_GND_c_6_HQ
TIEOFF_R1C39HARD0

seg7_SH_CPPADDO7
n_GND_c_7_HQ
TIEOFF_R1C16HARD0
seg7_DSPADDO∆
n_GND_c_8_HQ
TIEOFF_R30C13HARD0!
PLL_25to200_1/PLLInst_0RESETC!
PLL_25to200_1/PLLInst_0RESETD!
PLL_25to200_1/PLLInst_0RESETM"
PLL_25to200_1/PLLInst_0ENCLKOP"
PLL_25to200_1/PLLInst_0ENCLKOS#
PLL_25to200_1/PLLInst_0ENCLKOS2#
PLL_25to200_1/PLLInst_0ENCLKOS3$
PLL_25to200_1/PLLInst_0	PHASESEL0$
PLL_25to200_1/PLLInst_0	PHASESEL1#
PLL_25to200_1/PLLInst_0PHASEDIR$
PLL_25to200_1/PLLInst_0	PHASESTEP"
PLL_25to200_1/PLLInst_0LOADREG 
PLL_25to200_1/PLLInst_0STDBY&
PLL_25to200_1/PLLInst_0PLLWAKESYNC
PLL_25to200_1/PLLInst_0RSTº
n_GND_c_9_HQ
TIEOFF_R19C13HARD0
cm3inst/inst	DMACBREQ3
cm3inst/inst	DMACBREQ2
cm3inst/inst	DMACBREQ1
cm3inst/inst	DMACBREQ0
cm3inst/inst
DMACLBREQ0
cm3inst/instEXTINT15
cm3inst/instEXTINT14
cm3inst/instEXTINT13
cm3inst/instEXTINT12
cm3inst/instEXTINT11
cm3inst/instEXTINT10
cm3inst/instEXTINT9
cm3inst/instEXTINT8
cm3inst/instEXTINT7
cm3inst/instEXTINT6
cm3inst/instEXTINT5
cm3inst/instEXTINT4
cm3inst/instEXTINT3
cm3inst/instEXTINT2
cm3inst/instEXTINT1
cm3inst/instEXTINT0
cm3inst/instINITEXP0HADDR19
cm3inst/instINITEXP0HADDR18
cm3inst/instINITEXP0HADDR17
cm3inst/instINITEXP0HADDR16
cm3inst/instINITEXP0HADDR15
cm3inst/instINITEXP0HADDR14
cm3inst/instINITEXP0HADDR13
cm3inst/instINITEXP0HADDR12
cm3inst/instINITEXP0HADDR11
cm3inst/instINITEXP0HADDR10
cm3inst/instINITEXP0HADDR9
cm3inst/instINITEXP0HADDR8
cm3inst/instINITEXP0HADDR7
cm3inst/instINITEXP0HADDR6
cm3inst/instINITEXP0HADDR5
cm3inst/instINITEXP0HADDR4
cm3inst/instINITEXP0HADDR3
cm3inst/instINITEXP0HADDR2
cm3inst/instINITEXP0HADDR1
cm3inst/instINITEXP0HADDR0 
cm3inst/instINITEXP0HWDATA31 
cm3inst/instINITEXP0HWDATA30 
cm3inst/instINITEXP0HWDATA29 
cm3inst/instINITEXP0HWDATA28 
cm3inst/instINITEXP0HWDATA27 
cm3inst/instINITEXP0HWDATA26 
cm3inst/instINITEXP0HWDATA25’
n_GND_c_10_HQ
TIEOFF_R18C13HARD0
cm3inst/inst
DMACLBREQ3
cm3inst/inst
DMACLBREQ2
cm3inst/inst
DMACLBREQ1
cm3inst/inst
DMACLSREQ3
cm3inst/inst
DMACLSREQ2
cm3inst/inst
DMACLSREQ1
cm3inst/inst
DMACLSREQ0
cm3inst/inst	DMACSREQ3
cm3inst/inst	DMACSREQ2
cm3inst/inst	DMACSREQ1
cm3inst/inst	DMACSREQ0
cm3inst/instGPIOI31
cm3inst/instGPIOI30
cm3inst/instGPIOI29
cm3inst/instGPIOI28
cm3inst/instGPIOI27
cm3inst/instGPIOI26
cm3inst/instGPIOI25
cm3inst/instGPIOI24
cm3inst/instGPIOI23
cm3inst/instGPIOI22
cm3inst/instGPIOI21
cm3inst/instGPIOI20
cm3inst/instGPIOI19
cm3inst/instGPIOI18
cm3inst/instGPIOI17
cm3inst/instGPIOI16
cm3inst/instGPIOI15
cm3inst/instGPIOI14
cm3inst/instGPIOI13
cm3inst/instGPIOI12
cm3inst/instGPIOI11
cm3inst/instGPIOI10
cm3inst/instGPIOI9
cm3inst/instGPIOI8
cm3inst/instGPIOI7
cm3inst/instGPIOI6
cm3inst/instGPIOI5
cm3inst/instGPIOI4
cm3inst/instGPIOI3
cm3inst/instGPIOI1
cm3inst/instGPIOI0ﬂ
n_GND_c_11_HQ
TIEOFF_R20C13HARD0
cm3inst/instINITEXP0HADDR31
cm3inst/instINITEXP0HADDR30
cm3inst/instINITEXP0HADDR29
cm3inst/instINITEXP0HADDR28
cm3inst/instINITEXP0HADDR27
cm3inst/instINITEXP0HADDR26
cm3inst/instINITEXP0HADDR25
cm3inst/instINITEXP0HADDR24
cm3inst/instINITEXP0HADDR23
cm3inst/instINITEXP0HADDR22
cm3inst/instINITEXP0HADDR21
cm3inst/instINITEXP0HBURST2
cm3inst/instINITEXP0HBURST1
cm3inst/instINITEXP0HBURST0
cm3inst/instINITEXP0HPROT3
cm3inst/instINITEXP0HPROT2
cm3inst/instINITEXP0HPROT1
cm3inst/instINITEXP0HPROT0
cm3inst/instINITEXP0HSIZE2
cm3inst/instINITEXP0HSIZE1
cm3inst/instINITEXP0HSIZE0
cm3inst/instINITEXP0HTRANS1
cm3inst/instINITEXP0HTRANS0 
cm3inst/instINITEXP0HWDATA24 
cm3inst/instINITEXP0HWDATA23 
cm3inst/instINITEXP0HWDATA22 
cm3inst/instINITEXP0HWDATA21 
cm3inst/instINITEXP0HWDATA20 
cm3inst/instINITEXP0HWDATA19 
cm3inst/instINITEXP0HWDATA18 
cm3inst/instINITEXP0HWDATA17 
cm3inst/instINITEXP0HWDATA16 
cm3inst/instINITEXP0HWDATA15 
cm3inst/instINITEXP0HWDATA14 
cm3inst/instINITEXP0HWDATA13 
cm3inst/instINITEXP0HWDATA12 
cm3inst/instINITEXP0HWDATA11 
cm3inst/instINITEXP0HWDATA10
cm3inst/instINITEXP0HWDATA9
cm3inst/instINITEXP0HWDATA8
cm3inst/instINITEXP0HWDATA7
cm3inst/instINITEXP0HWDATA6
cm3inst/instINITEXP0HWDATA5
cm3inst/instINITEXP0HWDATA4
cm3inst/instINITEXP0HWDATA3
cm3inst/instINITEXP0HWDATA2
cm3inst/instINITEXP0HWDATA1
cm3inst/instINITEXP0HWDATA0ﬁ
n_GND_c_12_HQ
TIEOFF_R21C13HARD0
cm3inst/instINITEXP0HADDR20
cm3inst/instINITEXP1HADDR31
cm3inst/instINITEXP1HADDR30
cm3inst/instINITEXP1HADDR29
cm3inst/instINITEXP1HADDR28
cm3inst/instINITEXP1HADDR27
cm3inst/instINITEXP1HADDR26
cm3inst/instINITEXP1HADDR25
cm3inst/instINITEXP1HADDR24
cm3inst/instINITEXP1HADDR23
cm3inst/instINITEXP1HADDR22
cm3inst/instINITEXP1HADDR21
cm3inst/instINITEXP1HBURST2
cm3inst/instINITEXP1HBURST1
cm3inst/instINITEXP1HBURST0
cm3inst/instINITEXP1HPROT3
cm3inst/instINITEXP1HPROT2
cm3inst/instINITEXP1HPROT1
cm3inst/instINITEXP1HPROT0
cm3inst/instINITEXP1HSIZE2
cm3inst/instINITEXP1HSIZE1
cm3inst/instINITEXP1HSIZE0
cm3inst/instINITEXP1HTRANS1
cm3inst/instINITEXP1HTRANS0 
cm3inst/instINITEXP1HWDATA23 
cm3inst/instINITEXP1HWDATA22 
cm3inst/instINITEXP1HWDATA21 
cm3inst/instINITEXP1HWDATA20 
cm3inst/instINITEXP1HWDATA19 
cm3inst/instINITEXP1HWDATA18 
cm3inst/instINITEXP1HWDATA17 
cm3inst/instINITEXP1HWDATA16 
cm3inst/instINITEXP1HWDATA15 
cm3inst/instINITEXP1HWDATA14 
cm3inst/instINITEXP1HWDATA13 
cm3inst/instINITEXP1HWDATA12 
cm3inst/instINITEXP1HWDATA11 
cm3inst/instINITEXP1HWDATA10
cm3inst/instINITEXP1HWDATA9
cm3inst/instINITEXP1HWDATA8
cm3inst/instINITEXP1HWDATA7
cm3inst/instINITEXP1HWDATA6
cm3inst/instINITEXP1HWDATA5
cm3inst/instINITEXP1HWDATA4
cm3inst/instINITEXP1HWDATA3
cm3inst/instINITEXP1HWDATA2
cm3inst/instINITEXP1HWDATA1
cm3inst/instINITEXP1HWDATA0‚	
n_GND_c_13_HQ
TIEOFF_R22C13HARD0!
cm3inst/instINITEXP0HMASTLOCK
cm3inst/instINITEXP0HSEL
cm3inst/instINITEXP0HWRITE
cm3inst/instINITEXP1HADDR20
cm3inst/instINITEXP1HADDR19
cm3inst/instINITEXP1HADDR18
cm3inst/instINITEXP1HADDR17
cm3inst/instINITEXP1HADDR16
cm3inst/instINITEXP1HADDR15
cm3inst/instINITEXP1HADDR14
cm3inst/instINITEXP1HADDR13
cm3inst/instINITEXP1HADDR12
cm3inst/instINITEXP1HADDR11
cm3inst/instINITEXP1HADDR10
cm3inst/instINITEXP1HADDR9
cm3inst/instINITEXP1HADDR8
cm3inst/instINITEXP1HADDR7
cm3inst/instINITEXP1HADDR6
cm3inst/instINITEXP1HADDR5
cm3inst/instINITEXP1HADDR4
cm3inst/instINITEXP1HADDR3
cm3inst/instINITEXP1HADDR2
cm3inst/instINITEXP1HADDR1
cm3inst/instINITEXP1HADDR0!
cm3inst/instINITEXP1HMASTLOCK
cm3inst/instINITEXP1HSEL 
cm3inst/instINITEXP1HWDATA31 
cm3inst/instINITEXP1HWDATA30 
cm3inst/instINITEXP1HWDATA29 
cm3inst/instINITEXP1HWDATA28 
cm3inst/instINITEXP1HWDATA27 
cm3inst/instINITEXP1HWDATA26 
cm3inst/instINITEXP1HWDATA25 
cm3inst/instINITEXP1HWDATA24
cm3inst/instINITEXP1HWRITE
cm3inst/instTARGEXP0HRESP
cm3inst/instTARGEXP1HRESPˆ
n_GND_c_14_HQ
TIEOFF_R23C13HARD0 
cm3inst/instTARGEXP1HRDATA31 
cm3inst/instTARGEXP1HRDATA30 
cm3inst/instTARGEXP1HRDATA29 
cm3inst/instTARGEXP1HRDATA28 
cm3inst/instTARGEXP1HRDATA27 
cm3inst/instTARGEXP1HRDATA26 
cm3inst/instTARGEXP1HRDATA25 
cm3inst/instTARGEXP1HRDATA24 
cm3inst/instTARGEXP1HRDATA23 
cm3inst/instTARGEXP1HRDATA22 
cm3inst/instTARGEXP1HRDATA21 
cm3inst/instTARGEXP1HRDATA20 
cm3inst/instTARGEXP1HRDATA19 
cm3inst/instTARGEXP1HRDATA18 
cm3inst/instTARGEXP1HRDATA17 
cm3inst/instTARGEXP1HRDATA16 
cm3inst/instTARGEXP1HRDATA15 
cm3inst/instTARGEXP1HRDATA14 
cm3inst/instTARGEXP1HRDATA13 
cm3inst/instTARGEXP1HRDATA12 
cm3inst/instTARGEXP1HRDATA11 
cm3inst/instTARGEXP1HRDATA10
cm3inst/instTARGEXP1HRDATA9
cm3inst/instTARGEXP1HRDATA8
cm3inst/instTARGEXP1HRDATA7é
n_GND_c_15_HQ
TIEOFF_R24C13HARD0
cm3inst/instTARGEXP1HRDATA6
cm3inst/instTARGEXP1HRDATA5
cm3inst/instTARGEXP1HRDATA4
cm3inst/instTARGEXP1HRDATA3
cm3inst/instTARGEXP1HRDATA2
cm3inst/instTARGEXP1HRDATA1
cm3inst/instTARGEXP1HRDATA0