{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541567620017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541567620017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 00:13:39 2018 " "Processing started: Wed Nov 07 00:13:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541567620017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541567620017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541567620017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541567620877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541567620877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 4 4 " "Found 4 design units, including 4 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 gated_d_latch " "Found entity 1: gated_d_latch" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541567656620 ""} { "Info" "ISGN_ENTITY_NAME" "2 ped_flip_flop " "Found entity 2: ped_flip_flop" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541567656620 ""} { "Info" "ISGN_ENTITY_NAME" "3 ned_flip_flop " "Found entity 3: ned_flip_flop" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541567656620 ""} { "Info" "ISGN_ENTITY_NAME" "4 Part4 " "Found entity 4: Part4" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541567656620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(33) " "Verilog HDL Instantiation warning at Part4.v(33): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(34) " "Verilog HDL Instantiation warning at Part4.v(34): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(51) " "Verilog HDL Instantiation warning at Part4.v(51): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(52) " "Verilog HDL Instantiation warning at Part4.v(52): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(66) " "Verilog HDL Instantiation warning at Part4.v(66): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(67) " "Verilog HDL Instantiation warning at Part4.v(67): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part4.v(68) " "Verilog HDL Instantiation warning at Part4.v(68): instance has no name" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1541567656620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541567656682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_d_latch gated_d_latch:comb_3 " "Elaborating entity \"gated_d_latch\" for hierarchy \"gated_d_latch:comb_3\"" {  } { { "Part4.v" "comb_3" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541567656713 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Part4.v(16) " "Verilog HDL Always Construct warning at Part4.v(16): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541567656713 "|Part4|gated_d_latch:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Part4.v(17) " "Inferred latch for \"Q\" at Part4.v(17)" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541567656713 "|Part4|gated_d_latch:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ped_flip_flop ped_flip_flop:comb_4 " "Elaborating entity \"ped_flip_flop\" for hierarchy \"ped_flip_flop:comb_4\"" {  } { { "Part4.v" "comb_4" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541567656744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ned_flip_flop ned_flip_flop:comb_5 " "Elaborating entity \"ned_flip_flop\" for hierarchy \"ned_flip_flop:comb_5\"" {  } { { "Part4.v" "comb_5" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541567656791 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ned_flip_flop:comb_5\|gated_d_latch:comb_3\|Q gated_d_latch:comb_3\|Q " "Duplicate LATCH primitive \"ned_flip_flop:comb_5\|gated_d_latch:comb_3\|Q\" merged with LATCH primitive \"gated_d_latch:comb_3\|Q\"" {  } { { "Part4.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part4/Part4.v" 14 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541567657683 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1541567657683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541567658042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541567658697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541567658697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541567658887 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541567658887 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541567658887 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541567658887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541567658948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 00:14:18 2018 " "Processing ended: Wed Nov 07 00:14:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541567658948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541567658948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541567658948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541567658948 ""}
