#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.03
# platform  : Linux 2.6.32-431.el6.x86_64
# version   : 2018.03p001 64 bits
# build date: 2018.04.24 18:13:05 PDT
#----------------------------------------
# started Wed Mar 17 21:01:32 CST 2021
# hostname  : ideal125
# pid       : 19794
# arguments : '-label' 'session_0' '-console' 'ideal125:40114' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/max.chen/ICCONTEST/2015/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/max.chen/ICCONTEST/2015/jgproject/.tmp/.initCmds.tcl' 'superlint.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/max.chen/ICCONTEST/2015/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_afl".
INFO: reading configuration file "/home/max.chen/.config/jasper/jaspergold.conf".
% check_superlint -init
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% # Config rules
% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
% # vsd2018_constrain //
% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
% # vsd2018_constrain //
% 
% analyze -sv  ./SET.v
[-- (VERI-1482)] Analyzing Verilog file '/home/nfs_cad/cadence/JASPER/jasper_2018.03p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './SET.v'
% elaborate -bbox true -top SET
INFO (ISW003): Top module name is "SET".
[INFO (VERI-1018)] ./SET.v(1): compiling module 'SET'
[INFO (VERI-1018)] ./SET.v(44): compiling module 'CTRL'
[INFO (VERI-1018)] ./SET.v(147): compiling module 'PROC'
WARNING (WNL018): ./SET.v(316): multiply mult_4s_4s (size 8) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ./SET.v(317): multiply mult_4s_4s (size 8) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ./SET.v(318): multiply mult_4s_4s (size 8) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
SET
[<embedded>] % 
[<embedded>] % # Setup clock and reset
[<embedded>] % clock clk
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % 
[<embedded>] % # Setup for CTL check
[<embedded>] % set_superlint_fsm_ctl_livelock true
WARNING (WG002): "superlint_fsm_ctl_livelock" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
[<embedded>] % set_superlint_fsm_ctl_deadlock true
WARNING (WG002): "superlint_fsm_ctl_deadlock" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
[<embedded>] % 
[<embedded>] % # Setup for LTL check
[<embedded>] % #set_superlint_fsm_ctl_livelock false
[<embedded>] % #set_superlint_fsm_ctl_deadlock false
[<embedded>] % #set_superlint_add_automatic_task_assumption true
[<embedded>] % 
[<embedded>] % # Extract checks
[<embedded>] % check_superlint -extract
INFO (ISL009): Started detection of ASG_IS_XRCH, ARY_IS_OOBI, CAS_NO_PRIO checks
INFO (ISL009): Started detection of FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB checks
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 59 of 61 design flops, 0 of 0 design latches, 0 of 0 internal elements.
INFO (ISL009): Started detection of BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL014): Started extracting properties for ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO checks
INFO (ISL015): Extracted 0 properties of ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO
INFO (ISL014): Started extracting properties for FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB checks
INFO (ISL015): Extracted 23 properties of FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB
INFO (ISL014): Started extracting properties for BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL015): Extracted 0 properties of BUS_IS_CONT,BUS_IS_FLOT
INFO (ISL018): Started extraction of structural checks
INFO (ISL016): Extracted 8 STRUCTURAL checks.
INFO (ISL016): Extracted 14 BASIC LINT checks.
45
[<embedded>] % 
[<embedded>] % # Prove
[<embedded>] % set_superlint_prove_parallel_tasks on
[<embedded>] % set_prove_no_traces true
[<embedded>] % check_superlint -prove -time_limit 10m -bg
INFO (ISL008): Running multiple proof threads in parallel, one per task.
    Expect high resource allocation.
WARNING (WG002): "superlint_prove_parallel_tasks" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
WARNING (WSL054): "superlint_prove_parallel_tasks" is enabled, overriding the following settings: proofgrid_per_engine_max_jobs, proofgrid_max_jobs.
    For message help, type "help -message WSL054"
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off
    time_limit                    = 599s
    per_property_time_limit       = 10s * 10 ^ scan
    engine_mode                   = Ht J N I L 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_max_jobs            = 35
    max engine jobs               = Ht J N I L, total 5 (max 35)
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proof Simplification Iteration 1	[0.00 s]
0.0.Ht: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.01 s
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 8
0: ProofGrid is starting event handling
0.0.I: Proofgrid shell started at 20007@ideal125(local) jg_19794_ideal125_1
0.0.Ht: Proofgrid shell started at 20004@ideal125(local) jg_19794_ideal125_1
0.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: Next scan (0) will use per property time limit: 10s * 10 ^ 0 = 10s
0.0.I: Starting proof for property "fsm_state_cover_STATE_FIN_prop_11"	[0.00 s].
0.0.I: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_READ_prop_1" was covered in 1 cycles in 0.00 s.
0.0.N: Proofgrid shell started at 20006@ideal125(local) jg_19794_ideal125_1
0.0.I: Trace Attempt  2	[0.00 s]
0.0.I: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC1_prop_2" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC2_1_prop_3" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC3_1_prop_5" was covered in 3 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC4_1_prop_7" was covered in 3 cycles in 0.01 s.
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC2_2_prop_4" was covered in 4 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC3_2_prop_6" was covered in 4 cycles in 0.01 s.
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC4_2_prop_8" was covered in 4 cycles in 0.01 s.
0.0.L: Proofgrid shell started at 20008@ideal125(local) jg_19794_ideal125_1
0.0.Ht: Trace Attempt  5	[0.00 s]
INFO (IPF047): 0.0.Ht: The cover property "fsm_state_cover_STATE_PROC4_3_prop_9" was covered in 5 cycles in 0.01 s.
0.0.N: Next scan (0) will use per property time limit: 10s * 10 ^ 0 = 10s
0.0.N: Starting proof for property "fsm_state_cover_STATE_FIN_prop_11"	[0.00 s].
0.0.I: Trace Attempt  3	[0.00 s]
0.0.I: Trace Attempt  4	[0.00 s]
0.0.L: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: Trace Attempt  5	[0.00 s]
0.0.J: Proofgrid shell started at 20005@ideal125(local) jg_19794_ideal125_1
0.0.N: Trace Attempt  3	[0.00 s]
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  1	[0.00 s]
0.0.J: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.L: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.L: Using states from traces to { fsm_state_cover_STATE_PROC3_1_prop_5 (2) }
0.0.L: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  2	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  3	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  2	[0.00 s]
0.0.J: Trace Attempt  4	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  3	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.L: Using states from traces to { fsm_state_cover_STATE_PROC3_2_prop_6 (3) }
0.0.J: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  1	[0.00 s]
INFO (IPF047): 0.0.J: The cover property "fsm_state_cover_STATE_RES_prop_10" was covered in 67 cycles in 0.00 s.
0.0.L: Trace Attempt  2	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  3	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  4	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  5	[0.00 s]
0.0.I: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  2	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.J: Trace Attempt  1	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.I: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
0.0.J: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.N: The cover property "fsm_state_cover_STATE_FIN_prop_11" was proven unreachable in 0.01 s.
0.0.J: Interrupted (multi)
0.0.N: Stopped processing property "fsm_state_cover_STATE_FIN_prop_11"	[0.01 s].
0.0.N: All properties either determined or skipped. [0.00 s]
0.0.Ht: Interrupted (multi)
0.0.J: Trace Attempt 134	[0.00 s]
0.0.J: All properties determined. [0.01 s]
0.0.Ht: Trace Attempt 18	[0.01 s]
0.0.Ht: All properties determined. [0.01 s]
0.0.L: Trace Attempt 27	[0.01 s]
0.0.L: All properties determined. [0.01 s]
0.0.I: Stopped processing property "fsm_state_cover_STATE_FIN_prop_11"	[0.02 s].
0.0.N: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.J: Exited with Success (@ 0.01 s)
0.0.I: All properties either determined or skipped. [0.01 s]
0.0.Ht: Exited with Success (@ 0.01 s)
0.0.L: Exited with Success (@ 0.01 s)
0.0.I: Exited with Success (@ 0.01 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                         :   5
     engine jobs started                     :   5

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Ht        0.02        0.01        0.00       23.02 %
      J        0.02        0.00        0.00       17.67 %
      N        0.02        0.01        0.00       21.11 %
      I        0.02        0.01        0.00       25.81 %
      L        0.02        0.01        0.00       20.58 %
    all        0.02        0.01        0.00       21.63 %

    Data read    : 5.32 kiB
    Data written : 3.57 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 11
                  - unreachable               : 1 (9.09091%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 10 (90.9091%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>", 11 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = off
    time_limit                    = 599s
    per_property_time_limit       = 10s * 10 ^ scan
    engine_mode                   = Tri 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_max_jobs            = 35
    max engine jobs               = Tri, total 1 (max 35)
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: Proof Simplification Iteration 1	[0.00 s]
1.0.Tri: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 11
1: ProofGrid is starting event handling
1.0.Tri: Proofgrid shell started at 20057@ideal125(local) jg_19794_ideal125_2
1.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Tri: Next scan (0) will use per property time limit: 10s * 10 ^ 0 = 10s
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_FIN_prop_23"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>", 1 properties to prove with 0 already proven/unreachable
background (thread 2)
INFO (IPF031): Settings used for proof thread 2:
    orchestration                 = off
    time_limit                    = 599s
    per_property_time_limit       = 10s * 10 ^ scan
    engine_mode                   = Tri 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_max_jobs            = 35
    max engine jobs               = Tri, total 1 (max 35)
    proofgrid_mode                = local
    proofgrid_restarts            = 10
    trace_generation              = off
WARNING (WTR001): Trace generation is disabled. This proof will not generate nor store any trace data.
    For message help, type "help -message WTR001".
2: Using multistage preprocessing
2: Starting reduce
2: Finished reduce in 0s
2.0.PRE: Performing Proof Simplification...
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Tri: Proof Simplification Iteration 1	[0.00 s]
2.0.Tri: Proof Simplification Iteration 2	[0.00 s]
2.0.Tri: Proof Simplification Iteration 3	[0.00 s]
2.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 2.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
2.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 2.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
2.0.PRE: Proof Simplification completed in 0.01 s
2: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
2: =============================== ProofGrid start ===============================
2: ProofGrid usable level: 1
2: ProofGrid is starting event handling
2.0.Tri: Proofgrid shell started at 20074@ideal125(local) jg_19794_ideal125_3
2.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
2.0.Tri: Last scan. Per property time limit: 0s
2.0.Tri: Starting proof for property "fsm_state_livelock_STATE_READ_prop_12"	[0.00 s].
2.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.00" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
2.0.Tri:    0.00" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_FIN_prop_23" was proven in 0.15 s.
1.0.Tri:    0.07" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_FIN_prop_23"	[0.15 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC1_prop_14"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.07" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
2.0.Tri: Requesting engine job to stop
INFO (IPF144): 2: Initiating shutdown of proof [0.16]
2.0.Tri: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 2.0.Tri: The property "fsm_state_livelock_STATE_READ_prop_12" was proven in 0.16 s.
2.0.Tri:    0.08" ---- ALL ENGINES STOPPED! ----
2.0.Tri: Stopped processing property "fsm_state_livelock_STATE_READ_prop_12"	[0.16 s].
2.0.Tri: All properties determined. [0.00 s]
2.0.Tri: Exited with Success (@ 0.16 s)
2: ProofGrid usable level: 0
2: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                         :   1
     engine jobs started                     :   1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.02        0.16        0.00       90.85 %
    all        0.02        0.16        0.00       90.85 %

    Data read    : 369.00 B
    Data written : 526.00 B

2: ProofGrid usable level: 0
2: All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC1_prop_14" was proven in 0.07 s.
1.0.Tri:    0.14" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC1_prop_14"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC2_1_prop_15"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.14" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC2_1_prop_15" was proven in 0.07 s.
1.0.Tri:    0.21" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC2_1_prop_15"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC2_2_prop_16"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.21" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC2_2_prop_16" was proven in 0.07 s.
1.0.Tri:    0.27" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC2_2_prop_16"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC3_1_prop_17"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.28" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC3_1_prop_17" was proven in 0.07 s.
1.0.Tri:    0.34" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC3_1_prop_17"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC3_2_prop_18"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.35" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC3_2_prop_18" was proven in 0.07 s.
1.0.Tri:    0.41" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC3_2_prop_18"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC4_1_prop_19"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.42" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC4_1_prop_19" was proven in 0.07 s.
1.0.Tri:    0.49" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC4_1_prop_19"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC4_2_prop_20"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.49" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC4_2_prop_20" was proven in 0.07 s.
1.0.Tri:    0.56" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC4_2_prop_20"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_PROC4_3_prop_21"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.56" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_PROC4_3_prop_21" was proven in 0.07 s.
1.0.Tri:    0.63" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_PROC4_3_prop_21"	[0.07 s].
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_READ_prop_13"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.63" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_READ_prop_13" was proven in 0.07 s.
1.0.Tri:    0.70" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_READ_prop_13"	[0.07 s].
1.0.Tri: Last scan. Per property time limit: 0s
1.0.Tri: Starting proof for property "fsm_state_deadlock_STATE_RES_prop_22"	[0.00 s].
1.0.Tri: Trace Attempt  1	[0.00 s]
1.0.Tri:    0.70" Running 'thunk' script "bdd_reach -bdd_opts=-#omega,-#escapeb3= @@"
1.0.Tri: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0.85]
1.0.Tri: A proof was found: No trace exists. [0.07 s]
INFO (IPF057): 1.0.Tri: The property "fsm_state_deadlock_STATE_RES_prop_22" was proven in 0.07 s.
1.0.Tri:    0.76" ---- ALL ENGINES STOPPED! ----
1.0.Tri: Stopped processing property "fsm_state_deadlock_STATE_RES_prop_22"	[0.07 s].
1.0.Tri: All properties determined. [0.00 s]
1.0.Tri: Exited with Success (@ 0.85 s)
1: ProofGrid usable level: 0
1: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                         :   1
     engine jobs started                     :   1

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.02        0.85        0.00       97.62 %
    all        0.02        0.85        0.00       97.62 %

    Data read    : 2.02 kiB
    Data written : 607.00 B

1: ProofGrid usable level: 0
1: All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 11
                  - proven                    : 11 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
