$date
	Tue Oct 24 01:55:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module And_testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$scope module UUT $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 4 & Y [3:0] $end
$var wire 4 ' AndResult [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b10 !
b10 &
b10 '
b110 #
b110 %
b1010 "
b1010 $
#20
b0 !
b0 &
b0 '
b0 #
b0 %
b1111 "
b1111 $
#30
b1010 !
b1010 &
b1010 '
b1010 #
b1010 %
b1010 "
b1010 $
#40
