// Seed: 2037714966
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  wire id_3;
  wire id_4, id_5;
  if (1 ? 1 : 1) tri0 id_6 = id_1;
  else begin
    wire id_7 = 1'b0;
  end
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output logic id_9,
    output wire id_10,
    input wand id_11,
    output tri id_12,
    output tri id_13,
    output wire id_14
);
  assign id_6 = id_5;
  module_0(
      id_6, id_11
  );
  assign id_13 = id_7;
  assign id_10 = 1;
  assign id_2  = id_4;
  wire id_16;
  always id_9 <= 1;
endmodule
