
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003446                       # Number of seconds simulated
sim_ticks                                  3446469138                       # Number of ticks simulated
final_tick                               574977506814                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59829                       # Simulator instruction rate (inst/s)
host_op_rate                                    78509                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  97901                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893708                       # Number of bytes of host memory used
host_seconds                                 35203.60                       # Real time elapsed on the host
sim_insts                                  2106179497                       # Number of instructions simulated
sim_ops                                    2763801783                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       385024                       # Number of bytes read from this memory
system.physmem.bytes_read::total               662784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        99200                       # Number of bytes written to this memory
system.physmem.bytes_written::total             99200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2089                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3008                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5178                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             775                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  775                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1485578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77584330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1522718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    111715493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               192308120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1485578                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1522718                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3008296                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28783081                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28783081                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28783081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1485578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77584330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1522718                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    111715493                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              221091201                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8264915                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854640                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488834                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189327                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1434937                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383816                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200506                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5676                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500552                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15860127                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854640                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584322                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877170                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        380526                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721707                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91585                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7926259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.306004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4567769     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601536      7.59%     65.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293823      3.71%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221847      2.80%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180519      2.28%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159661      2.01%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54884      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196185      2.48%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650035     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7926259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345393                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.918970                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623906                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       357070                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245264                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16163                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683855                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312622                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17731048                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4419                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683855                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775573                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         172000                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42120                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108424                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144280                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171381                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70723                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60991                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22742511                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78180715                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78180715                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903418                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7839057                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2145                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           365741                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2628321                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7588                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199147                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16148110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13771138                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17971                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4665901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12673009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7926259                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.737407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2860397     36.09%     36.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1680736     21.20%     57.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       854233     10.78%     68.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998573     12.60%     80.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742065      9.36%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477864      6.03%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204893      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60705      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46793      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7926259                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58314     72.98%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12603     15.77%     88.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8984     11.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807193     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109407      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360887     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492655      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13771138                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.666217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79901                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005802                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35566407                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20816267                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13287716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13851039                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22527                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740245                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155326                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683855                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         106704                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7518                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16150260                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2628321                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595086                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1132                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3938                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207291                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468720                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258194                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302418                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738075                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017327                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479881                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.629626                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313182                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13287716                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997559                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19702404                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.607726                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405918                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4780177                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2039                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187566                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7242404                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.569947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287238                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3405961     47.03%     47.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533009     21.17%     68.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837686     11.57%     79.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304882      4.21%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262528      3.62%     87.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116548      1.61%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281323      3.88%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77363      1.07%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423104      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7242404                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327833                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779016                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928962                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423104                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22969563                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32985522                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 338656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.826491                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.826491                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.209935                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.209935                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62362999                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17444075                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18287234                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2038                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8264915                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2894476                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2349365                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       197303                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1198991                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1139706                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308376                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8469                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3031210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15949641                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2894476                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1448082                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3367741                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1037165                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        616122                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1492794                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7850396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.318361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4482655     57.10%     57.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          211552      2.69%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          240726      3.07%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          437669      5.58%     68.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197179      2.51%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          302864      3.86%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165191      2.10%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140734      1.79%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1671826     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7850396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350212                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.929801                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3198414                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       571629                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3214146                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32794                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        833408                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       492046                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1937                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18988075                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4530                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        833408                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3373003                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         141227                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       190479                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3068204                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       244070                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18242201                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4252                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131049                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        70924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          614                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25551154                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84975477                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84975477                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15721906                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9829148                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3821                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2293                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           626219                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1701144                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       869321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12265                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       310826                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17142248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13801216                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27003                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5782925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17324499                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          719                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7850396                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758028                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918348                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2792032     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1642191     20.92%     56.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1141355     14.54%     71.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       782183      9.96%     80.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       644441      8.21%     89.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       352958      4.50%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       347810      4.43%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79056      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68370      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7850396                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100344     77.13%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13900     10.68%     87.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15847     12.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11509349     83.39%     83.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194985      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1522      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1375473      9.97%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       719887      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13801216                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.669856                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130095                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009426                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35609925                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22929141                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13402667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13931311                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26598                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       664253                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          183                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       219611                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        833408                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54911                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8495                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17146069                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1701144                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       869321                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2275                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116913                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113143                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230056                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13541212                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1283115                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260003                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1976372                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1918337                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            693257                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.638397                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13412996                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13402667                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8776030                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24624630                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621634                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356392                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9214977                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11317884                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5828172                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3102                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199817                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7016988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156147                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2816432     40.14%     40.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1889293     26.92%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       774238     11.03%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       386370      5.51%     83.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       396050      5.64%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156621      2.23%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171195      2.44%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87782      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       339007      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7016988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9214977                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11317884                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1686583                       # Number of memory references committed
system.switch_cpus1.commit.loads              1036884                       # Number of loads committed
system.switch_cpus1.commit.membars               1544                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1627293                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10196462                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       230301                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       339007                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23823894                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35126358                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 414519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9214977                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11317884                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9214977                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.896900                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.896900                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.114951                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.114951                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60873780                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18530760                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17565262                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3094                       # number of misc regfile writes
system.l20.replacements                          2129                       # number of replacements
system.l20.tagsinuse                      2047.390938                       # Cycle average of tags in use
system.l20.total_refs                          107447                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4177                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.723486                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.271844                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    28.081235                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   954.395312                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1034.642547                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014781                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.013712                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.466013                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.505197                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999703                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3335                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3338                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             754                       # number of Writeback hits
system.l20.Writeback_hits::total                  754                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3359                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3362                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3359                       # number of overall hits
system.l20.overall_hits::total                   3362                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2089                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2129                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2089                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2129                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2089                       # number of overall misses
system.l20.overall_misses::total                 2129                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4864133                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    209993959                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      214858092                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4864133                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    209993959                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       214858092                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4864133                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    209993959                       # number of overall miss cycles
system.l20.overall_miss_latency::total      214858092                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5424                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5467                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          754                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              754                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5448                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5491                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5448                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5491                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.385140                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.389427                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383443                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.387725                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383443                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.387725                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 121603.325000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100523.675921                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100919.723814                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 121603.325000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100523.675921                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100919.723814                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 121603.325000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100523.675921                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100919.723814                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 313                       # number of writebacks
system.l20.writebacks::total                      313                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2089                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2129                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2089                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2129                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2089                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2129                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4564538                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    194310229                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    198874767                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4564538                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    194310229                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    198874767                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4564538                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    194310229                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    198874767                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.385140                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.389427                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383443                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.387725                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383443                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.387725                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114113.450000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93015.906654                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93412.290747                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 114113.450000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93015.906654                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93412.290747                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 114113.450000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93015.906654                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93412.290747                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3049                       # number of replacements
system.l21.tagsinuse                      2046.590369                       # Cycle average of tags in use
system.l21.total_refs                          144325                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5097                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.315676                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.311947                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.282114                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   866.192029                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1139.804278                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.005523                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.014298                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.422945                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.556545                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999312                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3851                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3855                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             870                       # number of Writeback hits
system.l21.Writeback_hits::total                  870                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   53                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3904                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3908                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3904                       # number of overall hits
system.l21.overall_hits::total                   3908                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3008                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3049                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3008                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3049                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3008                       # number of overall misses
system.l21.overall_misses::total                 3049                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4403903                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    320065724                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      324469627                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4403903                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    320065724                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       324469627                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4403903                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    320065724                       # number of overall miss cycles
system.l21.overall_miss_latency::total      324469627                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6859                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6904                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          870                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              870                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6912                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6957                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6912                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6957                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.438548                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.441628                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.435185                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.438264                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.435185                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.438264                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107412.268293                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 106404.828457                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 106418.375533                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107412.268293                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 106404.828457                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 106418.375533                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107412.268293                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 106404.828457                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 106418.375533                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 462                       # number of writebacks
system.l21.writebacks::total                      462                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3008                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3049                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3008                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3049                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3008                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3049                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4092086                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    296937411                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    301029497                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4092086                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    296937411                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    301029497                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4092086                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    296937411                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    301029497                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.438548                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.441628                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.435185                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.438264                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.435185                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.438264                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99806.975610                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 98715.894614                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 98730.566415                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99806.975610                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 98715.894614                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 98730.566415                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99806.975610                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 98715.894614                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 98730.566415                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.124292                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754177                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785658.069519                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.749520                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.374772                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063701                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825921                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.889622                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721656                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721656                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721656                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721656                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721656                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5903842                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5903842                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5903842                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5903842                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5903842                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5903842                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721707                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721707                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721707                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721707                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721707                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721707                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 115761.607843                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 115761.607843                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 115761.607843                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 115761.607843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 115761.607843                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 115761.607843                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5035770                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5035770                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5035770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5035770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5035770                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5035770                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117110.930233                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 117110.930233                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 117110.930233                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 117110.930233                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 117110.930233                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 117110.930233                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5448                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250415                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5704                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39139.273317                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.242784                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.757216                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.786105                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.213895                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055970                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055970                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493554                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493554                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493554                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493554                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18093                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18093                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18165                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18165                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18165                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18165                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1322319042                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1322319042                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2401989                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2401989                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1324721031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1324721031                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1324721031                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1324721031                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511719                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511719                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511719                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511719                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008723                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008723                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007232                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007232                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007232                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007232                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 73084.565412                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73084.565412                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33360.958333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33360.958333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 72927.114286                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72927.114286                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 72927.114286                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72927.114286                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          754                       # number of writebacks
system.cpu0.dcache.writebacks::total              754                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12669                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12717                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12717                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5424                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5448                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    238648311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    238648311                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       547417                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       547417                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    239195728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    239195728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    239195728                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    239195728                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43998.582412                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43998.582412                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22809.041667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22809.041667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 43905.236417                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43905.236417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 43905.236417                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43905.236417                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.205615                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088466082                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105350.255319                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.205615                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820842                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1492731                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1492731                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1492731                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1492731                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1492731                       # number of overall hits
system.cpu1.icache.overall_hits::total        1492731                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6591107                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6591107                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6591107                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6591107                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6591107                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6591107                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1492794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1492794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1492794                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1492794                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1492794                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1492794                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 104620.746032                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 104620.746032                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 104620.746032                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 104620.746032                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 104620.746032                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 104620.746032                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4720356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4720356                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4720356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4720356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4720356                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4720356                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 104896.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104896.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 104896.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104896.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 104896.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104896.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6912                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177660225                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7168                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24785.187640                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.026094                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.973906                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886821                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113179                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1000363                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1000363                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       646336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        646336                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1547                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1547                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1646699                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1646699                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1646699                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1646699                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13714                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13714                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          207                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13921                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13921                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13921                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13921                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    835364745                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    835364745                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8204457                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8204457                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    843569202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    843569202                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    843569202                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    843569202                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1014077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1014077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       646543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       646543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1547                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1547                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1660620                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1660620                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1660620                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1660620                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013524                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013524                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000320                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000320                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008383                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008383                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008383                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008383                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 60913.281683                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60913.281683                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39635.057971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39635.057971                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 60596.882552                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60596.882552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 60596.882552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60596.882552                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          870                       # number of writebacks
system.cpu1.dcache.writebacks::total              870                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6855                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          154                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          154                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7009                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7009                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7009                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6859                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6859                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6912                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6912                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6912                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6912                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    354510622                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    354510622                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1431069                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1431069                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    355941691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    355941691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    355941691                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    355941691                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004162                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004162                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004162                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004162                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51685.467561                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51685.467561                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27001.301887                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27001.301887                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51496.193721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51496.193721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 51496.193721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51496.193721                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
