###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        57837   # Number of WRITE/WRITEP commands
num_reads_done                 =      2088089   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1718571   # Number of read row buffer hits
num_read_cmds                  =      2088076   # Number of READ/READP commands
num_writes_done                =        57852   # Number of read requests issued
num_write_row_hits             =        36524   # Number of write row buffer hits
num_act_cmds                   =       393601   # Number of ACT commands
num_pre_cmds                   =       393572   # Number of PRE commands
num_ondemand_pres              =       366978   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644163   # Cyles of rank active rank.0
rank_active_cycles.1           =      9611451   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355837   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       388549   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1981180   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        72904   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        25823   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16980   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13882   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9247   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6358   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4467   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3204   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2414   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9546   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =            9   # Write cmd latency (cycles)
write_latency[80-99]           =           33   # Write cmd latency (cycles)
write_latency[100-119]         =           44   # Write cmd latency (cycles)
write_latency[120-139]         =           73   # Write cmd latency (cycles)
write_latency[140-159]         =          122   # Write cmd latency (cycles)
write_latency[160-179]         =          116   # Write cmd latency (cycles)
write_latency[180-199]         =          150   # Write cmd latency (cycles)
write_latency[200-]            =        57273   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           19   # Read request latency (cycles)
read_latency[20-39]            =       479475   # Read request latency (cycles)
read_latency[40-59]            =       205251   # Read request latency (cycles)
read_latency[60-79]            =       200782   # Read request latency (cycles)
read_latency[80-99]            =       133050   # Read request latency (cycles)
read_latency[100-119]          =       108381   # Read request latency (cycles)
read_latency[120-139]          =        96302   # Read request latency (cycles)
read_latency[140-159]          =        77484   # Read request latency (cycles)
read_latency[160-179]          =        65609   # Read request latency (cycles)
read_latency[180-199]          =        56203   # Read request latency (cycles)
read_latency[200-]             =       665533   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.88722e+08   # Write energy
read_energy                    =  8.41912e+09   # Read energy
act_energy                     =  1.07689e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70802e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.86504e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01796e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99755e+09   # Active standby energy rank.1
average_read_latency           =      251.328   # Average read request latency (cycles)
average_interarrival           =       4.6598   # Average request interarrival latency (cycles)
total_energy                   =  2.28622e+10   # Total energy (pJ)
average_power                  =      2286.22   # Average power (mW)
average_bandwidth              =       18.312   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        58919   # Number of WRITE/WRITEP commands
num_reads_done                 =      2126651   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1765146   # Number of read row buffer hits
num_read_cmds                  =      2126641   # Number of READ/READP commands
num_writes_done                =        58926   # Number of read requests issued
num_write_row_hits             =        37695   # Number of write row buffer hits
num_act_cmds                   =       385644   # Number of ACT commands
num_pre_cmds                   =       385616   # Number of PRE commands
num_ondemand_pres              =       358707   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640790   # Cyles of rank active rank.0
rank_active_cycles.1           =      9633399   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359210   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       366601   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2021407   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        76120   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24534   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        16403   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        13636   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8667   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6077   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4183   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3060   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2358   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         9137   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           55   # Write cmd latency (cycles)
write_latency[120-139]         =           74   # Write cmd latency (cycles)
write_latency[140-159]         =           97   # Write cmd latency (cycles)
write_latency[160-179]         =           98   # Write cmd latency (cycles)
write_latency[180-199]         =          151   # Write cmd latency (cycles)
write_latency[200-]            =        58394   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       455673   # Read request latency (cycles)
read_latency[40-59]            =       194734   # Read request latency (cycles)
read_latency[60-79]            =       195592   # Read request latency (cycles)
read_latency[80-99]            =       129818   # Read request latency (cycles)
read_latency[100-119]          =       105977   # Read request latency (cycles)
read_latency[120-139]          =        95778   # Read request latency (cycles)
read_latency[140-159]          =        77109   # Read request latency (cycles)
read_latency[160-179]          =        65317   # Read request latency (cycles)
read_latency[180-199]          =        55972   # Read request latency (cycles)
read_latency[200-]             =       750669   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.94124e+08   # Write energy
read_energy                    =  8.57462e+09   # Read energy
act_energy                     =  1.05512e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72421e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75968e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01585e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01124e+09   # Active standby energy rank.1
average_read_latency           =      287.711   # Average read request latency (cycles)
average_interarrival           =      4.57542   # Average request interarrival latency (cycles)
total_energy                   =   2.3004e+10   # Total energy (pJ)
average_power                  =       2300.4   # Average power (mW)
average_bandwidth              =      18.6503   # Average bandwidth
