strict digraph "" {
	node [label="\N"];
	"3900:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b55964d0>",
		fillcolor=lightcyan,
		label="3900:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3900:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596550>",
		fillcolor=cadetblue,
		label="3900:BS
tx_data_st = rd_buf0[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596550>]",
		style=filled,
		typ=BlockingSubstitution];
	"3900:CA" -> "3900:BS"	 [cond="[]",
		lineno=None];
	"3902:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b55967d0>",
		fillcolor=lightcyan,
		label="3902:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3902:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596850>",
		fillcolor=cadetblue,
		label="3902:BS
tx_data_st = rd_buf0[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596850>]",
		style=filled,
		typ=BlockingSubstitution];
	"3902:CA" -> "3902:BS"	 [cond="[]",
		lineno=None];
	"3904:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5596a50>",
		fillcolor=lightcyan,
		label="3904:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3904:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596ad0>",
		fillcolor=cadetblue,
		label="3904:BS
tx_data_st = rd_buf1[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3904:CA" -> "3904:BS"	 [cond="[]",
		lineno=None];
	"3903:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5596cd0>",
		fillcolor=lightcyan,
		label="3903:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3903:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596d50>",
		fillcolor=cadetblue,
		label="3903:BS
tx_data_st = rd_buf0[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5596d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"3903:CA" -> "3903:BS"	 [cond="[]",
		lineno=None];
	"Leaf_3898:AL"	 [def_var="['tx_data_st']",
		label="Leaf_3898:AL"];
	"3907:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5596f90>",
		fillcolor=lightcyan,
		label="3907:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3907:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5533050>",
		fillcolor=cadetblue,
		label="3907:BS
tx_data_st = rd_buf1[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5533050>]",
		style=filled,
		typ=BlockingSubstitution];
	"3907:CA" -> "3907:BS"	 [cond="[]",
		lineno=None];
	"3899:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f13b5533250>",
		fillcolor=linen,
		label="3899:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"3899:CS" -> "3900:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3899:CS" -> "3902:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3899:CS" -> "3904:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3899:CS" -> "3903:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3899:CS" -> "3907:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3905:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b5533650>",
		fillcolor=lightcyan,
		label="3905:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3905:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3901:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b55333d0>",
		fillcolor=lightcyan,
		label="3901:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3901:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3906:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f13b55338d0>",
		fillcolor=lightcyan,
		label="3906:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"3899:CS" -> "3906:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=3899];
	"3901:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5533450>",
		fillcolor=cadetblue,
		label="3901:BS
tx_data_st = rd_buf0[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5533450>]",
		style=filled,
		typ=BlockingSubstitution];
	"3901:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3900:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3905:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b55336d0>",
		fillcolor=cadetblue,
		label="3905:BS
tx_data_st = rd_buf1[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b55336d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"3905:CA" -> "3905:BS"	 [cond="[]",
		lineno=None];
	"3905:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3904:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3901:CA" -> "3901:BS"	 [cond="[]",
		lineno=None];
	"3902:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3906:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5533950>",
		fillcolor=cadetblue,
		label="3906:BS
tx_data_st = rd_buf1[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f13b5533950>]",
		style=filled,
		typ=BlockingSubstitution];
	"3906:CA" -> "3906:BS"	 [cond="[]",
		lineno=None];
	"3907:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3906:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
	"3898:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b5533b90>",
		clk_sens=False,
		fillcolor=gold,
		label="3898:AL",
		sens="['adrb_next', 'rd_buf0', 'rd_buf1']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adrb_next', 'rd_buf1', 'rd_buf0']"];
	"3898:AL" -> "3899:CS"	 [cond="[]",
		lineno=None];
	"3903:BS" -> "Leaf_3898:AL"	 [cond="[]",
		lineno=None];
}
