v 20121123 2
C 0 79000 1 0 0 DB9-1.sym
{
T 1000 81900 5 10 0 0 0 0 1
device=DB9
T 200 82200 5 10 1 1 0 0 1
refdes=CONN?
}
C 2500 81200 1 0 0 MAX232.sym
{
T 2800 84850 5 10 0 0 0 0 1
device=MAX232
T 4200 84700 5 10 1 1 0 6 1
refdes=U?
T 2800 85050 5 10 0 0 0 0 1
footprint=DIP16
}
C 6500 80000 1 0 0 CD74HC4052E.sym
{
T 6800 82850 5 10 0 0 0 0 1
device=CD74HC4052E
T 6800 83050 5 10 0 0 0 0 1
footprint=DIP16
T 7000 82800 5 10 1 1 0 6 1
refdes=U?
}
C 15600 81400 1 0 0 OPI8013.sym
{
T 15900 83600 5 10 0 0 0 0 1
device=OPI8013
T 15900 83300 5 10 0 0 0 0 1
footprint=DIP8
T 17100 83000 5 10 1 1 0 0 1
refdes=U?
}
C 12400 76500 1 0 0 OPI8013.sym
{
T 12700 78700 5 10 0 0 0 0 1
device=OPI8013
T 12700 78400 5 10 0 0 0 0 1
footprint=DIP8
T 13900 78100 5 10 1 1 0 0 1
refdes=U?
}
C 17300 78900 1 0 0 SN65176BP.sym
{
T 18900 80600 5 10 1 1 0 6 1
refdes=U?
T 17295 78900 5 10 0 1 0 0 1
footprint=DIP8
T 17295 78900 5 10 0 1 0 0 1
device=SN65176BP
}
C 17100 85300 1 0 0 TA8030S.sym
{
T 19000 87550 5 10 1 1 0 0 1
refdes=U?
T 17900 87100 5 10 1 1 0 0 1
device=TA8030S
}
C 10400 84000 1 0 0 AT89C4051-1.sym
{
T 12900 88000 5 10 1 1 0 6 1
refdes=U?
T 10395 83995 5 10 0 1 0 0 1
footprint=DIP20
T 10395 83995 5 10 0 1 0 0 1
device=AT89C4051
}
C 14500 88100 1 0 0 vcc-1.sym
C 5700 84900 1 180 0 gnd-1.sym
C 1400 84600 1 270 0 capacitor-2.sym
{
T 2100 84400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 1200 84300 5 10 1 1 0 0 1
refdes=C?
T 2300 84400 5 10 0 0 270 0 1
symversion=0.1
T 1200 83900 5 10 1 1 0 0 1
value=1uF
}
N 2500 84300 2200 84300 4
N 2200 84300 2200 84900 4
N 2200 84900 1600 84900 4
N 1600 84900 1600 84600 4
N 1600 83700 1600 83500 4
N 1600 83500 2200 83500 4
N 2200 83500 2200 83900 4
N 2200 83900 2500 83900 4
C 5600 83700 1 180 0 capacitor-2.sym
{
T 5400 83000 5 10 0 0 180 0 1
device=POLARIZED_CAPACITOR
T 5400 83200 5 10 1 1 180 0 1
refdes=C?
T 5400 82800 5 10 0 0 180 0 1
symversion=0.1
T 4700 83700 5 10 1 1 0 0 1
value=1uF
}
C 1400 83300 1 270 0 capacitor-2.sym
{
T 2100 83100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 1200 83000 5 10 1 1 0 0 1
refdes=C?
T 2300 83100 5 10 0 0 270 0 1
symversion=0.1
T 1200 82600 5 10 1 1 0 0 1
value=1uF
}
C 4700 84100 1 0 0 capacitor-2.sym
{
T 4900 84800 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 4900 84600 5 10 1 1 0 0 1
refdes=C?
T 4900 85000 5 10 0 0 0 0 1
symversion=0.1
T 4700 84100 5 10 1 1 0 0 1
value=1uF
}
N 5600 80200 5600 84600 4
N 4700 84300 4500 84300 4
N 4500 83500 4700 83500 4
N 1600 83300 1600 83400 4
N 1600 83400 2300 83400 4
N 2300 83400 2300 83500 4
N 2300 83500 2500 83500 4
N 2500 83100 2200 83100 4
N 2200 83100 2200 82200 4
N 2200 82200 1600 82200 4
N 1600 82200 1600 82400 4
N 1200 80500 1900 80500 4
N 1900 80500 1900 81800 4
N 1900 81800 2400 81800 4
N 2400 81800 2400 82300 4
N 2400 82300 2500 82300 4
N 2500 82700 2300 82700 4
N 2300 82700 2300 82000 4
N 2300 82000 1700 82000 4
N 1700 82000 1700 81100 4
N 1700 81100 1200 81100 4
N 1200 81700 1400 81700 4
N 1400 79900 1400 81700 4
N 1400 81400 1200 81400 4
N 1200 79900 1400 79900 4
N 1200 80800 1300 80800 4
N 1300 80800 1300 80200 4
N 1300 80200 1200 80200 4
C 14500 80400 1 180 0 OPI8013.sym
{
T 14200 78200 5 10 0 0 180 0 1
device=OPI8013
T 14200 78500 5 10 0 0 180 0 1
footprint=DIP8
T 13000 78800 5 10 1 1 180 0 1
refdes=U?
}
N 8500 82300 8800 82300 4
N 8800 82300 8800 83100 4
N 5500 83100 8800 83100 4
N 5000 79700 8800 79700 4
N 8800 79700 8800 81100 4
N 8800 81100 8500 81100 4
N 5000 79700 5000 82300 4
N 5000 82300 4500 82300 4
N 5500 83100 5500 82700 4
N 5500 82700 4500 82700 4
N 6500 81000 5900 81000 4
N 5900 81000 5900 83800 4
N 5900 83800 8500 83800 4
N 8500 83800 8500 87500 4
N 8500 87500 10400 87500 4
N 10400 87000 8700 87000 4
N 8700 87000 8700 83700 4
N 8700 83700 6000 83700 4
N 6000 83700 6000 81300 4
N 6000 81300 6500 81300 4
N 5600 82000 6500 82000 4
N 13200 87500 13700 87500 4
N 13500 87500 13500 88300 4
N 13500 88300 8300 88300 4
N 8300 88300 8300 83500 4
N 8300 83500 6200 83500 4
N 6200 83500 6200 82300 4
N 6200 82300 6500 82300 4
N 14700 88100 14700 87500 4
N 14700 87500 14600 87500 4
C 11800 83200 1 0 0 crystal-1.sym
{
T 12000 83700 5 10 0 0 0 0 1
device=CRYSTAL
T 12000 83500 5 10 1 1 0 0 1
refdes=U?
T 12000 83900 5 10 0 0 0 0 1
symversion=0.1
}
N 12500 83000 12500 84000 4
N 11700 83000 11700 84000 4
N 11700 83300 11800 83300 4
C 12000 81700 1 0 0 gnd-1.sym
C 11900 82100 1 90 0 capacitor-1.sym
{
T 11200 82300 5 10 0 0 90 0 1
device=CAPACITOR
T 11500 82400 5 10 1 1 180 0 1
refdes=C?
T 11000 82300 5 10 0 0 90 0 1
symversion=0.1
T 11200 82700 5 10 1 1 0 0 1
value=33pF
}
C 12700 82100 1 90 0 capacitor-1.sym
{
T 12000 82300 5 10 0 0 90 0 1
device=CAPACITOR
T 12800 82400 5 10 1 1 180 0 1
refdes=C?
T 11800 82300 5 10 0 0 90 0 1
symversion=0.1
T 13000 82800 5 10 1 1 180 0 1
value=33pF
}
N 11700 82100 12500 82100 4
N 12100 82100 12100 82000 4
N 13200 84700 14100 84700 4
C 16900 86800 1 180 0 capacitor-1.sym
{
T 16700 86100 5 10 0 0 180 0 1
device=CAPACITOR
T 16800 86500 5 10 1 1 180 0 1
refdes=C?
T 16700 85900 5 10 0 0 180 0 1
symversion=0.1
T 16200 86900 5 10 1 1 0 0 1
value=2.2nF
}
N 16900 86600 17100 86600 4
N 14100 86600 16000 86600 4
N 6500 80200 5600 80200 4
C 18000 88200 1 0 0 vcc-1.sym
C 15200 84300 1 0 0 gnd-1.sym
N 17100 86100 16400 86100 4
N 18200 88200 18200 87800 4
N 15500 86100 15500 87800 4
C 16300 85300 1 180 0 capacitor-1.sym
{
T 16100 84600 5 10 0 0 180 0 1
device=CAPACITOR
T 16200 85000 5 10 1 1 180 0 1
refdes=C?
T 16100 84400 5 10 0 0 180 0 1
symversion=0.1
T 15600 85400 5 10 1 1 0 0 1
value=330nF
}
N 15300 84600 15300 85100 4
N 15300 85100 15400 85100 4
N 16300 85100 16700 85100 4
N 16700 85100 16700 86100 4
N 19900 87200 19900 87800 4
N 15500 87800 20700 87800 4
N 19900 86300 19900 86000 4
N 20700 87700 20700 87800 4
N 20700 86800 20700 86700 4
N 20700 86700 22000 86700 4
N 14100 84700 14100 86600 4
N 13200 84100 22000 84100 4
N 22000 84100 22000 86700 4
C 2400 87000 1 0 0 vcc-1.sym
C 2500 86200 1 0 0 gnd-1.sym
N 2600 86500 2600 86600 4
N 2600 86600 1800 86600 4
N 1800 86900 2600 86900 4
N 2600 86900 2600 87000 4
C 11800 80900 1 0 0 vcc-1.sym
N 12000 77400 12000 80900 4
N 12400 77400 12000 77400 4
C 12200 75300 1 0 0 gnd-1.sym
N 15200 77400 15200 80900 2
N 15200 77800 14400 77800 2
N 14900 76800 14900 81100 15
N 14400 76800 20200 76800 15
{
T 19300 76800 5 10 1 1 0 0 1
netname=GNDBus
}
N 18500 78900 18500 77400 2
{
T 19300 77100 2 10 1 1 0 0 1
netname=VBus
}
N 18000 78900 18000 76800 15
N 17600 81700 17800 81700 15
N 17800 81100 17800 81700 15
N 17800 81100 14900 81100 15
N 17600 82700 18000 82700 2
N 18000 80900 18000 83300 2
N 18000 80900 15200 80900 2
N 19100 80200 21400 80200 4
N 20300 82800 20000 82800 4
N 20000 79600 20000 82800 4
N 20000 79800 19100 79800 4
N 20200 81500 20000 81500 4
N 21100 81500 21100 82100 4
N 21100 82100 19600 82100 4
L 13400 75200 13500 81300 6 30 0 2 100 100
L 16700 81300 16700 83800 6 30 0 2 100 100
L 16700 81300 13500 81300 6 30 0 2 100 100
T 13500 81500 6 10 1 0 0 0 1
Controller powered
T 13700 81000 6 10 1 0 0 0 1
Bus powered
L 22100 83800 16700 83800 6 30 0 2 100 100
N 8500 82000 9000 82000 4
N 9000 82000 9000 76400 4
T 9600 76500 9 10 1 0 0 0 1
Tx
T 10500 79700 9 10 1 0 0 0 1
Rx
N 15600 78800 15600 78900 2
N 15600 78900 15200 78900 2
N 15600 77900 15600 77300 4
N 15600 77300 14400 77300 4
N 17300 79400 16400 79400 4
N 16400 79400 16400 77800 4
N 16400 77800 15600 77800 4
N 18400 83200 18400 83300 2
N 18400 83300 18000 83300 2
N 18400 80800 18400 82300 4
N 18400 82200 17600 82200 4
N 17300 80000 17000 80000 4
N 17000 79700 17000 80800 4
N 17000 80800 18400 80800 4
N 17300 79700 17000 79700 4
N 12500 79600 10300 79600 4
N 10300 79600 10300 80800 4
N 10300 80800 8500 80800 4
N 12500 79100 12000 79100 4
N 11000 79700 11000 79600 4
N 11000 80600 11000 80800 4
N 11000 80800 12000 80800 4
N 9000 76400 10100 76400 4
N 17300 80300 15700 80300 4
N 15700 80300 15700 79500 4
N 15700 79500 14500 79500 4
N 14500 79900 14900 79900 4
C 15300 83600 1 0 0 vcc-1.sym
N 15500 83600 15500 82300 4
N 15500 82300 15600 82300 4
N 12500 80100 12300 80100 4
N 12300 80100 12300 75600 4
N 11900 77000 12400 77000 4
N 11000 77000 10700 77000 4
N 10700 77000 10700 76900 4
N 10700 75900 10700 75700 4
N 10700 75700 12300 75700 4
C 13900 81700 1 0 0 gnd-1.sym
N 11100 84000 11100 81600 4
N 11100 81600 13200 81600 4
N 13200 81600 13200 84100 4
N 10400 84700 10300 84700 4
N 10300 81400 10300 84700 4
C 10100 75900 1 0 0 BS170.sym
{
T 11000 76300 5 10 0 0 0 0 1
device=BS170
T 11000 76400 5 10 1 1 0 0 1
refdes=Q?
T 11000 76100 5 10 0 0 0 0 1
footprint=TO92
}
C 13400 82200 1 0 0 BS170.sym
{
T 14300 82600 5 10 0 0 0 0 1
device=BS170
T 14000 83000 5 10 1 1 0 0 1
refdes=Q?
T 14300 82400 5 10 0 0 0 0 1
footprint=TO92
}
N 14000 82000 14000 82200 4
N 14900 83500 14900 83100 4
N 14900 82200 14900 81900 4
N 14900 81900 15600 81900 4
C 20500 85500 1 0 0 BS170.sym
{
T 21400 85900 5 10 0 0 0 0 1
device=BS170
T 21400 86000 5 10 1 1 0 0 1
refdes=Q?
T 21400 85700 5 10 0 0 0 0 1
footprint=TO92
}
N 19500 86000 20500 86000 4
N 21100 86500 21100 86700 4
N 21100 85500 21100 84700 4
N 21100 84700 15300 84700 4
N 14900 83500 14000 83500 4
N 14000 83500 14000 83200 4
N 13400 82700 13300 82700 4
N 13300 82700 13300 81400 4
N 13300 81400 10300 81400 4
C 100 86400 1 0 0 CONN2.sym
{
T 300 87400 5 10 0 0 0 0 1
device=CONN2
T 100 87200 5 10 1 1 0 0 1
refdes=CONN?
T 800 87200 5 10 0 0 0 0 1
footprint=CONN2
}
C 21900 77300 1 180 0 CONN2.sym
{
T 21700 76300 5 10 0 0 180 0 1
device=CONN2
T 21900 76500 5 10 1 1 180 0 1
refdes=CONN?
T 21200 76500 5 10 0 0 180 0 1
footprint=CONN2
}
C 22000 83300 1 180 0 CONN2.sym
{
T 21800 82300 5 10 0 0 180 0 1
device=CONN2
T 22000 82500 5 10 1 1 180 0 1
refdes=CONN?
T 21300 82500 5 10 0 0 180 0 1
footprint=CONN2
}
N 15200 77400 19100 77400 2
N 19100 77400 19100 77100 2
N 19100 77100 20200 77100 2
N 19600 80200 19600 83100 4
N 19600 83100 20300 83100 4
C 20200 81400 1 0 0 SMALLRES.sym
{
T 20300 82050 5 10 0 0 0 0 1
device=SMALLRES
T 20400 81700 5 10 1 1 0 0 1
refdes=R?
T 20300 81900 5 10 0 0 0 0 1
footprint=SMALLRES
T 20500 81400 5 10 1 1 0 0 1
value=120R
}
C 18500 82300 1 90 0 SMALLRES.sym
{
T 17850 82400 5 10 0 0 90 0 1
device=SMALLRES
T 18800 82900 5 10 1 1 180 0 1
refdes=R?
T 18000 82400 5 10 0 0 90 0 1
footprint=SMALLRES
T 18500 82600 5 10 1 1 90 0 1
value=4.7k
}
C 15000 82200 1 90 0 SMALLRES.sym
{
T 14350 82300 5 10 0 0 90 0 1
device=SMALLRES
T 15300 82800 5 10 1 1 180 0 1
refdes=R?
T 14500 82300 5 10 0 0 90 0 1
footprint=SMALLRES
T 15000 82500 5 10 1 1 90 0 1
value=100R
}
C 15500 86000 1 0 0 SMALLRES.sym
{
T 15600 86650 5 10 0 0 0 0 1
device=SMALLRES
T 16100 85900 5 10 1 1 180 0 1
refdes=R?
T 15600 86500 5 10 0 0 0 0 1
footprint=SMALLRES
T 15800 86000 5 10 1 1 0 0 1
value=10k
}
C 13700 87400 1 0 0 SMALLRES.sym
{
T 13800 88050 5 10 0 0 0 0 1
device=SMALLRES
T 14300 87300 5 10 1 1 180 0 1
refdes=R?
T 13800 87900 5 10 0 0 0 0 1
footprint=SMALLRES
T 14000 87400 5 10 1 1 0 0 1
value=4.7k
}
C 20000 86300 1 90 0 SMALLRES.sym
{
T 19350 86400 5 10 0 0 90 0 1
device=SMALLRES
T 20300 86900 5 10 1 1 180 0 1
refdes=R?
T 19500 86400 5 10 0 0 90 0 1
footprint=SMALLRES
T 20000 86600 5 10 1 1 90 0 1
value=4.7k
}
C 20800 86800 1 90 0 SMALLRES.sym
{
T 20150 86900 5 10 0 0 90 0 1
device=SMALLRES
T 21100 87400 5 10 1 1 180 0 1
refdes=R?
T 20300 86900 5 10 0 0 90 0 1
footprint=SMALLRES
T 20800 87100 5 10 1 1 90 0 1
value=4.7k
}
C 11100 79700 1 90 0 SMALLRES.sym
{
T 10450 79800 5 10 0 0 90 0 1
device=SMALLRES
T 11400 80300 5 10 1 1 180 0 1
refdes=R?
T 10600 79800 5 10 0 0 90 0 1
footprint=SMALLRES
T 11100 80000 5 10 1 1 90 0 1
value=4.7k
}
C 15700 77900 1 90 0 SMALLRES.sym
{
T 15050 78000 5 10 0 0 90 0 1
device=SMALLRES
T 16000 78500 5 10 1 1 180 0 1
refdes=R?
T 15200 78000 5 10 0 0 90 0 1
footprint=SMALLRES
T 15700 78200 5 10 1 1 90 0 1
value=4.7k
}
C 11000 76900 1 0 0 SMALLRES.sym
{
T 11100 77550 5 10 0 0 0 0 1
device=SMALLRES
T 11600 77300 5 10 1 1 180 0 1
refdes=R?
T 11100 77400 5 10 0 0 0 0 1
footprint=SMALLRES
T 11300 76900 5 10 1 1 0 0 1
value=100R
}
C 20200 79300 1 0 0 SURGE.sym
{
T 20250 80250 5 10 0 0 0 0 1
device=SURGE
T 20450 79950 5 10 1 1 0 0 1
refdes=TVS?
T 20220 80100 5 10 0 0 0 0 1
footprint=SURGE
}
C 20200 78400 1 0 0 SURGE.sym
{
T 20250 79350 5 10 0 0 0 0 1
device=SURGE
T 20450 79050 5 10 1 1 0 0 1
refdes=TVS?
T 20220 79200 5 10 0 0 0 0 1
footprint=SURGE
}
C 20200 80300 1 0 0 SURGE.sym
{
T 20250 81250 5 10 0 0 0 0 1
device=SURGE
T 20450 80950 5 10 1 1 0 0 1
refdes=TVS?
T 20220 81100 5 10 0 0 0 0 1
footprint=SURGE
}
N 21400 80600 21400 80200 4
N 20200 80600 20000 80600 4
N 19600 80200 19600 78700 4
N 19600 78700 20200 78700 4
N 20000 79600 20200 79600 4
N 21400 77900 21400 79600 4
N 21400 77900 18000 77900 4
