module TopModule (
    input in,
    input [1:0] state,
    output reg [1:0] next_state,
    output reg out
);
    always @(*) begin
        case (state)
            2'b00: begin // State A
                if (in) next_state = 2'b01; // B
                else next_state = 2'b00;    // A
                out = 1'b0;
            end
            2'b01: begin // State B
                if (in) next_state = 2'b01; // B
                else next_state = 2'b10;    // C
                out = 1'b0;
            end
            2'b10: begin // State C
                if (in) next_state = 2'b11; // D
                else next_state = 2'b00;    // A
                out = 1'b0;
            end
            2'b11: begin // State D
                if (in) next_state = 2'b01; // B
                else next_state = 2'b10;    // C
                out = 1'b1;
            end
            default: begin
                next_state = 2'b00;
                out = 1'b0;
            end
        endcase
    end
endmodule
