
*** Running vivado
    with args -log interpolator.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source interpolator.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source interpolator.tcl -notrace
Command: link_design -top interpolator -part xc7a200tifbg484-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a200tifbg484-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.srcs/constrs_1/imports/new/interpolator_8b_constraints.xdc]
Finished Parsing XDC File [/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.srcs/constrs_1/imports/new/interpolator_8b_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 01:27:34 ; elapsed = 01:28:41 . Memory (MB): peak = 2043.320 ; gain = 858.934 ; free physical = 295 ; free virtual = 63193
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2075.336 ; gain = 32.016 ; free physical = 266 ; free virtual = 63165

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dc2d69ad

Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2649.148 ; gain = 573.812 ; free physical = 100 ; free virtual = 62647

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dc2d69ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 290 ; free virtual = 62832
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dc2d69ad

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 286 ; free virtual = 62829
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dc2d69ad

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 245 ; free virtual = 62789
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dc2d69ad

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 288 ; free virtual = 62829
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dc2d69ad

Time (s): cpu = 00:00:57 ; elapsed = 00:00:53 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 278 ; free virtual = 62820
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dc2d69ad

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 278 ; free virtual = 62820
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 286 ; free virtual = 62827
Ending Logic Optimization Task | Checksum: dc2d69ad

Time (s): cpu = 00:01:03 ; elapsed = 00:00:59 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 286 ; free virtual = 62827

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dc2d69ad

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 285 ; free virtual = 62827

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dc2d69ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.148 ; gain = 0.000 ; free physical = 285 ; free virtual = 62827
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:22 . Memory (MB): peak = 2649.148 ; gain = 605.828 ; free physical = 285 ; free virtual = 62827
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2681.164 ; gain = 0.000 ; free physical = 282 ; free virtual = 62827
INFO: [Common 17-1381] The checkpoint '/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_4/interpolator_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:10 ; elapsed = 00:02:02 . Memory (MB): peak = 2681.164 ; gain = 32.016 ; free physical = 189 ; free virtual = 62779
INFO: [runtcl-4] Executing : report_drc -file interpolator_drc_opted.rpt -pb interpolator_drc_opted.pb -rpx interpolator_drc_opted.rpx
Command: report_drc -file interpolator_drc_opted.rpt -pb interpolator_drc_opted.pb -rpx interpolator_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_4/interpolator_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 2729.188 ; gain = 48.023 ; free physical = 172 ; free virtual = 62763
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2729.188 ; gain = 0.000 ; free physical = 177 ; free virtual = 62757
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c3b976b5

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2729.188 ; gain = 0.000 ; free physical = 177 ; free virtual = 62757
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2729.188 ; gain = 0.000 ; free physical = 159 ; free virtual = 62739

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'PIX_CNT_DISPLAY/t_cnt[2]_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	CONVERTER_CNT_DISPLAY/t_cnt_reg[0] {FDCE}
	CONVERTER_CNT_DISPLAY/t_cnt_reg[1] {FDCE}
	CONVERTER_CNT_DISPLAY/t_cnt_reg[2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f8b88c81

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 2744.367 ; gain = 15.180 ; free physical = 98 ; free virtual = 62570

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1252f3fbe

Time (s): cpu = 00:03:23 ; elapsed = 00:02:29 . Memory (MB): peak = 3287.340 ; gain = 558.152 ; free physical = 347 ; free virtual = 62246

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1252f3fbe

Time (s): cpu = 00:03:23 ; elapsed = 00:02:29 . Memory (MB): peak = 3287.340 ; gain = 558.152 ; free physical = 338 ; free virtual = 62246
Phase 1 Placer Initialization | Checksum: 1252f3fbe

Time (s): cpu = 00:03:24 ; elapsed = 00:02:30 . Memory (MB): peak = 3287.340 ; gain = 558.152 ; free physical = 330 ; free virtual = 62244

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1648c82f1

Time (s): cpu = 00:03:39 ; elapsed = 00:02:40 . Memory (MB): peak = 3335.363 ; gain = 606.176 ; free physical = 172 ; free virtual = 62092

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3348.652 ; gain = 0.000 ; free physical = 126 ; free virtual = 62047

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:05  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14aa15c25

Time (s): cpu = 00:08:35 ; elapsed = 00:06:05 . Memory (MB): peak = 3348.652 ; gain = 619.465 ; free physical = 120 ; free virtual = 62042
Phase 2 Global Placement | Checksum: fa0f36aa

Time (s): cpu = 00:09:12 ; elapsed = 00:06:39 . Memory (MB): peak = 3348.652 ; gain = 619.465 ; free physical = 233 ; free virtual = 62155

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa0f36aa

Time (s): cpu = 00:09:14 ; elapsed = 00:06:41 . Memory (MB): peak = 3348.652 ; gain = 619.465 ; free physical = 219 ; free virtual = 62133

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1adacecbf

Time (s): cpu = 00:09:55 ; elapsed = 00:07:03 . Memory (MB): peak = 3348.652 ; gain = 619.465 ; free physical = 186 ; free virtual = 62095

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b8917245

Time (s): cpu = 00:10:17 ; elapsed = 00:07:15 . Memory (MB): peak = 3348.652 ; gain = 619.465 ; free physical = 101 ; free virtual = 61981

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b8917245

Time (s): cpu = 00:10:18 ; elapsed = 00:07:16 . Memory (MB): peak = 3348.652 ; gain = 619.465 ; free physical = 101 ; free virtual = 61981

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 187320ae1

Time (s): cpu = 00:14:48 ; elapsed = 00:10:14 . Memory (MB): peak = 3552.574 ; gain = 823.387 ; free physical = 128 ; free virtual = 61698

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fdeff434

Time (s): cpu = 00:15:08 ; elapsed = 00:10:34 . Memory (MB): peak = 3552.574 ; gain = 823.387 ; free physical = 152 ; free virtual = 61737

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fdeff434

Time (s): cpu = 00:15:10 ; elapsed = 00:10:36 . Memory (MB): peak = 3552.574 ; gain = 823.387 ; free physical = 151 ; free virtual = 61736
Phase 3 Detail Placement | Checksum: 1fdeff434

Time (s): cpu = 00:15:12 ; elapsed = 00:10:38 . Memory (MB): peak = 3552.574 ; gain = 823.387 ; free physical = 123 ; free virtual = 61701

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b1f9736f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b1f9736f

Time (s): cpu = 00:17:46 ; elapsed = 00:12:16 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 231 ; free virtual = 61822
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.834. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fc6c9be7

Time (s): cpu = 00:17:49 ; elapsed = 00:12:19 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 230 ; free virtual = 61821
Phase 4.1 Post Commit Optimization | Checksum: fc6c9be7

Time (s): cpu = 00:17:50 ; elapsed = 00:12:21 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 231 ; free virtual = 61822

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fc6c9be7

Time (s): cpu = 00:17:54 ; elapsed = 00:12:24 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 231 ; free virtual = 61822

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fc6c9be7

Time (s): cpu = 00:17:56 ; elapsed = 00:12:26 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 231 ; free virtual = 61822

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 124e6eeed

Time (s): cpu = 00:17:58 ; elapsed = 00:12:28 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 231 ; free virtual = 61823
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 124e6eeed

Time (s): cpu = 00:18:00 ; elapsed = 00:12:30 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 231 ; free virtual = 61823
Ending Placer Task | Checksum: 124a9a357

Time (s): cpu = 00:18:00 ; elapsed = 00:12:30 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 413 ; free virtual = 62005
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:18:39 ; elapsed = 00:13:09 . Memory (MB): peak = 3553.578 ; gain = 824.391 ; free physical = 413 ; free virtual = 62006
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:06 ; elapsed = 00:00:39 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 159 ; free virtual = 61941
INFO: [Common 17-1381] The checkpoint '/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_4/interpolator_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:38 ; elapsed = 00:02:21 . Memory (MB): peak = 3569.586 ; gain = 16.008 ; free physical = 346 ; free virtual = 62016
INFO: [runtcl-4] Executing : report_io -file interpolator_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 319 ; free virtual = 61990
INFO: [runtcl-4] Executing : report_utilization -file interpolator_utilization_placed.rpt -pb interpolator_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 301 ; free virtual = 61976
INFO: [runtcl-4] Executing : report_control_sets -verbose -file interpolator_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 269 ; free virtual = 61946
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8007725d ConstDB: 0 ShapeSum: a4a230fa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 115daae91

Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 265 ; free virtual = 61909
Post Restoration Checksum: NetGraph: 69167fb5 NumContArr: acc42edc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 115daae91

Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 259 ; free virtual = 61895

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 115daae91

Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 229 ; free virtual = 61868

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 115daae91

Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 221 ; free virtual = 61861
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e7df2439

Time (s): cpu = 00:04:05 ; elapsed = 00:03:04 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 208 ; free virtual = 61744
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.036  | TNS=0.000  | WHS=-0.170 | THS=-1162.906|

Phase 2 Router Initialization | Checksum: 2bdbee601

Time (s): cpu = 00:05:01 ; elapsed = 00:03:38 . Memory (MB): peak = 3569.586 ; gain = 0.000 ; free physical = 205 ; free virtual = 61746

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cb27137a

Time (s): cpu = 00:06:44 ; elapsed = 00:04:39 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 304 ; free virtual = 61739

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 26217
 Number of Nodes with overlaps = 646
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 197c10c44

Time (s): cpu = 00:11:03 ; elapsed = 00:07:29 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 322 ; free virtual = 61743

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.261  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d74cd5a9

Time (s): cpu = 00:11:08 ; elapsed = 00:07:34 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 322 ; free virtual = 61745
Phase 4 Rip-up And Reroute | Checksum: d74cd5a9

Time (s): cpu = 00:11:09 ; elapsed = 00:07:35 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 322 ; free virtual = 61745

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d74cd5a9

Time (s): cpu = 00:11:10 ; elapsed = 00:07:36 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 322 ; free virtual = 61745

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d74cd5a9

Time (s): cpu = 00:11:11 ; elapsed = 00:07:37 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 321 ; free virtual = 61745
Phase 5 Delay and Skew Optimization | Checksum: d74cd5a9

Time (s): cpu = 00:11:12 ; elapsed = 00:07:37 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 322 ; free virtual = 61745

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 193cc3ba1

Time (s): cpu = 00:11:32 ; elapsed = 00:07:51 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 349 ; free virtual = 61772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.268  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1899f8537

Time (s): cpu = 00:11:33 ; elapsed = 00:07:52 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 342 ; free virtual = 61762
Phase 6 Post Hold Fix | Checksum: 1899f8537

Time (s): cpu = 00:11:34 ; elapsed = 00:07:53 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 342 ; free virtual = 61762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.0852 %
  Global Horizontal Routing Utilization  = 20.9449 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: bd0cfebf

Time (s): cpu = 00:11:36 ; elapsed = 00:07:55 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 341 ; free virtual = 61760

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bd0cfebf

Time (s): cpu = 00:11:37 ; elapsed = 00:07:55 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 341 ; free virtual = 61760

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ee689056

Time (s): cpu = 00:12:07 ; elapsed = 00:08:26 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 332 ; free virtual = 61756

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.268  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ee689056

Time (s): cpu = 00:12:09 ; elapsed = 00:08:28 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 342 ; free virtual = 61763
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:09 ; elapsed = 00:08:28 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 410 ; free virtual = 61830

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:04 ; elapsed = 00:09:11 . Memory (MB): peak = 3681.984 ; gain = 112.398 ; free physical = 376 ; free virtual = 61801
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 3697.992 ; gain = 0.000 ; free physical = 128 ; free virtual = 61731
INFO: [Common 17-1381] The checkpoint '/home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_4/interpolator_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:45 ; elapsed = 00:02:27 . Memory (MB): peak = 3697.992 ; gain = 16.008 ; free physical = 363 ; free virtual = 61803
INFO: [runtcl-4] Executing : report_drc -file interpolator_drc_routed.rpt -pb interpolator_drc_routed.pb -rpx interpolator_drc_routed.rpx
Command: report_drc -file interpolator_drc_routed.rpt -pb interpolator_drc_routed.pb -rpx interpolator_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_4/interpolator_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:58 ; elapsed = 00:01:11 . Memory (MB): peak = 3863.652 ; gain = 165.660 ; free physical = 359 ; free virtual = 61679
INFO: [runtcl-4] Executing : report_methodology -file interpolator_methodology_drc_routed.rpt -pb interpolator_methodology_drc_routed.pb -rpx interpolator_methodology_drc_routed.rpx
Command: report_methodology -file interpolator_methodology_drc_routed.rpt -pb interpolator_methodology_drc_routed.pb -rpx interpolator_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bimbom/Desktop/VivadoWorkspace/reg_file/reg_file.runs/impl_4/interpolator_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:29 ; elapsed = 00:02:09 . Memory (MB): peak = 4055.375 ; gain = 191.723 ; free physical = 99 ; free virtual = 61344
INFO: [runtcl-4] Executing : report_power -file interpolator_power_routed.rpt -pb interpolator_power_summary_routed.pb -rpx interpolator_power_routed.rpx
Command: report_power -file interpolator_power_routed.rpt -pb interpolator_power_summary_routed.pb -rpx interpolator_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
77 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:13 ; elapsed = 00:02:25 . Memory (MB): peak = 4194.754 ; gain = 139.379 ; free physical = 132 ; free virtual = 61183
INFO: [runtcl-4] Executing : report_route_status -file interpolator_route_status.rpt -pb interpolator_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file interpolator_timing_summary_routed.rpt -pb interpolator_timing_summary_routed.pb -rpx interpolator_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 4264.031 ; gain = 69.277 ; free physical = 183 ; free virtual = 61165
INFO: [runtcl-4] Executing : report_incremental_reuse -file interpolator_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file interpolator_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 4264.031 ; gain = 0.000 ; free physical = 142 ; free virtual = 61160
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file interpolator_bus_skew_routed.rpt -pb interpolator_bus_skew_routed.pb -rpx interpolator_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Aug 17 04:17:42 2024...
