Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 19:32:34 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_design_wrapper_timing_summary_routed.rpt -pb zynq_design_wrapper_timing_summary_routed.pb -rpx zynq_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_design_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  294         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (604)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (294)
--------------------------
 There are 294 register/latch pins with no clock driven by root clock pin: zynq_design_i/controlsubsystemIP_0/U0/clk_enable_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (604)
--------------------------------------------------
 There are 604 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.173        0.000                      0                 7773        0.043        0.000                      0                 7773        4.020        0.000                       0                  2907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.173        0.000                      0                 7773        0.043        0.000                      0                 7773        4.020        0.000                       0                  2907  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.537ns (21.119%)  route 5.741ns (78.881%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 13.171 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.405     9.120    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.446 r  zynq_design_i/datamemIP_0/U0/bram_mem[31][31]_i_1/O
                         net (fo=32, routed)          1.476    10.923    zynq_design_i/datamemIP_0/U0/bram_mem[31]_0
    SLICE_X23Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.481    13.171    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X23Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][15]/C
                         clock pessimism              0.284    13.455    
                         clock uncertainty           -0.154    13.301    
    SLICE_X23Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.096    zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][15]
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 1.537ns (20.914%)  route 5.812ns (79.086%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 13.254 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.405     9.120    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.446 r  zynq_design_i/datamemIP_0/U0/bram_mem[31][31]_i_1/O
                         net (fo=32, routed)          1.548    10.994    zynq_design_i/datamemIP_0/U0/bram_mem[31]_0
    SLICE_X41Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.564    13.254    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X41Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][1]/C
                         clock pessimism              0.284    13.538    
                         clock uncertainty           -0.154    13.384    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.179    zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][1]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.349ns  (logic 1.537ns (20.914%)  route 5.812ns (79.086%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 13.254 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.405     9.120    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.446 r  zynq_design_i/datamemIP_0/U0/bram_mem[31][31]_i_1/O
                         net (fo=32, routed)          1.548    10.994    zynq_design_i/datamemIP_0/U0/bram_mem[31]_0
    SLICE_X41Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.564    13.254    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X41Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][6]/C
                         clock pessimism              0.284    13.538    
                         clock uncertainty           -0.154    13.384    
    SLICE_X41Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.179    zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][6]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.537ns (20.923%)  route 5.809ns (79.077%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 13.258 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.405     9.120    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.446 r  zynq_design_i/datamemIP_0/U0/bram_mem[31][31]_i_1/O
                         net (fo=32, routed)          1.545    10.991    zynq_design_i/datamemIP_0/U0/bram_mem[31]_0
    SLICE_X41Y29         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.568    13.258    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X41Y29         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][9]/C
                         clock pessimism              0.284    13.542    
                         clock uncertainty           -0.154    13.388    
    SLICE_X41Y29         FDRE (Setup_fdre_C_CE)      -0.205    13.183    zynq_design_i/datamemIP_0/U0/bram_mem_reg[31][9]
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.537ns (20.977%)  route 5.790ns (79.023%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.422     9.138    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.464 r  zynq_design_i/datamemIP_0/U0/bram_mem[2][31]_i_1/O
                         net (fo=32, routed)          1.508    10.972    zynq_design_i/datamemIP_0/U0/bram_mem[2]_29
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.561    13.251    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][12]/C
                         clock pessimism              0.284    13.535    
                         clock uncertainty           -0.154    13.381    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.176    zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][12]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.537ns (20.977%)  route 5.790ns (79.023%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.422     9.138    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.464 r  zynq_design_i/datamemIP_0/U0/bram_mem[2][31]_i_1/O
                         net (fo=32, routed)          1.508    10.972    zynq_design_i/datamemIP_0/U0/bram_mem[2]_29
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.561    13.251    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][1]/C
                         clock pessimism              0.284    13.535    
                         clock uncertainty           -0.154    13.381    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.176    zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.537ns (20.977%)  route 5.790ns (79.023%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.422     9.138    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.464 r  zynq_design_i/datamemIP_0/U0/bram_mem[2][31]_i_1/O
                         net (fo=32, routed)          1.508    10.972    zynq_design_i/datamemIP_0/U0/bram_mem[2]_29
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.561    13.251    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][6]/C
                         clock pessimism              0.284    13.535    
                         clock uncertainty           -0.154    13.381    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.176    zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][6]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.537ns (20.977%)  route 5.790ns (79.023%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.422     9.138    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.464 r  zynq_design_i/datamemIP_0/U0/bram_mem[2][31]_i_1/O
                         net (fo=32, routed)          1.508    10.972    zynq_design_i/datamemIP_0/U0/bram_mem[2]_29
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.561    13.251    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X39Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][9]/C
                         clock pessimism              0.284    13.535    
                         clock uncertainty           -0.154    13.381    
    SLICE_X39Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.176    zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][9]
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[18][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.537ns (20.980%)  route 5.789ns (79.020%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 13.254 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.117     8.832    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X24Y44         LUT6 (Prop_lut6_I0_O)        0.326     9.158 r  zynq_design_i/datamemIP_0/U0/bram_mem[18][31]_i_1/O
                         net (fo=32, routed)          1.813    10.971    zynq_design_i/datamemIP_0/U0/bram_mem[18]_13
    SLICE_X40Y23         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[18][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.564    13.254    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X40Y23         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[18][6]/C
                         clock pessimism              0.284    13.538    
                         clock uncertainty           -0.154    13.384    
    SLICE_X40Y23         FDRE (Setup_fdre_C_CE)      -0.205    13.179    zynq_design_i/datamemIP_0/U0/bram_mem_reg[18][6]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[13][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 1.537ns (21.046%)  route 5.766ns (78.954%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 13.254 - 10.000 ) 
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.685     3.645    <hidden>
    SLICE_X6Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     4.163 f  <hidden>
                         net (fo=7, routed)           0.643     4.806    <hidden>
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.119     4.925 r  <hidden>
                         net (fo=1, routed)           0.446     5.371    <hidden>
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.332     5.703 r  <hidden>
                         net (fo=1, routed)           0.622     6.325    <hidden>
    SLICE_X11Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.449 r  <hidden>
                         net (fo=39, routed)          1.149     7.597    zynq_design_i/datamemIP_0/U0/s02_axi_wvalid
    SLICE_X22Y43         LUT3 (Prop_lut3_I1_O)        0.118     7.715 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_4/O
                         net (fo=32, routed)          1.575     9.291    zynq_design_i/datamemIP_0/U0/write_enable
    SLICE_X26Y41         LUT6 (Prop_lut6_I0_O)        0.326     9.617 r  zynq_design_i/datamemIP_0/U0/bram_mem[13][31]_i_1/O
                         net (fo=32, routed)          1.331    10.948    zynq_design_i/datamemIP_0/U0/bram_mem[13]_18
    SLICE_X40Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[13][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599    11.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.564    13.254    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X40Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[13][12]/C
                         clock pessimism              0.284    13.538    
                         clock uncertainty           -0.154    13.384    
    SLICE_X40Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.179    zynq_design_i/datamemIP_0/U0/bram_mem_reg[13][12]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.029%)  route 0.188ns (55.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.580     1.378    <hidden>
    SLICE_X0Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.148     1.526 r  <hidden>
                         net (fo=2, routed)           0.188     1.714    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.856     1.766    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.654    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.017     1.671    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.247ns (56.390%)  route 0.191ns (43.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.563     1.361    <hidden>
    SLICE_X10Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.509 f  <hidden>
                         net (fo=4, routed)           0.191     1.700    <hidden>
    SLICE_X10Y49         LUT6 (Prop_lut6_I2_O)        0.099     1.799 r  <hidden>
                         net (fo=1, routed)           0.000     1.799    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.837     1.747    <hidden>
    SLICE_X10Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.635    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.120     1.755    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.159%)  route 0.255ns (60.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.586     1.383    <hidden>
    SLICE_X0Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.164     1.547 r  <hidden>
                         net (fo=2, routed)           0.255     1.802    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.849     1.759    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.647    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.070     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.584     1.381    <hidden>
    SLICE_X1Y40          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.522 r  <hidden>
                         net (fo=1, routed)           0.054     1.577    <hidden>
    SLICE_X0Y40          LUT3 (Prop_lut3_I0_O)        0.045     1.622 r  <hidden>
                         net (fo=1, routed)           0.000     1.622    <hidden>
    SLICE_X0Y40          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.852     1.762    <hidden>
    SLICE_X0Y40          FDRE                                         r  <hidden>
                         clock pessimism             -0.367     1.394    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.121     1.515    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zynq_design_i/instructionmemIP_0/U0/internal_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.558     1.355    zynq_design_i/instructionmemIP_0/U0/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  zynq_design_i/instructionmemIP_0/U0/internal_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141     1.496 r  zynq_design_i/instructionmemIP_0/U0/internal_rdata_reg[5]/Q
                         net (fo=1, routed)           0.056     1.553    <hidden>
    SLICE_X16Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.598 r  <hidden>
                         net (fo=1, routed)           0.000     1.598    <hidden>
    SLICE_X16Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.824     1.734    <hidden>
    SLICE_X16Y31         FDRE                                         r  <hidden>
                         clock pessimism             -0.365     1.368    
    SLICE_X16Y31         FDRE (Hold_fdre_C_D)         0.120     1.488    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.557%)  route 0.297ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.580     1.378    <hidden>
    SLICE_X0Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.542 r  <hidden>
                         net (fo=2, routed)           0.297     1.839    <hidden>
    SLICE_X1Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.854     1.764    <hidden>
    SLICE_X1Y47          FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.652    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.072     1.724    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zynq_design_i/datamemIP_0/U0/internal_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.921%)  route 0.292ns (61.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.558     1.355    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X23Y36         FDRE                                         r  zynq_design_i/datamemIP_0/U0/internal_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.496 r  zynq_design_i/datamemIP_0/U0/internal_rdata_reg[14]/Q
                         net (fo=1, routed)           0.292     1.788    <hidden>
    SLICE_X18Y41         LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  <hidden>
                         net (fo=1, routed)           0.000     1.833    <hidden>
    SLICE_X18Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.832     1.742    <hidden>
    SLICE_X18Y41         FDRE                                         r  <hidden>
                         clock pessimism             -0.117     1.625    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.091     1.716    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.555     1.353    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.560    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X30Y64         LUT5 (Prop_lut5_I1_O)        0.045     1.605 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.605    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X30Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.367     1.366    
    SLICE_X30Y64         FDRE (Hold_fdre_C_D)         0.121     1.487    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.555     1.353    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X29Y64         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.549    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X29Y64         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X29Y64         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.380     1.353    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.075     1.428    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.562     1.360    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDCE (Prop_fdce_C_Q)         0.141     1.501 r  <hidden>
                         net (fo=1, routed)           0.056     1.556    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.831     1.741    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>
                         clock pessimism             -0.381     1.360    
    SLICE_X13Y55         FDCE (Hold_fdce_C_D)         0.075     1.435    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X26Y66    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X21Y65    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y66    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y66    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y66    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X28Y64    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y66    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X26Y66    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X29Y64    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 0.124ns (4.843%)  route 2.437ns (95.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.987     1.987    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.111 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.449     2.561    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.481     3.171    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.045ns (4.070%)  route 1.061ns (95.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.890     0.890    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.935 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.170     1.106    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.580ns (10.566%)  route 4.909ns (89.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          4.190     8.257    <hidden>
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.381 f  <hidden>
                         net (fo=3, routed)           0.719     9.100    <hidden>
    SLICE_X7Y53          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.493     3.183    <hidden>
    SLICE_X7Y53          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.580ns (10.566%)  route 4.909ns (89.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          4.190     8.257    <hidden>
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.381 f  <hidden>
                         net (fo=3, routed)           0.719     9.100    <hidden>
    SLICE_X7Y53          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.493     3.183    <hidden>
    SLICE_X7Y53          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.580ns (10.566%)  route 4.909ns (89.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          4.190     8.257    <hidden>
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.381 f  <hidden>
                         net (fo=3, routed)           0.719     9.100    <hidden>
    SLICE_X7Y53          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.493     3.183    <hidden>
    SLICE_X7Y53          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.610ns (11.440%)  route 4.722ns (88.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          4.190     8.257    <hidden>
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.154     8.411 f  <hidden>
                         net (fo=3, routed)           0.532     8.943    <hidden>
    SLICE_X5Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.539     3.229    <hidden>
    SLICE_X5Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.610ns (11.440%)  route 4.722ns (88.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          4.190     8.257    <hidden>
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.154     8.411 f  <hidden>
                         net (fo=3, routed)           0.532     8.943    <hidden>
    SLICE_X5Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.539     3.229    <hidden>
    SLICE_X5Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.610ns (11.440%)  route 4.722ns (88.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          4.190     8.257    <hidden>
    SLICE_X5Y52          LUT1 (Prop_lut1_I0_O)        0.154     8.411 f  <hidden>
                         net (fo=3, routed)           0.532     8.943    <hidden>
    SLICE_X5Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.539     3.229    <hidden>
    SLICE_X5Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.867ns  (logic 0.580ns (11.918%)  route 4.287ns (88.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          3.900     7.966    <hidden>
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.090 f  <hidden>
                         net (fo=3, routed)           0.387     8.478    <hidden>
    SLICE_X1Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.535     3.225    <hidden>
    SLICE_X1Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.867ns  (logic 0.580ns (11.918%)  route 4.287ns (88.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          3.900     7.966    <hidden>
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.090 f  <hidden>
                         net (fo=3, routed)           0.387     8.478    <hidden>
    SLICE_X1Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.535     3.225    <hidden>
    SLICE_X1Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.867ns  (logic 0.580ns (11.918%)  route 4.287ns (88.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          3.900     7.966    <hidden>
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.124     8.090 f  <hidden>
                         net (fo=3, routed)           0.387     8.478    <hidden>
    SLICE_X1Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.535     3.225    <hidden>
    SLICE_X1Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.824ns  (logic 0.610ns (12.646%)  route 4.214ns (87.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    3.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.651     3.611    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.456     4.067 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          3.606     7.673    <hidden>
    SLICE_X1Y55          LUT1 (Prop_lut1_I0_O)        0.154     7.827 f  <hidden>
                         net (fo=3, routed)           0.607     8.435    <hidden>
    SLICE_X1Y55          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.534     3.224    <hidden>
    SLICE_X1Y55          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.546%)  route 0.323ns (63.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.555     1.353    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y64         FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_fdre_C_Q)         0.141     1.494 f  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.151     1.644    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X27Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.689 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.172     1.862    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X29Y64         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X29Y64         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.399%)  route 0.447ns (70.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.267     1.760    <hidden>
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.805 f  <hidden>
                         net (fo=3, routed)           0.179     1.984    <hidden>
    SLICE_X30Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.824     1.734    <hidden>
    SLICE_X30Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.399%)  route 0.447ns (70.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.267     1.760    <hidden>
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.805 f  <hidden>
                         net (fo=3, routed)           0.179     1.984    <hidden>
    SLICE_X30Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.824     1.734    <hidden>
    SLICE_X30Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.399%)  route 0.447ns (70.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.267     1.760    <hidden>
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.805 f  <hidden>
                         net (fo=3, routed)           0.179     1.984    <hidden>
    SLICE_X30Y62         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.824     1.734    <hidden>
    SLICE_X30Y62         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.190ns (26.536%)  route 0.526ns (73.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.267     1.760    <hidden>
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.049     1.809 f  <hidden>
                         net (fo=3, routed)           0.259     2.068    <hidden>
    SLICE_X30Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    <hidden>
    SLICE_X30Y63         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.190ns (26.536%)  route 0.526ns (73.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.267     1.760    <hidden>
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.049     1.809 f  <hidden>
                         net (fo=3, routed)           0.259     2.068    <hidden>
    SLICE_X30Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    <hidden>
    SLICE_X30Y63         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.190ns (26.536%)  route 0.526ns (73.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.267     1.760    <hidden>
    SLICE_X30Y62         LUT1 (Prop_lut1_I0_O)        0.049     1.809 f  <hidden>
                         net (fo=3, routed)           0.259     2.068    <hidden>
    SLICE_X30Y63         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    <hidden>
    SLICE_X30Y63         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.399%)  route 0.683ns (78.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.504     1.996    <hidden>
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.041 f  <hidden>
                         net (fo=3, routed)           0.179     2.221    <hidden>
    SLICE_X17Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.828     1.738    <hidden>
    SLICE_X17Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.399%)  route 0.683ns (78.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.504     1.996    <hidden>
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.041 f  <hidden>
                         net (fo=3, routed)           0.179     2.221    <hidden>
    SLICE_X17Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.828     1.738    <hidden>
    SLICE_X17Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.399%)  route 0.683ns (78.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.554     1.352    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X26Y66         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     1.493 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.504     1.996    <hidden>
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.041 f  <hidden>
                         net (fo=3, routed)           0.179     2.221    <hidden>
    SLICE_X17Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.828     1.738    <hidden>
    SLICE_X17Y53         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           310 Endpoints
Min Delay           310 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.939ns  (logic 8.264ns (37.667%)  route 13.675ns (62.333%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=2 FDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           1.086    16.995    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    17.119 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    17.119    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.652 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.652    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.891 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[2]
                         net (fo=1, routed)           0.948    18.840    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[6]
    SLICE_X16Y16         LUT2 (Prop_lut2_I1_O)        0.301    19.141 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_16/O
                         net (fo=1, routed)           0.810    19.951    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_16_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I5_O)        0.124    20.075 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_8/O
                         net (fo=1, routed)           0.470    20.545    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_8_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I5_O)        0.124    20.669 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_2/O
                         net (fo=1, routed)           1.146    21.815    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_2_n_0
    SLICE_X27Y22         LUT6 (Prop_lut6_I2_O)        0.124    21.939 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    21.939    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[22]
    SLICE_X27Y22         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.803ns  (logic 8.412ns (38.582%)  route 13.391ns (61.418%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[6]
                         net (fo=2, routed)           1.370    17.280    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_99
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124    17.404 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.897 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.897    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.212 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[3]
                         net (fo=1, routed)           0.566    18.778    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[15]
    SLICE_X13Y18         LUT5 (Prop_lut5_I1_O)        0.307    19.085 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_18/O
                         net (fo=1, routed)           1.216    20.301    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_18_n_0
    SLICE_X17Y19         LUT4 (Prop_lut4_I3_O)        0.152    20.453 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_6/O
                         net (fo=1, routed)           1.024    21.477    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_6_n_0
    SLICE_X19Y24         LUT6 (Prop_lut6_I5_O)        0.326    21.803 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    21.803    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[31]
    SLICE_X19Y24         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.611ns  (logic 7.957ns (36.820%)  route 13.654ns (63.180%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[6]
                         net (fo=2, routed)           1.370    17.280    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_99
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124    17.404 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.999 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[0]
                         net (fo=1, routed)           1.403    19.402    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[8]
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.295    19.697 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_6/O
                         net (fo=1, routed)           0.433    20.130    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_6_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124    20.254 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_2/O
                         net (fo=1, routed)           1.233    21.487    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_2_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I1_O)        0.124    21.611 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    21.611    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[24]
    SLICE_X24Y23         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.592ns  (logic 8.189ns (37.926%)  route 13.403ns (62.074%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[6]
                         net (fo=2, routed)           1.370    17.280    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_99
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124    17.404 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.897 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.897    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.220 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[1]
                         net (fo=1, routed)           0.832    19.053    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[13]
    SLICE_X12Y17         LUT6 (Prop_lut6_I1_O)        0.306    19.359 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_6/O
                         net (fo=1, routed)           0.818    20.177    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_6_n_0
    SLICE_X17Y16         LUT6 (Prop_lut6_I1_O)        0.124    20.301 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_2/O
                         net (fo=1, routed)           1.167    21.468    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_2_n_0
    SLICE_X18Y25         LUT6 (Prop_lut6_I1_O)        0.124    21.592 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    21.592    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[29]
    SLICE_X18Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.398ns  (logic 8.072ns (37.723%)  route 13.326ns (62.277%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[6]
                         net (fo=2, routed)           1.370    17.280    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_99
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124    17.404 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.103 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[1]
                         net (fo=1, routed)           1.347    19.450    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[9]
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.306    19.756 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_6/O
                         net (fo=1, routed)           0.159    19.915    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_6_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    20.039 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_2/O
                         net (fo=1, routed)           1.235    21.274    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_2_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I1_O)        0.124    21.398 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    21.398    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[25]
    SLICE_X22Y23         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.393ns  (logic 8.074ns (37.741%)  route 13.319ns (62.259%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[6]
                         net (fo=2, routed)           1.370    17.280    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_99
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124    17.404 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.897 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.897    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.116 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[0]
                         net (fo=1, routed)           0.885    19.002    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[12]
    SLICE_X17Y15         LUT6 (Prop_lut6_I1_O)        0.295    19.297 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_6/O
                         net (fo=1, routed)           0.877    20.173    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_6_n_0
    SLICE_X17Y15         LUT6 (Prop_lut6_I1_O)        0.124    20.297 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_2/O
                         net (fo=1, routed)           0.972    21.269    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_2_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I1_O)        0.124    21.393 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    21.393    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[28]
    SLICE_X17Y24         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.079ns  (logic 8.222ns (39.005%)  route 12.857ns (60.995%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           1.086    16.995    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    17.119 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    17.119    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.652 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/CO[3]
                         net (fo=1, routed)           0.000    17.652    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.967 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/O[3]
                         net (fo=1, routed)           1.175    19.142    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[7]
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.307    19.449 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_9/O
                         net (fo=1, routed)           0.590    20.040    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_9_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I4_O)        0.124    20.164 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_3/O
                         net (fo=1, routed)           0.792    20.955    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_3_n_0
    SLICE_X23Y23         LUT6 (Prop_lut6_I2_O)        0.124    21.079 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    21.079    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[23]
    SLICE_X23Y23         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.864ns  (logic 8.100ns (38.823%)  route 12.764ns (61.177%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[6]
                         net (fo=2, routed)           1.370    17.280    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_99
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124    17.404 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.897 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.897    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.136 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__2/O[2]
                         net (fo=1, routed)           0.671    18.807    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[14]
    SLICE_X12Y17         LUT6 (Prop_lut6_I4_O)        0.301    19.108 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_7/O
                         net (fo=1, routed)           0.585    19.694    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_7_n_0
    SLICE_X17Y16         LUT6 (Prop_lut6_I1_O)        0.124    19.818 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_2/O
                         net (fo=1, routed)           0.922    20.740    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_2_n_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I1_O)        0.124    20.864 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    20.864    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[30]
    SLICE_X18Y24         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.800ns  (logic 8.065ns (38.774%)  route 12.735ns (61.226%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[6]
                         net (fo=2, routed)           1.370    17.280    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_99
    SLICE_X10Y16         LUT2 (Prop_lut2_I0_O)        0.124    17.404 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.780 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.780    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__0_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.095 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry__1/O[3]
                         net (fo=1, routed)           0.997    19.093    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[11]
    SLICE_X18Y15         LUT6 (Prop_lut6_I1_O)        0.307    19.400 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_6/O
                         net (fo=1, routed)           0.159    19.558    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_6_n_0
    SLICE_X18Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.682 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_2/O
                         net (fo=1, routed)           0.994    20.676    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_2_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I1_O)        0.124    20.800 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    20.800    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[27]
    SLICE_X18Y22         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.764ns  (logic 7.822ns (37.671%)  route 12.942ns (62.329%))
  Logic Levels:           11  (CARRY4=1 DSP48E1=2 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/C
    SLICE_X13Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/Q
                         net (fo=5, routed)           1.447     1.866    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]_0[4]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.299     2.165 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mul_result_i_59/O
                         net (fo=2, routed)           0.805     2.970    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/RegWrite_reg_reg_0
    SLICE_X15Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.094 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[31]_i_4/O
                         net (fo=32, routed)          2.863     5.957    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rs2_reg_reg[1]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.081 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg[3]_i_2/O
                         net (fo=24, routed)          1.605     7.687    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_12
    SLICE_X31Y17         LUT3 (Prop_lut3_I2_O)        0.152     7.839 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result_i_29/O
                         net (fo=101, routed)         2.492    10.331    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/alusrcmuxB_rs2_to_alu[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.059    14.390 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.392    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__0_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.910 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1/P[0]
                         net (fo=2, routed)           1.086    16.995    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result__1_n_105
    SLICE_X10Y15         LUT2 (Prop_lut2_I0_O)        0.124    17.119 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3/O
                         net (fo=1, routed)           0.000    17.119    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry_i_3_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.697 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ALU_INST/mul_result_carry/O[2]
                         net (fo=1, routed)           1.625    19.323    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/mul_result__3[2]
    SLICE_X27Y14         LUT6 (Prop_lut6_I4_O)        0.301    19.624 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[18]_i_2/O
                         net (fo=1, routed)           1.016    20.640    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[18]_i_2_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I2_O)        0.124    20.764 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/aluresult_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    20.764    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/D[18]
    SLICE_X27Y19         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]/C
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[15]/Q
                         net (fo=2, routed)           0.065     0.206    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_out[15]
    SLICE_X12Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.251 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pcout_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.251    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/D[15]
    SLICE_X12Y26         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.148ns (54.433%)  route 0.124ns (45.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[9]/C
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[9]/Q
                         net (fo=3, routed)           0.124     0.272    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ifid_instruction_to_OUT[9]
    SLICE_X13Y28         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/C
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[9]/Q
                         net (fo=2, routed)           0.098     0.239    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_out[9]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.048     0.287 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pcout_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.287    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/D[9]
    SLICE_X12Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.296%)  route 0.113ns (37.704%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[5]/C
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_reg_reg[5]/Q
                         net (fo=66, routed)          0.113     0.254    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pc_out[5]
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.299 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/pc_instance/pcout_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.299    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/D[5]
    SLICE_X12Y24         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.509%)  route 0.162ns (53.491%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[0]/C
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[0]/Q
                         net (fo=6, routed)           0.162     0.303    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/D[0]
    SLICE_X13Y27         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[0]/C
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[0]/Q
                         net (fo=3, routed)           0.083     0.211    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[4]_1[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.099     0.310 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_2[0]
    SLICE_X13Y28         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.148ns (47.396%)  route 0.164ns (52.604%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[6]/C
    SLICE_X12Y24         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/pcout_reg_reg[6]/Q
                         net (fo=3, routed)           0.164     0.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[15]_1[6]
    SLICE_X12Y23         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/aluresult_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.144%)  route 0.171ns (54.856%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/C
    SLICE_X22Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[25]/Q
                         net (fo=6, routed)           0.171     0.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/aluresult_reg_reg[31]_0[25]
    SLICE_X24Y24         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/aluresult_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.148ns (45.634%)  route 0.176ns (54.366%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]/C
    SLICE_X12Y27         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]/Q
                         net (fo=7, routed)           0.176     0.324    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/D[4]
    SLICE_X13Y27         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.213%)  route 0.169ns (50.787%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[8]/C
    SLICE_X10Y28         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[8]/Q
                         net (fo=3, routed)           0.169     0.333    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ifid_instruction_to_OUT[8]
    SLICE_X13Y28         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           358 Endpoints
Min Delay           358 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 0.638ns (9.235%)  route 6.270ns (90.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.795    10.552    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_1
    SLICE_X17Y17         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 0.638ns (9.457%)  route 6.108ns (90.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.633    10.390    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X15Y18         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ALUSrc_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 0.638ns (9.477%)  route 6.094ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.619    10.376    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X10Y25         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ALUSrc_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/MemRead_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 0.638ns (9.477%)  route 6.094ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.619    10.376    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X11Y25         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/MemRead_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/RegWrite_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 0.638ns (9.477%)  route 6.094ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.619    10.376    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X11Y25         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/RegWrite_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/instruction_reg_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 0.638ns (9.477%)  route 6.094ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.619    10.376    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X10Y25         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/instruction_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/instruction_reg_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 0.638ns (9.477%)  route 6.094ns (90.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.619    10.376    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X10Y25         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/instruction_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.461ns  (logic 0.638ns (9.874%)  route 5.823ns (90.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.348    10.105    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X14Y19         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/pcin_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/current_branch_condition_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 0.638ns (9.962%)  route 5.766ns (90.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.291    10.048    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/rd_reg_reg[4]_1
    SLICE_X10Y24         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/current_branch_condition_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ALUOp_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 0.638ns (9.962%)  route 5.766ns (90.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.859     1.859    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.960 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.684     3.644    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.518     4.162 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.475     4.637    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.120     4.757 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         5.291    10.048    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/rs2_reg_reg[4]_1
    SLICE_X10Y24         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/ALUOp_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.215ns (29.018%)  route 0.526ns (70.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.361     2.106    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X10Y34         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.215ns (29.018%)  route 0.526ns (70.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.361     2.106    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X10Y34         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.215ns (29.018%)  route 0.526ns (70.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.361     2.106    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X10Y34         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.215ns (29.018%)  route 0.526ns (70.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.361     2.106    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X10Y34         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.215ns (25.012%)  route 0.645ns (74.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.480     2.225    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X9Y29          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.215ns (25.012%)  route 0.645ns (74.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.480     2.225    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X9Y29          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.215ns (25.012%)  route 0.645ns (74.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.480     2.225    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X9Y29          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.215ns (25.012%)  route 0.645ns (74.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.480     2.225    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X9Y29          FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.215ns (24.181%)  route 0.674ns (75.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.509     2.255    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X10Y30         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.215ns (24.181%)  route 0.674ns (75.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.772     0.772    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.798 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.568     1.365    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X8Y46          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDSE (Prop_fdse_C_Q)         0.164     1.529 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.165     1.694    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X9Y46          LUT1 (Prop_lut1_I0_O)        0.051     1.745 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=294, routed)         0.509     2.255    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[31]_1
    SLICE_X10Y30         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          2048 Endpoints
Min Delay          2048 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.018ns  (logic 0.766ns (7.647%)  route 9.252ns (92.353%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.190     8.057    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X22Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  zynq_design_i/datamemIP_0/U0/bram_mem[17][31]_i_1/O
                         net (fo=32, routed)          1.837    10.018    zynq_design_i/datamemIP_0/U0/bram_mem[17]_14
    SLICE_X38Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.561     3.251    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X38Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][1]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.018ns  (logic 0.766ns (7.647%)  route 9.252ns (92.353%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.190     8.057    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X22Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  zynq_design_i/datamemIP_0/U0/bram_mem[17][31]_i_1/O
                         net (fo=32, routed)          1.837    10.018    zynq_design_i/datamemIP_0/U0/bram_mem[17]_14
    SLICE_X38Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.561     3.251    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X38Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][6]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.911ns  (logic 0.766ns (7.729%)  route 9.145ns (92.271%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.190     8.057    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X22Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.181 r  zynq_design_i/datamemIP_0/U0/bram_mem[17][31]_i_1/O
                         net (fo=32, routed)          1.730     9.911    zynq_design_i/datamemIP_0/U0/bram_mem[17]_14
    SLICE_X40Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.567     3.257    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X40Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[17][9]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 0.766ns (7.739%)  route 9.133ns (92.261%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.201     8.068    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X22Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  zynq_design_i/datamemIP_0/U0/bram_mem[20][31]_i_1/O
                         net (fo=32, routed)          1.707     9.899    zynq_design_i/datamemIP_0/U0/bram_mem[20]_11
    SLICE_X36Y23         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.563     3.253    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X36Y23         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][1]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.899ns  (logic 0.766ns (7.739%)  route 9.133ns (92.261%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.201     8.068    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X22Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  zynq_design_i/datamemIP_0/U0/bram_mem[20][31]_i_1/O
                         net (fo=32, routed)          1.707     9.899    zynq_design_i/datamemIP_0/U0/bram_mem[20]_11
    SLICE_X36Y23         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.563     3.253    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X36Y23         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][6]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.866ns  (logic 0.766ns (7.764%)  route 9.100ns (92.236%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.205     8.072    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X24Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.196 r  zynq_design_i/datamemIP_0/U0/bram_mem[16][31]_i_1/O
                         net (fo=32, routed)          1.670     9.866    zynq_design_i/datamemIP_0/U0/bram_mem[16]_15
    SLICE_X41Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.562     3.252    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X41Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][6]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[21][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.766ns (7.829%)  route 9.019ns (92.171%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.080     7.946    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.070 r  zynq_design_i/datamemIP_0/U0/bram_mem[21][31]_i_1/O
                         net (fo=32, routed)          1.715     9.785    zynq_design_i/datamemIP_0/U0/bram_mem[21]_10
    SLICE_X41Y25         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[21][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.562     3.252    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X41Y25         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[21][1]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[21][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.766ns (7.829%)  route 9.019ns (92.171%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.080     7.946    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.070 r  zynq_design_i/datamemIP_0/U0/bram_mem[21][31]_i_1/O
                         net (fo=32, routed)          1.715     9.785    zynq_design_i/datamemIP_0/U0/bram_mem[21]_10
    SLICE_X41Y25         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[21][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.562     3.252    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X41Y25         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[21][6]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.776ns  (logic 0.766ns (7.836%)  route 9.010ns (92.164%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.205     8.072    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X24Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.196 r  zynq_design_i/datamemIP_0/U0/bram_mem[16][31]_i_1/O
                         net (fo=32, routed)          1.580     9.776    zynq_design_i/datamemIP_0/U0/bram_mem[16]_15
    SLICE_X35Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.486     3.176    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X35Y24         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][1]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.772ns  (logic 0.766ns (7.839%)  route 9.006ns (92.161%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/C
    SLICE_X24Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[3]/Q
                         net (fo=263, routed)         6.224     6.742    zynq_design_i/datamemIP_0/U0/address[1]
    SLICE_X21Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.866 f  zynq_design_i/datamemIP_0/U0/bram_mem[0][31]_i_8/O
                         net (fo=32, routed)          1.205     8.072    zynq_design_i/datamemIP_0/U0/write_addr__9[1]
    SLICE_X24Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.196 r  zynq_design_i/datamemIP_0/U0/bram_mem[16][31]_i_1/O
                         net (fo=32, routed)          1.577     9.772    zynq_design_i/datamemIP_0/U0/bram_mem[16]_15
    SLICE_X41Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.599     1.599    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.690 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        1.567     3.257    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X41Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[16][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.226ns (44.211%)  route 0.285ns (55.789%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[15]/C
    SLICE_X19Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[15]/Q
                         net (fo=1, routed)           0.285     0.413    zynq_design_i/datamemIP_0/U0/writedata[15]
    SLICE_X19Y28         LUT5 (Prop_lut5_I4_O)        0.098     0.511 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][15]_i_1/O
                         net (fo=32, routed)          0.000     0.511    zynq_design_i/datamemIP_0/U0/write_data[15]
    SLICE_X19Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.821     1.731    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X19Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[6][15]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[11][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.227ns (41.713%)  route 0.317ns (58.287%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[11]/C
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[11]/Q
                         net (fo=1, routed)           0.061     0.189    zynq_design_i/datamemIP_0/U0/writedata[11]
    SLICE_X18Y28         LUT5 (Prop_lut5_I4_O)        0.099     0.288 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][11]_i_1/O
                         net (fo=32, routed)          0.256     0.544    zynq_design_i/datamemIP_0/U0/write_data[11]
    SLICE_X24Y27         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[11][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.817     1.727    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X24Y27         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[11][11]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.227ns (41.293%)  route 0.323ns (58.707%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[11]/C
    SLICE_X18Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[11]/Q
                         net (fo=1, routed)           0.061     0.189    zynq_design_i/datamemIP_0/U0/writedata[11]
    SLICE_X18Y28         LUT5 (Prop_lut5_I4_O)        0.099     0.288 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][11]_i_1/O
                         net (fo=32, routed)          0.262     0.550    zynq_design_i/datamemIP_0/U0/write_data[11]
    SLICE_X22Y27         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.817     1.727    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X22Y27         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[20][11]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.398%)  route 0.388ns (67.602%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/C
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     0.299    zynq_design_i/datamemIP_0/U0/writedata[1]
    SLICE_X17Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.344 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][1]_i_1/O
                         net (fo=32, routed)          0.230     0.574    zynq_design_i/datamemIP_0/U0/write_data[1]
    SLICE_X24Y27         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.817     1.727    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X24Y27         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[11][1]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[18][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.778%)  route 0.357ns (61.222%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/C
    SLICE_X18Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/Q
                         net (fo=1, routed)           0.161     0.289    zynq_design_i/datamemIP_0/U0/writedata[7]
    SLICE_X18Y29         LUT5 (Prop_lut5_I4_O)        0.098     0.387 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][7]_i_1/O
                         net (fo=32, routed)          0.196     0.583    zynq_design_i/datamemIP_0/U0/write_data[7]
    SLICE_X21Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.820     1.730    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X21Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[18][7]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.891%)  route 0.397ns (68.109%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/C
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     0.299    zynq_design_i/datamemIP_0/U0/writedata[1]
    SLICE_X17Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.344 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][1]_i_1/O
                         net (fo=32, routed)          0.239     0.583    zynq_design_i/datamemIP_0/U0/write_data[1]
    SLICE_X22Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.815     1.725    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X22Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[12][1]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.832%)  route 0.398ns (68.168%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/C
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     0.299    zynq_design_i/datamemIP_0/U0/writedata[1]
    SLICE_X17Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.344 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][1]_i_1/O
                         net (fo=32, routed)          0.240     0.584    zynq_design_i/datamemIP_0/U0/write_data[1]
    SLICE_X23Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.815     1.725    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X23Y26         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[9][1]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.226ns (38.549%)  route 0.360ns (61.451%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/C
    SLICE_X18Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/Q
                         net (fo=1, routed)           0.161     0.289    zynq_design_i/datamemIP_0/U0/writedata[7]
    SLICE_X18Y29         LUT5 (Prop_lut5_I4_O)        0.098     0.387 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][7]_i_1/O
                         net (fo=32, routed)          0.200     0.586    zynq_design_i/datamemIP_0/U0/write_data[7]
    SLICE_X21Y29         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.821     1.731    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X21Y29         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[2][7]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[27][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.227ns (38.319%)  route 0.365ns (61.681%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[2]/C
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[2]/Q
                         net (fo=1, routed)           0.139     0.267    zynq_design_i/datamemIP_0/U0/writedata[2]
    SLICE_X17Y27         LUT5 (Prop_lut5_I4_O)        0.099     0.366 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][2]_i_1/O
                         net (fo=32, routed)          0.226     0.592    zynq_design_i/datamemIP_0/U0/write_data[2]
    SLICE_X25Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[27][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.818     1.728    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X25Y28         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[27][2]/C

Slack:                    inf
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            zynq_design_i/datamemIP_0/U0/bram_mem_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.226ns (38.060%)  route 0.368ns (61.940%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDCE                         0.000     0.000 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/C
    SLICE_X18Y27         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/readdata2_reg_reg[7]/Q
                         net (fo=1, routed)           0.161     0.289    zynq_design_i/datamemIP_0/U0/writedata[7]
    SLICE_X18Y29         LUT5 (Prop_lut5_I4_O)        0.098     0.387 r  zynq_design_i/datamemIP_0/U0/bram_mem[0][7]_i_1/O
                         net (fo=32, routed)          0.207     0.594    zynq_design_i/datamemIP_0/U0/write_data[7]
    SLICE_X18Y30         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.881     0.881    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.910 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2907, routed)        0.823     1.733    zynq_design_i/datamemIP_0/U0/s02_axi_aclk
    SLICE_X18Y30         FDRE                                         r  zynq_design_i/datamemIP_0/U0/bram_mem_reg[3][7]/C





