Active-HDL 11.1.263.7352 2021-05-03 15:58:45

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(finalproject_tb)


----------------------------------------------------------------------------------------------------------
Entity            | Architecture    | Library      | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------------
finalproject_tb   | TB_ARCHITECTURE | finalproject |      | 11.1.263.7352 (Windows) | -dbg -2008
FinalProject      | arch            | finalproject |      | 11.1.263.7352 (Windows) | -dbg -2008
IrisDataManager   | arch            | finalproject |      | 11.1.263.7352 (Windows) | -dbg -2008
knn_class         | arch            | finalproject |      | 11.1.263.7352 (Windows) | -dbg -2008
classifier        | arch            | finalproject |      | 11.1.263.7352 (Windows) | -dbg -2008
EuclideanDistance | arch            | finalproject |      | 11.1.263.7352 (Windows) | -dbg -2008
sqrt              | SYN             | finalproject |      | 11.1.263.7352 (Windows) | -dbg -2008
altsqrt           | behavior        | altera_mf    |      | 11.1.261.7351 (Windows) | -vendor Intel -93
----------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
VHDL Package                        | Library      | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------------------
standard                            | std          |      |                         | <unavailable>
TEXTIO                              | std          |      |                         | <unavailable>
std_logic_1164                      | ieee         |      |                         | <unavailable>
NUMERIC_STD                         | ieee         |      |                         | <unavailable>
Common                              | finalproject |      |                         | <unavailable>
ALTERA_COMMON_CONVERSION            | altera_mf    |      |                         | <unavailable>
std_logic_arith                     | ieee         |      |                         | <unavailable>
STD_LOGIC_UNSIGNED                  | ieee         |      |                         | <unavailable>
----------------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------------
Library                             | Comment
----------------------------------------------------------------------------------------------------------
altera_mf                           | Intel FPGA Quartus Prime Standard 19.1, ALTERA_MF VHDL library
finalproject                        | None
ieee                                | Standard IEEE packages library
std                                 | Standard VHDL library
----------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +accb +accr finalproject_tb TB_ARCHITECTURE


The performance of simulation is reduced. Version EDU Edition
