              MAROCCHINO Pipeline How To Use

  Currently the MAROCCHINO pipeline isn't integrated into mor1kx top.
  Additionally, only Wishbone interface is supported. The Avalon bus
logic is removed temporary to reduce number of files for compilation.

  The MAROCCHINO top level is:     mor1kx_top_marocchino.v

  The example of MAROCCHINO instance for Atlys-board SoC
(instead of mor1kx):

mor1kx_top_marocchino
#(
  .FEATURE_DEBUGUNIT("ENABLED"), // ENABLED | NONE
  // insn cache
  .OPTION_ICACHE_BLOCK_WIDTH(5),
  .OPTION_ICACHE_SET_WIDTH(8),
  .OPTION_ICACHE_WAYS(4),
  .OPTION_ICACHE_LIMIT_WIDTH(32),
  // insn mmu
  .OPTION_IMMU_SET_WIDTH(7),
  .FEATURE_IMMU_HW_TLB_RELOAD("NONE"), // not implemented
  // data cache
  .OPTION_DCACHE_BLOCK_WIDTH(5),
  .OPTION_DCACHE_SET_WIDTH(8),
  .OPTION_DCACHE_WAYS(4),
  .OPTION_DCACHE_LIMIT_WIDTH(31),
  // data mmu
  .OPTION_DMMU_SET_WIDTH(7),
  .FEATURE_DMMU_HW_TLB_RELOAD("NONE"), // not implemented

  .OPTION_PIC_TRIGGER("LATCHED_LEVEL"),

  .IBUS_WB_TYPE("B3_REGISTERED_FEEDBACK"),
  .DBUS_WB_TYPE("B3_REGISTERED_FEEDBACK"),

  .OPTION_RESET_PC(32'hf0000100)
)
u_mor1kx_marocchino
(
  // Wishbone-domain: clock and reset
  .wb_clk       (wb_clk),
  .wb_rst       (wb_rst),
  // CPU-domain: clock and reset
  .cpu_clk      (cpu_clk), // could be the same to wb_clk
  .cpu_rst      (cpu_rst), // could be the same to wb_rst

  .iwbm_adr_o(wb_m2s_or1k_i_adr),
  .iwbm_stb_o(wb_m2s_or1k_i_stb),
  .iwbm_cyc_o(wb_m2s_or1k_i_cyc),
  .iwbm_sel_o(wb_m2s_or1k_i_sel),
  .iwbm_we_o (wb_m2s_or1k_i_we),
  .iwbm_cti_o(wb_m2s_or1k_i_cti),
  .iwbm_bte_o(wb_m2s_or1k_i_bte),
  .iwbm_dat_o(wb_m2s_or1k_i_dat),

  .dwbm_adr_o(wb_m2s_or1k_d_adr),
  .dwbm_stb_o(wb_m2s_or1k_d_stb),
  .dwbm_cyc_o(wb_m2s_or1k_d_cyc),
  .dwbm_sel_o(wb_m2s_or1k_d_sel),
  .dwbm_we_o (wb_m2s_or1k_d_we ),
  .dwbm_cti_o(wb_m2s_or1k_d_cti),
  .dwbm_bte_o(wb_m2s_or1k_d_bte),
  .dwbm_dat_o(wb_m2s_or1k_d_dat),

  .iwbm_err_i(wb_s2m_or1k_i_err),
  .iwbm_ack_i(wb_s2m_or1k_i_ack),
  .iwbm_dat_i(wb_s2m_or1k_i_dat),
  .iwbm_rty_i(wb_s2m_or1k_i_rty),

  .dwbm_err_i(wb_s2m_or1k_d_err),
  .dwbm_ack_i(wb_s2m_or1k_d_ack),
  .dwbm_dat_i(wb_s2m_or1k_d_dat),
  .dwbm_rty_i(wb_s2m_or1k_d_rty),

  .irq_i(or1k_irq),

  .du_addr_i(or1k_dbg_adr_i[15:0]),
  .du_stb_i(or1k_dbg_stb_i),
  .du_dat_i(or1k_dbg_dat_i),
  .du_we_i(or1k_dbg_we_i),
  .du_dat_o(or1k_dbg_dat_o),
  .du_ack_o(or1k_dbg_ack_o),
  .du_stall_i(or1k_dbg_stall_i),
  .du_stall_o(or1k_dbg_bp_o),

  .multicore_coreid_i(0),
  .multicore_numcores_i(1),
  .snoop_adr_i(0),
  .snoop_en_i(1'b0)
);

  The following files must be included into project:

 your_path/mor1kx/rtl/verilog/mor1kx_spram_en_w1st.v
 your_path/mor1kx/rtl/verilog/mor1kx_dpram_en_w1st.v
 your_path/mor1kx/rtl/verilog/mor1kx_cfgrs.v
 your_path/mor1kx/rtl/verilog/mor1kx_ocb_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_oman_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_cmp_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_addsub_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_f2i_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_i2f_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_mul_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_div_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_muldiv_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_rnd_marocchino.v
 your_path/mor1kx/rtl/verilog/pfpu_marocchino/pfpu_top_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_bus_if_wb32_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_cache_lru_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_immu_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_icache_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_fetch_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_dmmu_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_dcache_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_lsu_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_pic_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_ticktimer_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_ctrl_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_decode_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_execute_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_rf_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_cpu_marocchino.v
 your_path/mor1kx/rtl/verilog/mor1kx_top_marocchino.v

  Add "your_path/mor1kx/rtl/verilog" in include paths.
