
*** Running vivado
    with args -log ex3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex3.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ex3.tcl -notrace
Command: synth_design -top ex3 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 282.738 ; gain = 72.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex3' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/ex3.vhd:48]
	Parameter M bound to: 4 - type: integer 
	Parameter L bound to: 8 - type: integer 
	Parameter Dlog bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.runs/synth_1/.Xil/Vivado-8716-ASUS-PC/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'block_ROM' of component 'blk_mem_gen_0' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/ex3.vhd:70]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.runs/synth_1/.Xil/Vivado-8716-ASUS-PC/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/clock_divider.vhd:11]
	Parameter how_fast bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/clock_divider.vhd:11]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/clock_divider.vhd:11]
	Parameter how_fast bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/clock_divider.vhd:11]
INFO: [Synth 8-638] synthesizing module 'EightDisplayControl' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/EightDisplayControl.vhd:34]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/segment_decoder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (2#1) [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/segment_decoder.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'EightDisplayControl' (3#1) [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/EightDisplayControl.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Sort' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/Sort.vhd:68]
	Parameter L bound to: 8 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/Sort.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'Sort' (4#1) [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/Sort.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'ex3' (5#1) [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/ex3.vhd:48]
WARNING: [Synth 8-3331] design clock_divider__parameterized0 has unconnected port reset
WARNING: [Synth 8-3331] design clock_divider has unconnected port reset
WARNING: [Synth 8-3331] design ex3 has unconnected port btnC
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 320.121 ; gain = 110.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 320.121 ; gain = 110.188
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'block_ROM' [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/sources_1/new/ex3.vhd:70]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.runs/synth_1/.Xil/Vivado-8716-ASUS-PC/dcp/blk_mem_gen_0_in_context.xdc] for cell 'block_ROM'
Finished Parsing XDC File [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.runs/synth_1/.Xil/Vivado-8716-ASUS-PC/dcp/blk_mem_gen_0_in_context.xdc] for cell 'block_ROM'
Parsing XDC File [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:259]
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:263]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:270]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc:270]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ex3_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.srcs/constrs_1/imports/Desktop/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 628.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ex3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module EightDisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Sort 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design ex3 has unconnected port btnC
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design ex3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:14 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    16|
|4     |LUT1               |    60|
|5     |LUT2               |     3|
|6     |LUT3               |    22|
|7     |LUT4               |    17|
|8     |LUT5               |    30|
|9     |LUT6               |    19|
|10    |MUXF7              |     4|
|11    |FDRE               |   103|
|12    |IBUF               |     1|
|13    |OBUF               |    15|
+------+-------------------+------+

Report Instance Areas: 
+------+------------+------------------------------+------+
|      |Instance    |Module                        |Cells |
+------+------------+------------------------------+------+
|1     |top         |                              |   323|
|2     |  disp_cont |EightDisplayControl           |    47|
|3     |  div1      |clock_divider                 |    61|
|4     |  div2      |clock_divider__parameterized0 |    32|
|5     |  sorter    |Sort                          |   113|
+------+------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 628.996 ; gain = 110.188
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 628.996 ; gain = 419.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 628.996 ; gain = 419.063
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/UA/42 Ano/Aual5.runs/synth_1/ex3.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 628.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 10:36:42 2017...
