============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 11:10:08 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(187)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(188)
HDL-1007 : undeclared symbol 'pwm_a', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(272)
HDL-1007 : undeclared symbol 'pwm_b', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(272)
HDL-1007 : undeclared symbol 'pwm_c', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(272)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.134229s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (35.8%)

RUN-1004 : used memory is 225 MB, reserved memory is 201 MB, peak memory is 228 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1052 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 4845 instances
RUN-0007 : 1922 luts, 2080 seqs, 511 mslices, 278 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6305 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4873 nets have 2 pins
RUN-1001 : 1053 nets have [3 - 5] pins
RUN-1001 : 137 nets have [6 - 10] pins
RUN-1001 : 128 nets have [11 - 20] pins
RUN-1001 : 100 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     87      
RUN-1001 :   No   |  No   |  Yes  |     463     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |    1492     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  55   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 61
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4843 instances, 1922 luts, 2080 seqs, 789 slices, 116 macros(789 instances: 511 mslices 278 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1418 pins
PHY-0007 : Cell area utilization is 60%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 829468
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 549113, overlap = 60.875
PHY-3002 : Step(2): len = 513000, overlap = 89.3125
PHY-3002 : Step(3): len = 352047, overlap = 102.062
PHY-3002 : Step(4): len = 325829, overlap = 126.625
PHY-3002 : Step(5): len = 313238, overlap = 136.844
PHY-3002 : Step(6): len = 253494, overlap = 145.438
PHY-3002 : Step(7): len = 238951, overlap = 151.5
PHY-3002 : Step(8): len = 223615, overlap = 165.406
PHY-3002 : Step(9): len = 206112, overlap = 188.719
PHY-3002 : Step(10): len = 193364, overlap = 190.344
PHY-3002 : Step(11): len = 174262, overlap = 204.969
PHY-3002 : Step(12): len = 159093, overlap = 212.594
PHY-3002 : Step(13): len = 151816, overlap = 211.969
PHY-3002 : Step(14): len = 147573, overlap = 234.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08427e-05
PHY-3002 : Step(15): len = 144755, overlap = 225.562
PHY-3002 : Step(16): len = 146547, overlap = 221.469
PHY-3002 : Step(17): len = 148737, overlap = 207.312
PHY-3002 : Step(18): len = 148780, overlap = 193.625
PHY-3002 : Step(19): len = 152486, overlap = 174.688
PHY-3002 : Step(20): len = 152711, overlap = 156.875
PHY-3002 : Step(21): len = 148199, overlap = 160.594
PHY-3002 : Step(22): len = 148375, overlap = 159.969
PHY-3002 : Step(23): len = 147285, overlap = 153.25
PHY-3002 : Step(24): len = 143416, overlap = 153.969
PHY-3002 : Step(25): len = 140670, overlap = 154.156
PHY-3002 : Step(26): len = 139645, overlap = 159.281
PHY-3002 : Step(27): len = 135610, overlap = 152.25
PHY-3002 : Step(28): len = 134979, overlap = 148.531
PHY-3002 : Step(29): len = 133191, overlap = 149.281
PHY-3002 : Step(30): len = 132793, overlap = 131.375
PHY-3002 : Step(31): len = 130470, overlap = 130.062
PHY-3002 : Step(32): len = 130172, overlap = 130.625
PHY-3002 : Step(33): len = 130365, overlap = 124.438
PHY-3002 : Step(34): len = 128603, overlap = 126.562
PHY-3002 : Step(35): len = 127808, overlap = 125.406
PHY-3002 : Step(36): len = 127715, overlap = 126.406
PHY-3002 : Step(37): len = 126315, overlap = 124.312
PHY-3002 : Step(38): len = 125025, overlap = 127.812
PHY-3002 : Step(39): len = 123865, overlap = 131.406
PHY-3002 : Step(40): len = 124211, overlap = 136.156
PHY-3002 : Step(41): len = 123256, overlap = 145.469
PHY-3002 : Step(42): len = 122593, overlap = 155.781
PHY-3002 : Step(43): len = 121499, overlap = 159.688
PHY-3002 : Step(44): len = 119947, overlap = 147.188
PHY-3002 : Step(45): len = 119248, overlap = 142.281
PHY-3002 : Step(46): len = 119163, overlap = 139.469
PHY-3002 : Step(47): len = 118580, overlap = 134.031
PHY-3002 : Step(48): len = 118316, overlap = 131.188
PHY-3002 : Step(49): len = 116936, overlap = 127.219
PHY-3002 : Step(50): len = 116430, overlap = 129.812
PHY-3002 : Step(51): len = 115058, overlap = 124.875
PHY-3002 : Step(52): len = 114650, overlap = 125.031
PHY-3002 : Step(53): len = 113833, overlap = 122.844
PHY-3002 : Step(54): len = 113311, overlap = 125.469
PHY-3002 : Step(55): len = 113317, overlap = 126.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.16854e-05
PHY-3002 : Step(56): len = 114189, overlap = 122.938
PHY-3002 : Step(57): len = 114487, overlap = 127.094
PHY-3002 : Step(58): len = 114741, overlap = 126.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.88502e-05
PHY-3002 : Step(59): len = 117394, overlap = 121.875
PHY-3002 : Step(60): len = 117493, overlap = 121.656
PHY-3002 : Step(61): len = 117659, overlap = 116.094
PHY-3002 : Step(62): len = 117706, overlap = 115.656
PHY-3002 : Step(63): len = 118856, overlap = 115.312
PHY-3002 : Step(64): len = 119188, overlap = 117.25
PHY-3002 : Step(65): len = 122007, overlap = 113.312
PHY-3002 : Step(66): len = 122880, overlap = 114.219
PHY-3002 : Step(67): len = 121330, overlap = 114.094
PHY-3002 : Step(68): len = 121194, overlap = 110.688
PHY-3002 : Step(69): len = 122655, overlap = 110.312
PHY-3002 : Step(70): len = 123641, overlap = 111
PHY-3002 : Step(71): len = 124306, overlap = 108.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.37132e-05
PHY-3002 : Step(72): len = 125494, overlap = 107.969
PHY-3002 : Step(73): len = 125595, overlap = 107.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012696s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6305.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 179368, over cnt = 816(7%), over = 4520, worst = 31
PHY-1001 : End global iterations;  0.401703s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (38.9%)

PHY-1001 : Congestion index: top1 = 102.57, top5 = 79.85, top10 = 68.69, top15 = 61.01.
PHY-3001 : End congestion estimation;  0.473471s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (36.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12488e-06
PHY-3002 : Step(74): len = 146271, overlap = 135.875
PHY-3002 : Step(75): len = 145966, overlap = 132.469
PHY-3002 : Step(76): len = 139314, overlap = 133.625
PHY-3002 : Step(77): len = 137231, overlap = 153.25
PHY-3002 : Step(78): len = 136816, overlap = 164.281
PHY-3002 : Step(79): len = 133190, overlap = 192.625
PHY-3002 : Step(80): len = 128393, overlap = 206.5
PHY-3002 : Step(81): len = 123369, overlap = 209.438
PHY-3002 : Step(82): len = 121662, overlap = 210.656
PHY-3002 : Step(83): len = 120446, overlap = 216.875
PHY-3002 : Step(84): len = 120277, overlap = 215.344
PHY-3002 : Step(85): len = 119136, overlap = 222.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.24975e-06
PHY-3002 : Step(86): len = 119355, overlap = 223.344
PHY-3002 : Step(87): len = 120433, overlap = 221.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.42646e-06
PHY-3002 : Step(88): len = 122851, overlap = 204.469
PHY-3002 : Step(89): len = 125319, overlap = 205.188
PHY-3002 : Step(90): len = 131355, overlap = 175.906
PHY-3002 : Step(91): len = 134587, overlap = 165.125
PHY-3002 : Step(92): len = 132182, overlap = 155.031
PHY-3002 : Step(93): len = 130820, overlap = 142.688
PHY-3002 : Step(94): len = 130741, overlap = 138.5
PHY-3002 : Step(95): len = 131156, overlap = 135.969
PHY-3002 : Step(96): len = 129755, overlap = 140.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.68529e-05
PHY-3002 : Step(97): len = 132333, overlap = 127.594
PHY-3002 : Step(98): len = 133875, overlap = 118.094
PHY-3002 : Step(99): len = 136407, overlap = 102
PHY-3002 : Step(100): len = 138111, overlap = 98.9062
PHY-3002 : Step(101): len = 137728, overlap = 101.656
PHY-3002 : Step(102): len = 136701, overlap = 93.25
PHY-3002 : Step(103): len = 136450, overlap = 93.9062
PHY-3002 : Step(104): len = 136358, overlap = 87.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.37058e-05
PHY-3002 : Step(105): len = 138678, overlap = 79.8125
PHY-3002 : Step(106): len = 138678, overlap = 79.8125
PHY-3002 : Step(107): len = 138078, overlap = 80.7188
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/6305.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 164352, over cnt = 799(7%), over = 4395, worst = 55
PHY-1001 : End global iterations;  0.381263s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (45.1%)

PHY-1001 : Congestion index: top1 = 86.74, top5 = 72.68, top10 = 62.28, top15 = 55.91.
PHY-3001 : End congestion estimation;  0.451693s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.37681e-05
PHY-3002 : Step(108): len = 141505, overlap = 259.531
PHY-3002 : Step(109): len = 143137, overlap = 242.094
PHY-3002 : Step(110): len = 142278, overlap = 226.219
PHY-3002 : Step(111): len = 141936, overlap = 219.938
PHY-3002 : Step(112): len = 138970, overlap = 228.594
PHY-3002 : Step(113): len = 137019, overlap = 221.438
PHY-3002 : Step(114): len = 134485, overlap = 235.531
PHY-3002 : Step(115): len = 131479, overlap = 247.406
PHY-3002 : Step(116): len = 128545, overlap = 278.188
PHY-3002 : Step(117): len = 126969, overlap = 281.906
PHY-3002 : Step(118): len = 126783, overlap = 273.625
PHY-3002 : Step(119): len = 124480, overlap = 273.312
PHY-3002 : Step(120): len = 124238, overlap = 278.938
PHY-3002 : Step(121): len = 122416, overlap = 276.969
PHY-3002 : Step(122): len = 122416, overlap = 275.5
PHY-3002 : Step(123): len = 122360, overlap = 273.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.75362e-05
PHY-3002 : Step(124): len = 124291, overlap = 263.125
PHY-3002 : Step(125): len = 125155, overlap = 255.656
PHY-3002 : Step(126): len = 127039, overlap = 244.562
PHY-3002 : Step(127): len = 127039, overlap = 244.562
PHY-3002 : Step(128): len = 125890, overlap = 247.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.82732e-05
PHY-3002 : Step(129): len = 128411, overlap = 239.562
PHY-3002 : Step(130): len = 131082, overlap = 226
PHY-3002 : Step(131): len = 135355, overlap = 211.25
PHY-3002 : Step(132): len = 135281, overlap = 204.844
PHY-3002 : Step(133): len = 134545, overlap = 199.906
PHY-3002 : Step(134): len = 133750, overlap = 196.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.65464e-05
PHY-3002 : Step(135): len = 135955, overlap = 194.594
PHY-3002 : Step(136): len = 137345, overlap = 193.469
PHY-3002 : Step(137): len = 139599, overlap = 190.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000156212
PHY-3002 : Step(138): len = 139654, overlap = 192.094
PHY-3002 : Step(139): len = 141548, overlap = 174.688
PHY-3002 : Step(140): len = 146430, overlap = 167.969
PHY-3002 : Step(141): len = 148098, overlap = 162.75
PHY-3002 : Step(142): len = 147541, overlap = 158.562
PHY-3002 : Step(143): len = 147228, overlap = 155.031
PHY-3002 : Step(144): len = 147313, overlap = 150.656
PHY-3002 : Step(145): len = 147570, overlap = 145.344
PHY-3002 : Step(146): len = 147367, overlap = 146.281
PHY-3002 : Step(147): len = 147461, overlap = 152.625
PHY-3002 : Step(148): len = 147673, overlap = 149.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000308865
PHY-3002 : Step(149): len = 149267, overlap = 145.531
PHY-3002 : Step(150): len = 151965, overlap = 142.375
PHY-3002 : Step(151): len = 152937, overlap = 137.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000499743
PHY-3002 : Step(152): len = 153400, overlap = 138.812
PHY-3002 : Step(153): len = 154896, overlap = 138.156
PHY-3002 : Step(154): len = 156449, overlap = 137.156
PHY-3002 : Step(155): len = 157807, overlap = 133.406
PHY-3002 : Step(156): len = 158783, overlap = 131.156
PHY-3002 : Step(157): len = 159867, overlap = 126.625
PHY-3002 : Step(158): len = 161884, overlap = 121.094
PHY-3002 : Step(159): len = 162659, overlap = 119.625
PHY-3002 : Step(160): len = 162610, overlap = 119.781
PHY-3002 : Step(161): len = 162542, overlap = 120.625
PHY-3002 : Step(162): len = 162384, overlap = 124.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000815445
PHY-3002 : Step(163): len = 162938, overlap = 124.281
PHY-3002 : Step(164): len = 164081, overlap = 121.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00131939
PHY-3002 : Step(165): len = 164528, overlap = 117.938
PHY-3002 : Step(166): len = 165604, overlap = 119.5
PHY-3002 : Step(167): len = 167964, overlap = 120.125
PHY-3002 : Step(168): len = 169068, overlap = 118.594
PHY-3002 : Step(169): len = 169577, overlap = 117.344
PHY-3002 : Step(170): len = 169846, overlap = 116.438
PHY-3002 : Step(171): len = 170415, overlap = 117.906
PHY-3002 : Step(172): len = 170836, overlap = 116.594
PHY-3002 : Step(173): len = 171375, overlap = 115.75
PHY-3002 : Step(174): len = 171908, overlap = 115.156
PHY-3002 : Step(175): len = 172517, overlap = 113.344
PHY-3002 : Step(176): len = 172910, overlap = 114.062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00213477
PHY-3002 : Step(177): len = 173156, overlap = 114.438
PHY-3002 : Step(178): len = 174723, overlap = 113.844
PHY-3002 : Step(179): len = 175494, overlap = 114.406
PHY-3002 : Step(180): len = 175445, overlap = 112.594
PHY-3002 : Step(181): len = 175478, overlap = 113.125
PHY-3002 : Step(182): len = 175777, overlap = 111
PHY-3002 : Step(183): len = 175861, overlap = 111.125
PHY-3002 : Step(184): len = 176111, overlap = 110
PHY-3002 : Step(185): len = 176321, overlap = 110.469
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 110.47 peak overflow 1.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 177/6305.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 211952, over cnt = 1075(9%), over = 4492, worst = 23
PHY-1001 : End global iterations;  0.479708s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (45.6%)

PHY-1001 : Congestion index: top1 = 78.33, top5 = 65.48, top10 = 58.66, top15 = 54.38.
PHY-1001 : End incremental global routing;  0.547346s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (48.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24826, tnet num: 6303, tinst num: 4843, tnode num: 32669, tedge num: 42202.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.550742s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (59.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.208707s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (53.0%)

OPT-1001 : Current memory(MB): used = 313, reserve = 289, peak = 313.
OPT-1001 : End physical optimization;  1.260571s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (52.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1922 LUT to BLE ...
SYN-4008 : Packed 1922 LUT and 568 SEQ to BLE.
SYN-4003 : Packing 1512 remaining SEQ's ...
SYN-4005 : Packed 1221 SEQ with LUT/SLICE
SYN-4006 : 272 single LUT's are left
SYN-4006 : 291 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2213/3126 primitive instances ...
PHY-3001 : End packing;  0.294571s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.8%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2117 instances
RUN-1001 : 1031 mslices, 1032 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5802 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4349 nets have 2 pins
RUN-1001 : 1066 nets have [3 - 5] pins
RUN-1001 : 155 nets have [6 - 10] pins
RUN-1001 : 128 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 2115 instances, 2063 slices, 116 macros(789 instances: 511 mslices 278 lslices)
PHY-3001 : Cell area utilization is 76%
PHY-3001 : After packing: Len = 177851, Over = 174.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 76%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3012/5802.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 217968, over cnt = 976(8%), over = 2685, worst = 17
PHY-1002 : len = 230224, over cnt = 665(6%), over = 1458, worst = 17
PHY-1002 : len = 245336, over cnt = 184(1%), over = 341, worst = 11
PHY-1002 : len = 250880, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 251104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.034420s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (31.7%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 57.49, top10 = 53.40, top15 = 50.80.
PHY-3001 : End congestion estimation;  1.125398s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (34.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.10027e-05
PHY-3002 : Step(186): len = 159720, overlap = 173.75
PHY-3002 : Step(187): len = 156431, overlap = 183
PHY-3002 : Step(188): len = 153374, overlap = 188
PHY-3002 : Step(189): len = 152418, overlap = 180.25
PHY-3002 : Step(190): len = 150382, overlap = 173.25
PHY-3002 : Step(191): len = 148548, overlap = 174.75
PHY-3002 : Step(192): len = 147868, overlap = 176.75
PHY-3002 : Step(193): len = 146298, overlap = 177.25
PHY-3002 : Step(194): len = 146010, overlap = 179.25
PHY-3002 : Step(195): len = 145324, overlap = 175
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.20055e-05
PHY-3002 : Step(196): len = 149008, overlap = 166.5
PHY-3002 : Step(197): len = 151101, overlap = 163.5
PHY-3002 : Step(198): len = 153759, overlap = 160.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124011
PHY-3002 : Step(199): len = 155726, overlap = 158
PHY-3002 : Step(200): len = 157002, overlap = 156.5
PHY-3002 : Step(201): len = 159861, overlap = 146.5
PHY-3002 : Step(202): len = 162591, overlap = 145.5
PHY-3002 : Step(203): len = 164580, overlap = 142.75
PHY-3002 : Step(204): len = 164764, overlap = 140.5
PHY-3002 : Step(205): len = 164961, overlap = 141.25
PHY-3002 : Step(206): len = 165472, overlap = 138.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.292221s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (37.4%)

PHY-3001 : Trial Legalized: Len = 228978
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 74%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 278/5802.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 274232, over cnt = 1025(9%), over = 1900, worst = 9
PHY-1002 : len = 283504, over cnt = 723(6%), over = 1029, worst = 8
PHY-1002 : len = 289592, over cnt = 439(3%), over = 598, worst = 6
PHY-1002 : len = 301248, over cnt = 26(0%), over = 26, worst = 1
PHY-1002 : len = 303128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.176752s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (34.5%)

PHY-1001 : Congestion index: top1 = 64.31, top5 = 58.57, top10 = 55.68, top15 = 53.77.
PHY-3001 : End congestion estimation;  1.274711s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (35.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130827
PHY-3002 : Step(207): len = 194707, overlap = 119.75
PHY-3002 : Step(208): len = 191991, overlap = 112
PHY-3002 : Step(209): len = 186659, overlap = 101.5
PHY-3002 : Step(210): len = 182731, overlap = 100.75
PHY-3002 : Step(211): len = 180925, overlap = 89.5
PHY-3002 : Step(212): len = 179030, overlap = 92.75
PHY-3002 : Step(213): len = 177862, overlap = 92.75
PHY-3002 : Step(214): len = 176563, overlap = 93
PHY-3002 : Step(215): len = 176063, overlap = 92.5
PHY-3002 : Step(216): len = 175472, overlap = 93.5
PHY-3002 : Step(217): len = 175336, overlap = 89.75
PHY-3002 : Step(218): len = 175293, overlap = 88
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000248293
PHY-3002 : Step(219): len = 176930, overlap = 88.75
PHY-3002 : Step(220): len = 178568, overlap = 84.75
PHY-3002 : Step(221): len = 179766, overlap = 79.5
PHY-3002 : Step(222): len = 180631, overlap = 77.75
PHY-3002 : Step(223): len = 181036, overlap = 75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000426147
PHY-3002 : Step(224): len = 181726, overlap = 73.75
PHY-3002 : Step(225): len = 183206, overlap = 72.5
PHY-3002 : Step(226): len = 185323, overlap = 73.25
PHY-3002 : Step(227): len = 186401, overlap = 69.75
PHY-3002 : Step(228): len = 186919, overlap = 71.75
PHY-3002 : Step(229): len = 188000, overlap = 70.5
PHY-3002 : Step(230): len = 188956, overlap = 70.75
PHY-3002 : Step(231): len = 189607, overlap = 67
PHY-3002 : Step(232): len = 190132, overlap = 68.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000698665
PHY-3002 : Step(233): len = 190757, overlap = 66.5
PHY-3002 : Step(234): len = 192049, overlap = 69.25
PHY-3002 : Step(235): len = 193640, overlap = 68.5
PHY-3002 : Step(236): len = 195569, overlap = 70
PHY-3002 : Step(237): len = 196766, overlap = 70.5
PHY-3002 : Step(238): len = 197492, overlap = 66.25
PHY-3002 : Step(239): len = 198124, overlap = 64.5
PHY-3002 : Step(240): len = 198923, overlap = 65
PHY-3002 : Step(241): len = 199996, overlap = 68
PHY-3002 : Step(242): len = 200834, overlap = 69.25
PHY-3002 : Step(243): len = 201405, overlap = 67.5
PHY-3002 : Step(244): len = 202044, overlap = 65.25
PHY-3002 : Step(245): len = 202709, overlap = 62.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00115247
PHY-3002 : Step(246): len = 203625, overlap = 62.25
PHY-3002 : Step(247): len = 205275, overlap = 62.75
PHY-3002 : Step(248): len = 206272, overlap = 64.25
PHY-3002 : Step(249): len = 207915, overlap = 61.25
PHY-3002 : Step(250): len = 209187, overlap = 58
PHY-3002 : Step(251): len = 209884, overlap = 56.5
PHY-3002 : Step(252): len = 211062, overlap = 58.75
PHY-3002 : Step(253): len = 211865, overlap = 59.5
PHY-3002 : Step(254): len = 212441, overlap = 59.75
PHY-3002 : Step(255): len = 213376, overlap = 56.5
PHY-3002 : Step(256): len = 214246, overlap = 57.25
PHY-3002 : Step(257): len = 214809, overlap = 58.25
PHY-3002 : Step(258): len = 215186, overlap = 57.25
PHY-3002 : Step(259): len = 215769, overlap = 56.25
PHY-3002 : Step(260): len = 216902, overlap = 56
PHY-3002 : Step(261): len = 217472, overlap = 58
PHY-3002 : Step(262): len = 217956, overlap = 57
PHY-3002 : Step(263): len = 218070, overlap = 54.5
PHY-3002 : Step(264): len = 218081, overlap = 53.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0018647
PHY-3002 : Step(265): len = 218833, overlap = 54
PHY-3002 : Step(266): len = 219949, overlap = 54.5
PHY-3002 : Step(267): len = 221495, overlap = 52.25
PHY-3002 : Step(268): len = 222159, overlap = 51
PHY-3002 : Step(269): len = 222846, overlap = 53
PHY-3002 : Step(270): len = 223362, overlap = 53
PHY-3002 : Step(271): len = 224128, overlap = 54
PHY-3002 : Step(272): len = 225317, overlap = 55.75
PHY-3002 : Step(273): len = 226165, overlap = 55.75
PHY-3002 : Step(274): len = 226577, overlap = 53.25
PHY-3002 : Step(275): len = 227166, overlap = 55.25
PHY-3002 : Step(276): len = 227762, overlap = 52.25
PHY-3002 : Step(277): len = 228377, overlap = 52.5
PHY-3002 : Step(278): len = 228655, overlap = 53.5
PHY-3002 : Step(279): len = 228945, overlap = 54.25
PHY-3002 : Step(280): len = 229335, overlap = 52.75
PHY-3002 : Step(281): len = 229642, overlap = 50.75
PHY-3002 : Step(282): len = 229863, overlap = 52.5
PHY-3002 : Step(283): len = 230040, overlap = 52.75
PHY-3002 : Step(284): len = 230188, overlap = 53
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008784s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 232806, Over = 0
PHY-3001 : Spreading special nets. 49 overflows in 930 tiles.
PHY-3001 : End spreading;  0.020038s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

PHY-3001 : 67 instances has been re-located, deltaX = 30, deltaY = 31, maxDist = 2.
PHY-3001 : Final: Len = 233605, Over = 0
RUN-1003 : finish command "place" in  15.437883s wall, 5.250000s user + 0.796875s system = 6.046875s CPU (39.2%)

RUN-1004 : used memory is 291 MB, reserved memory is 267 MB, peak memory is 314 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.077433s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (88.5%)

RUN-1004 : used memory is 287 MB, reserved memory is 265 MB, peak memory is 364 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2117 instances
RUN-1001 : 1031 mslices, 1032 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 5802 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4349 nets have 2 pins
RUN-1001 : 1066 nets have [3 - 5] pins
RUN-1001 : 155 nets have [6 - 10] pins
RUN-1001 : 128 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 21708, tnet num: 5800, tinst num: 2115, tnode num: 27368, tedge num: 37995.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1031 mslices, 1032 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5800 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2614 clock pins, and constraint 5658 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 278072, over cnt = 970(8%), over = 1715, worst = 9
PHY-1002 : len = 287352, over cnt = 546(4%), over = 748, worst = 8
PHY-1002 : len = 293592, over cnt = 218(1%), over = 278, worst = 8
PHY-1002 : len = 298728, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 299816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.067027s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (35.1%)

PHY-1001 : Congestion index: top1 = 61.74, top5 = 55.19, top10 = 51.57, top15 = 48.96.
PHY-1001 : End global routing;  1.167488s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (36.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 370, reserve = 348, peak = 370.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 456, reserve = 435, peak = 456.
PHY-1001 : End build detailed router design. 1.972843s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (42.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 47208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.275951s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (34.0%)

PHY-1001 : Current memory(MB): used = 467, reserve = 446, peak = 467.
PHY-1001 : End phase 1; 0.277693s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 746896, over cnt = 991(0%), over = 998, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 469, reserve = 448, peak = 469.
PHY-1001 : End initial routed; 10.202526s wall, 4.953125s user + 0.078125s system = 5.031250s CPU (49.3%)

PHY-1001 : Current memory(MB): used = 469, reserve = 448, peak = 469.
PHY-1001 : End phase 2; 10.202600s wall, 4.953125s user + 0.078125s system = 5.031250s CPU (49.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 703192, over cnt = 293(0%), over = 293, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 3.443784s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (46.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 700616, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.713570s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (46.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 700520, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.164397s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 700656, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.066435s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (47.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 700712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.085959s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 282 feed throughs used by 142 nets
PHY-1001 : End commit to database; 0.867841s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (66.6%)

PHY-1001 : Current memory(MB): used = 501, reserve = 481, peak = 501.
PHY-1001 : End phase 3; 5.414555s wall, 2.656250s user + 0.015625s system = 2.671875s CPU (49.3%)

PHY-1003 : Routed, final wirelength = 700712
PHY-1001 : Current memory(MB): used = 502, reserve = 482, peak = 502.
PHY-1001 : End export database. 0.016879s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  18.033512s wall, 8.578125s user + 0.109375s system = 8.687500s CPU (48.2%)

RUN-1003 : finish command "route" in  20.153414s wall, 9.343750s user + 0.109375s system = 9.453125s CPU (46.9%)

RUN-1004 : used memory is 424 MB, reserved memory is 409 MB, peak memory is 502 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3534   out of   5824   60.68%
#reg                     2109   out of   5824   36.21%
#le                      3825
  #lut only              1716   out of   3825   44.86%
  #reg only               291   out of   3825    7.61%
  #lut&reg               1818   out of   3825   47.53%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                                  Type               DriverType         Driver                  Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk    GCLK               pll                u_pll/pll_inst.clkc1    656
#2        u_pll/clk0_buf                                            GCLK               pll                u_pll/pll_inst.clkc0    654
#3        I_clk_25m_dup_1                                           GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |3825   |2745    |789     |2119    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller |3679   |2671    |717     |2091    |11      |10      |
|    u_foc_controller      |foc_controller     |2664   |1791    |717     |1091    |11      |10      |
|      u_adc_ad7928        |adc_ad7928         |127    |98      |28      |63      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |277    |172     |105     |89      |0       |0       |
|        u_as5600_read     |i2c_register_read  |221    |139     |82      |76      |0       |0       |
|      u_foc_top           |foc_top            |2100   |1405    |549     |860     |11      |10      |
|        u_cartesian2polar |cartesian2polar    |450    |352     |87      |164     |8       |0       |
|        u_clark_tr        |clark_tr           |160    |84      |42      |99      |0       |0       |
|        u_id_pi           |pi_controller      |691    |397     |243     |219     |0       |6       |
|        u_park_tr         |park_tr            |199    |144     |44      |99      |2       |4       |
|          u_sincos        |sincos             |133    |107     |26      |66      |2       |0       |
|        u_svpwm           |svpwm              |470    |334     |108     |193     |1       |0       |
|      u_hall_encoder      |hall_encoder       |160    |116     |35      |79      |0       |0       |
|        u_divider         |Divider            |98     |72      |18      |59      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4328  
    #2          2       631   
    #3          3       344   
    #4          4        90   
    #5        5-10      177   
    #6        11-50     190   
    #7       51-100      6    
    #8       101-500     6    
    #9        >500       1    
  Average     2.52            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.290644s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (66.6%)

RUN-1004 : used memory is 420 MB, reserved memory is 400 MB, peak memory is 502 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2115
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 5802, pip num: 53252
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 282
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1109 valid insts, and 146706 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.996334s wall, 22.812500s user + 0.125000s system = 22.937500s CPU (574.0%)

RUN-1004 : used memory is 424 MB, reserved memory is 407 MB, peak memory is 608 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_111008.log"
