-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce0 : OUT STD_LOGIC;
    points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce1 : OUT STD_LOGIC;
    points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce0 : OUT STD_LOGIC;
    num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce1 : OUT STD_LOGIC;
    num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_stream_V_full_n : IN STD_LOGIC;
    patch_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of system_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "system_top_system_top,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.648857,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=10282,HLS_SYN_LUT=25369,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal latest_patch_index_constprop : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal num_patches_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal patch_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_buffer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jR_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jR_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jR_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jR_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jL_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jL_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jL_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jL_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal z1_min_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal z1_max_q0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_idle : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_ready : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_ce1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_ce1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_stream_V_din : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_stream_V_write : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_ce1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_we1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_ce1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_ce1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_ce1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_ce1 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_ce0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_we0 : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_latest_patch_index_constprop_o : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_latest_patch_index_constprop_o_ap_vld : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_patches_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_patches_constprop_o_ap_vld : STD_LOGIC;
    signal grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component system_top_makePatches_ShadowQuilt_fromEdges IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce0 : OUT STD_LOGIC;
        points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce1 : OUT STD_LOGIC;
        points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce0 : OUT STD_LOGIC;
        num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce1 : OUT STD_LOGIC;
        num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_stream_V_full_n : IN STD_LOGIC;
        patch_stream_V_write : OUT STD_LOGIC;
        patch_buffer_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patch_buffer_ce0 : OUT STD_LOGIC;
        patch_buffer_we0 : OUT STD_LOGIC;
        patch_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patch_buffer_ce1 : OUT STD_LOGIC;
        patch_buffer_we1 : OUT STD_LOGIC;
        patch_buffer_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pSlope_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pSlope_ce0 : OUT STD_LOGIC;
        pSlope_we0 : OUT STD_LOGIC;
        pSlope_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomL_jR_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomL_jR_ce1 : OUT STD_LOGIC;
        shadow_bottomL_jR_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomR_jR_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomR_jR_ce1 : OUT STD_LOGIC;
        shadow_bottomR_jR_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomL_jL_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomL_jL_ce1 : OUT STD_LOGIC;
        shadow_bottomL_jL_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomR_jL_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        shadow_bottomR_jL_ce1 : OUT STD_LOGIC;
        shadow_bottomR_jL_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        z1_min_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        z1_min_ce0 : OUT STD_LOGIC;
        z1_min_we0 : OUT STD_LOGIC;
        z1_min_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_min_q0 : IN STD_LOGIC_VECTOR (25 downto 0);
        z1_max_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        z1_max_ce0 : OUT STD_LOGIC;
        z1_max_we0 : OUT STD_LOGIC;
        z1_max_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_max_q0 : IN STD_LOGIC_VECTOR (25 downto 0);
        a_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_corner_0_ce0 : OUT STD_LOGIC;
        a_corner_0_we0 : OUT STD_LOGIC;
        a_corner_0_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        a_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_corner_1_ce0 : OUT STD_LOGIC;
        a_corner_1_we0 : OUT STD_LOGIC;
        a_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_corner_0_ce0 : OUT STD_LOGIC;
        b_corner_0_we0 : OUT STD_LOGIC;
        b_corner_0_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        b_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_corner_1_ce0 : OUT STD_LOGIC;
        b_corner_1_we0 : OUT STD_LOGIC;
        b_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        c_corner_0_ce0 : OUT STD_LOGIC;
        c_corner_0_we0 : OUT STD_LOGIC;
        c_corner_0_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        c_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        c_corner_1_ce0 : OUT STD_LOGIC;
        c_corner_1_we0 : OUT STD_LOGIC;
        c_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        d_corner_0_ce0 : OUT STD_LOGIC;
        d_corner_0_we0 : OUT STD_LOGIC;
        d_corner_0_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        d_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        d_corner_1_ce0 : OUT STD_LOGIC;
        d_corner_1_we0 : OUT STD_LOGIC;
        d_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        latest_patch_index_constprop_i : IN STD_LOGIC_VECTOR (1 downto 0);
        latest_patch_index_constprop_o : OUT STD_LOGIC_VECTOR (1 downto 0);
        latest_patch_index_constprop_o_ap_vld : OUT STD_LOGIC;
        num_patches_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        num_patches_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_patches_constprop_o_ap_vld : OUT STD_LOGIC );
    end component;


    component system_top_patch_buffer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_pSlope IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_shadow_bottomL_jR IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_z1_min IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (25 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component system_top_a_corner_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component system_top_a_corner_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    patch_buffer_U : component system_top_patch_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_d0,
        q0 => patch_buffer_q0,
        address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_address1,
        ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_ce1,
        we1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_we1,
        d1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_d1,
        q1 => patch_buffer_q1);

    pSlope_U : component system_top_pSlope
    generic map (
        DataWidth => 32,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_d0);

    shadow_bottomL_jR_U : component system_top_shadow_bottomL_jR
    generic map (
        DataWidth => 32,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_d0,
        q0 => shadow_bottomL_jR_q0,
        address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_address1,
        ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_ce1,
        q1 => shadow_bottomL_jR_q1);

    shadow_bottomR_jR_U : component system_top_shadow_bottomL_jR
    generic map (
        DataWidth => 32,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_d0,
        q0 => shadow_bottomR_jR_q0,
        address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_address1,
        ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_ce1,
        q1 => shadow_bottomR_jR_q1);

    shadow_bottomL_jL_U : component system_top_shadow_bottomL_jR
    generic map (
        DataWidth => 32,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_d0,
        q0 => shadow_bottomL_jL_q0,
        address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_address1,
        ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_ce1,
        q1 => shadow_bottomL_jL_q1);

    shadow_bottomR_jL_U : component system_top_shadow_bottomL_jR
    generic map (
        DataWidth => 32,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_d0,
        q0 => shadow_bottomR_jL_q0,
        address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_address1,
        ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_ce1,
        q1 => shadow_bottomR_jL_q1);

    z1_min_U : component system_top_z1_min
    generic map (
        DataWidth => 26,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_d0,
        q0 => z1_min_q0);

    z1_max_U : component system_top_z1_min
    generic map (
        DataWidth => 26,
        AddressRange => 15,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_d0,
        q0 => z1_max_q0);

    a_corner_0_U : component system_top_a_corner_0
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_d0);

    a_corner_1_U : component system_top_a_corner_1
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_d0);

    b_corner_0_U : component system_top_a_corner_0
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_d0);

    b_corner_1_U : component system_top_a_corner_1
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_d0);

    c_corner_0_U : component system_top_a_corner_0
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_d0);

    c_corner_1_U : component system_top_a_corner_1
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_d0);

    d_corner_0_U : component system_top_a_corner_0
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_d0);

    d_corner_1_U : component system_top_a_corner_1
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_address0,
        ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_ce0,
        we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_we0,
        d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_d0);

    grp_makePatches_ShadowQuilt_fromEdges_fu_108 : component system_top_makePatches_ShadowQuilt_fromEdges
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start,
        ap_done => grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done,
        ap_idle => grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_idle,
        ap_ready => grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_ready,
        points_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_address0,
        points_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_ce0,
        points_q0 => points_q0,
        points_address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_address1,
        points_ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_ce1,
        points_q1 => points_q1,
        num_points_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_address0,
        num_points_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_ce0,
        num_points_q0 => num_points_q0,
        num_points_address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_address1,
        num_points_ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_ce1,
        num_points_q1 => num_points_q1,
        patch_stream_V_din => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_stream_V_din,
        patch_stream_V_full_n => patch_stream_V_full_n,
        patch_stream_V_write => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_stream_V_write,
        patch_buffer_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_address0,
        patch_buffer_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_ce0,
        patch_buffer_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_we0,
        patch_buffer_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_d0,
        patch_buffer_q0 => patch_buffer_q0,
        patch_buffer_address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_address1,
        patch_buffer_ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_ce1,
        patch_buffer_we1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_we1,
        patch_buffer_d1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_buffer_d1,
        patch_buffer_q1 => patch_buffer_q1,
        pSlope_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_address0,
        pSlope_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_ce0,
        pSlope_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_we0,
        pSlope_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_pSlope_d0,
        shadow_bottomL_jR_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_address0,
        shadow_bottomL_jR_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_ce0,
        shadow_bottomL_jR_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_we0,
        shadow_bottomL_jR_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_d0,
        shadow_bottomL_jR_q0 => shadow_bottomL_jR_q0,
        shadow_bottomL_jR_address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_address1,
        shadow_bottomL_jR_ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jR_ce1,
        shadow_bottomL_jR_q1 => shadow_bottomL_jR_q1,
        shadow_bottomR_jR_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_address0,
        shadow_bottomR_jR_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_ce0,
        shadow_bottomR_jR_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_we0,
        shadow_bottomR_jR_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_d0,
        shadow_bottomR_jR_q0 => shadow_bottomR_jR_q0,
        shadow_bottomR_jR_address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_address1,
        shadow_bottomR_jR_ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jR_ce1,
        shadow_bottomR_jR_q1 => shadow_bottomR_jR_q1,
        shadow_bottomL_jL_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_address0,
        shadow_bottomL_jL_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_ce0,
        shadow_bottomL_jL_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_we0,
        shadow_bottomL_jL_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_d0,
        shadow_bottomL_jL_q0 => shadow_bottomL_jL_q0,
        shadow_bottomL_jL_address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_address1,
        shadow_bottomL_jL_ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomL_jL_ce1,
        shadow_bottomL_jL_q1 => shadow_bottomL_jL_q1,
        shadow_bottomR_jL_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_address0,
        shadow_bottomR_jL_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_ce0,
        shadow_bottomR_jL_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_we0,
        shadow_bottomR_jL_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_d0,
        shadow_bottomR_jL_q0 => shadow_bottomR_jL_q0,
        shadow_bottomR_jL_address1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_address1,
        shadow_bottomR_jL_ce1 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_shadow_bottomR_jL_ce1,
        shadow_bottomR_jL_q1 => shadow_bottomR_jL_q1,
        z1_min_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_address0,
        z1_min_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_ce0,
        z1_min_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_we0,
        z1_min_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_min_d0,
        z1_min_q0 => z1_min_q0,
        z1_max_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_address0,
        z1_max_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_ce0,
        z1_max_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_we0,
        z1_max_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_z1_max_d0,
        z1_max_q0 => z1_max_q0,
        a_corner_0_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_address0,
        a_corner_0_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_ce0,
        a_corner_0_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_we0,
        a_corner_0_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_0_d0,
        a_corner_1_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_address0,
        a_corner_1_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_ce0,
        a_corner_1_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_we0,
        a_corner_1_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_a_corner_1_d0,
        b_corner_0_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_address0,
        b_corner_0_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_ce0,
        b_corner_0_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_we0,
        b_corner_0_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_0_d0,
        b_corner_1_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_address0,
        b_corner_1_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_ce0,
        b_corner_1_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_we0,
        b_corner_1_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_b_corner_1_d0,
        c_corner_0_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_address0,
        c_corner_0_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_ce0,
        c_corner_0_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_we0,
        c_corner_0_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_0_d0,
        c_corner_1_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_address0,
        c_corner_1_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_ce0,
        c_corner_1_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_we0,
        c_corner_1_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_c_corner_1_d0,
        d_corner_0_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_address0,
        d_corner_0_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_ce0,
        d_corner_0_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_we0,
        d_corner_0_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_0_d0,
        d_corner_1_address0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_address0,
        d_corner_1_ce0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_ce0,
        d_corner_1_we0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_we0,
        d_corner_1_d0 => grp_makePatches_ShadowQuilt_fromEdges_fu_108_d_corner_1_d0,
        latest_patch_index_constprop_i => latest_patch_index_constprop,
        latest_patch_index_constprop_o => grp_makePatches_ShadowQuilt_fromEdges_fu_108_latest_patch_index_constprop_o,
        latest_patch_index_constprop_o_ap_vld => grp_makePatches_ShadowQuilt_fromEdges_fu_108_latest_patch_index_constprop_o_ap_vld,
        num_patches_constprop_i => num_patches_constprop,
        num_patches_constprop_o => grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_patches_constprop_o,
        num_patches_constprop_o_ap_vld => grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_patches_constprop_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_ready = ap_const_logic_1)) then 
                    grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    latest_patch_index_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                latest_patch_index_constprop <= ap_const_lv2_0;
            elsif (((grp_makePatches_ShadowQuilt_fromEdges_fu_108_latest_patch_index_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                latest_patch_index_constprop <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_latest_patch_index_constprop_o;
            end if; 
        end if;
    end process;

    num_patches_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                num_patches_constprop <= ap_const_lv32_0;
            elsif (((grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_patches_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                num_patches_constprop <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_patches_constprop_o;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_done_assign_proc : process(grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_ap_start_reg;
    num_points_address0 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_address0;
    num_points_address1 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_address1;
    num_points_ce0 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_ce0;
    num_points_ce1 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_num_points_ce1;
    patch_stream_V_din <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_stream_V_din;

    patch_stream_V_write_assign_proc : process(grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_stream_V_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            patch_stream_V_write <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_patch_stream_V_write;
        else 
            patch_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    points_address0 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_address0;
    points_address1 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_address1;
    points_ce0 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_ce0;
    points_ce1 <= grp_makePatches_ShadowQuilt_fromEdges_fu_108_points_ce1;
end behav;
