{"version":"1.1.0","info":[["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Add_ALU.v",[[[[[["Add_ALU",[[0,0],[0,44]],[[0,7],[0,14]],[],["module"]],[9,8]],[[["PCout",[[1,7],[1,19]],[[1,14],[1,19]],["Add_ALU"],["port"]],["ShiftOut",[[0,22],[0,30]],[[0,22],[0,30]],["Add_ALU"],["port","PCout"]],["Add_ALUOut",[[0,32],[0,42]],[[0,32],[0,42]],["Add_ALU"],["port","ShiftOut"]],["ShiftOut",[[2,7],[2,22]],[[2,14],[2,22]],["Add_ALU"],["port"]],["Add_ALUOut",[[4,8],[4,29]],[[4,19],[4,29]],["Add_ALU"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ALU.v",[[[[[["ALU",[[0,0],[0,40]],[[0,7],[0,10]],[],["module"]],[19,8]],[[["ALUCtl",[[1,7],[1,19]],[[1,13],[1,19]],["ALU"],["port"]],["A",[[0,20],[0,21]],[[0,20],[0,21]],["ALU"],["port","ALUCtl"]],["B",[[2,15],[2,17]],[[2,16],[2,17]],["ALU"],["port","A"]],["ALUOut",[[0,26],[0,32]],[[0,26],[0,32]],["ALU"],["port","B"]],["Zero",[[0,34],[0,38]],[[0,34],[0,38]],["ALU"],["port","ALUOut"]],["A",[[2,7],[2,15]],[[2,14],[2,15]],["ALU"],["port"]],["ALUOut",[[4,8],[4,25]],[[4,19],[4,25]],["ALU"],["port","reg"]],["Zero",[[5,8],[5,12]],[[5,8],[5,12]],["ALU"],["port"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ALUcontrol.v",[[[[[["ALUControl",[[0,0],[0,44]],[[0,7],[0,17]],[],["module"]],[21,8]],[[["ALUOp",[[1,7],[1,18]],[[1,13],[1,18]],["ALUControl"],["port"]],["FuncCode",[[0,26],[0,34]],[[0,26],[0,34]],["ALUControl"],["port","ALUOp"]],["ALUCtl",[[0,36],[0,42]],[[0,36],[0,42]],["ALUControl"],["port","FuncCode"]],["FuncCode",[[2,7],[2,21]],[[2,13],[2,21]],["ALUControl"],["port"]],["ALUCtl",[[3,8],[3,24]],[[3,18],[3,24]],["ALUControl"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/AndGate.v",[[[[[["AndGate",[[0,0],[0,41]],[[0,7],[0,14]],[],["module"]],[8,10]],[[["Branch",[[1,7],[1,13]],[[1,7],[1,13]],["AndGate"],["port"]],["Zero",[[0,23],[0,27]],[[0,23],[0,27]],["AndGate"],["port","Branch"]],["AndGateOut",[[0,29],[0,39]],[[0,29],[0,39]],["AndGate"],["port","Zero"]],["Zero",[[2,7],[2,11]],[[2,7],[2,11]],["AndGate"],["port"]],["AndGateOut",[[3,8],[3,22]],[[3,12],[3,22]],["AndGate"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/DataMemory.v",[[[[[["DataMemory",[[0,0],[0,75]],[[0,7],[0,17]],[],["module"]],[34,1]],[[["clock",[[1,7],[1,12]],[[1,7],[1,12]],["DataMemory"],["port"]],["address",[[0,26],[0,33]],[[0,26],[0,33]],["DataMemory"],["port","clock"]],["MemWrite",[[0,35],[0,43]],[[0,35],[0,43]],["DataMemory"],["port","address"]],["MemRead",[[3,15],[3,24]],[[3,17],[3,24]],["DataMemory"],["port","MemWrite"]],["WriteData",[[0,54],[0,63]],[[0,54],[0,63]],["DataMemory"],["port","MemRead"]],["ReadData",[[0,65],[0,73]],[[0,65],[0,73]],["DataMemory"],["port","WriteData"]],["address",[[2,7],[2,20]],[[2,13],[2,20]],["DataMemory"],["port"]],["MemWrite",[[3,7],[3,15]],[[3,7],[3,15]],["DataMemory"],["port"]],["WriteData",[[4,7],[4,23]],[[4,14],[4,23]],["DataMemory"],["port"]],["ReadData",[[6,8],[6,27]],[[6,19],[6,27]],["DataMemory"],["port","reg"]],["Mem",[[8,1],[8,22]],[[8,12],[8,15]],["DataMemory"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/InstMem.v",[[[[[["InstMem",[[0,0],[0,37]],[[0,7],[0,14]],[],["module"]],[16,8]],[[["clock",[[2,7],[2,12]],[[2,7],[2,12]],["InstMem"],["port"]],["address",[[0,22],[0,29]],[[0,22],[0,29]],["InstMem"],["port","clock"]],["inst",[[0,31],[0,35]],[[0,31],[0,35]],["InstMem"],["port","address"]],["address",[[3,7],[3,21]],[[3,14],[3,21]],["InstMem"],["port"]],["inst",[[5,8],[5,23]],[[5,19],[5,23]],["InstMem"],["port","reg"]],["Mem",[[7,1],[7,23]],[[7,12],[7,15]],["InstMem"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/MainControl.v",[[[[[["MainControl",[[0,0],[6,25]],[[0,7],[0,18]],[],["module"]],[102,1]],[[["Opcode",[[1,1],[1,19]],[[1,13],[1,19]],["MainControl"],["port","input"]],["RegDst",[[3,1],[3,18]],[[3,12],[3,18]],["MainControl"],["port","reg"]],["RegWrite",[[3,20],[3,28]],[[3,20],[3,28]],["MainControl"],["port","RegDst"]],["ALUSrc",[[3,30],[3,36]],[[3,30],[3,36]],["MainControl"],["port","RegWrite"]],["MemtoReg",[[4,1],[4,20]],[[4,12],[4,20]],["MainControl"],["port","reg"]],["MemRead",[[4,22],[4,29]],[[4,22],[4,29]],["MainControl"],["port","MemtoReg"]],["MemWrite",[[4,31],[4,39]],[[4,31],[4,39]],["MainControl"],["port","MemRead"]],["Branch",[[5,1],[5,18]],[[5,12],[5,18]],["MainControl"],["port","reg"]],["ALUOp",[[6,1],[6,23]],[[6,18],[6,23]],["MainControl"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/MipsCPU.v",[[[[[["MipsCPU",[[0,0],[27,2]],[[0,7],[0,14]],[],["module"]],[201,8]],[[["clock",[[29,8],[29,13]],[[29,8],[29,13]],["MipsCPU"],["port"]],["reset",[[2,4],[2,9]],[[2,4],[2,9]],["MipsCPU"],["port","clock"]],["PCin",[[3,4],[3,8]],[[3,4],[3,8]],["MipsCPU"],["port","reset"]],["PCout",[[33,25],[33,32]],[[33,27],[33,32]],["MipsCPU"],["port","PCin"]],["inst",[[5,4],[5,8]],[[5,4],[5,8]],["MipsCPU"],["port","PCout"]],["RegDst",[[6,4],[6,10]],[[6,4],[6,10]],["MipsCPU"],["port","inst"]],["RegWrite",[[54,20],[54,30]],[[54,22],[54,30]],["MipsCPU"],["port","RegDst"]],["ALUSrc",[[54,30],[54,38]],[[54,32],[54,38]],["MipsCPU"],["port","RegWrite"]],["MemtoReg",[[54,38],[54,48]],[[54,40],[54,48]],["MipsCPU"],["port","ALUSrc"]],["MemRead",[[54,48],[54,57]],[[54,50],[54,57]],["MipsCPU"],["port","MemtoReg"]],["MemWrite",[[54,57],[54,67]],[[54,59],[54,67]],["MipsCPU"],["port","MemRead"]],["Branch",[[54,67],[54,75]],[[54,69],[54,75]],["MipsCPU"],["port","MemWrite"]],["ALUOp",[[13,4],[13,9]],[[13,4],[13,9]],["MipsCPU"],["port","Branch"]],["WriteReg",[[14,4],[14,12]],[[14,4],[14,12]],["MipsCPU"],["port","ALUOp"]],["ReadData1",[[15,4],[15,13]],[[15,4],[15,13]],["MipsCPU"],["port","WriteReg"]],["ReadData2",[[82,30],[82,41]],[[82,32],[82,41]],["MipsCPU"],["port","ReadData1"]],["Extend32",[[17,4],[17,12]],[[17,4],[17,12]],["MipsCPU"],["port","ReadData2"]],["ALU_B",[[18,4],[18,9]],[[18,4],[18,9]],["MipsCPU"],["port","Extend32"]],["ShiftOut",[[19,4],[19,12]],[[19,4],[19,12]],["MipsCPU"],["port","ALU_B"]],["ALUCtl",[[20,4],[20,10]],[[20,4],[20,10]],["MipsCPU"],["port","ShiftOut"]],["Zero",[[21,4],[21,8]],[[21,4],[21,8]],["MipsCPU"],["port","ALUCtl"]],["ALUOut",[[22,4],[22,10]],[[22,4],[22,10]],["MipsCPU"],["port","Zero"]],["Add_ALUOut",[[23,4],[23,14]],[[23,4],[23,14]],["MipsCPU"],["port","ALUOut"]],["AndGateOut",[[24,4],[24,14]],[[24,4],[24,14]],["MipsCPU"],["port","Add_ALUOut"]],["ReadData",[[25,4],[25,12]],[[25,4],[25,12]],["MipsCPU"],["port","AndGateOut"]],["WriteData_Reg",[[26,4],[26,17]],[[26,4],[26,17]],["MipsCPU"],["port","ReadData"]],["reset",[[30,8],[30,13]],[[30,8],[30,13]],["MipsCPU"],["port"]],["PCin",[[33,9],[33,25]],[[33,21],[33,25]],["MipsCPU"],["port","wire"]],["pc_0",[[34,2],[41,3]],[[34,5],[34,9]],["MipsCPU"],["instance","PC"]],["inst",[[44,9],[44,25]],[[44,21],[44,25]],["MipsCPU"],["port","wire"]],["instmem_0",[[45,2],[51,3]],[[45,10],[45,19]],["MipsCPU"],["instance","InstMem"]],["RegDst",[[54,9],[54,20]],[[54,14],[54,20]],["MipsCPU"],["port","wire"]],["ALUOp",[[55,9],[55,25]],[[55,20],[55,25]],["MipsCPU"],["port","wire"]],["main_control_0",[[56,2],[68,3]],[[56,14],[56,28]],["MipsCPU"],["instance","MainControl"]],["WriteReg",[[71,9],[71,28]],[[71,20],[71,28]],["MipsCPU"],["port","wire"]],["mux1_0",[[72,2],[79,3]],[[72,7],[72,13]],["MipsCPU"],["instance","Mux1"]],["ReadData1",[[82,9],[82,30]],[[82,21],[82,30]],["MipsCPU"],["port","wire"]],["regfile_0",[[83,2],[95,3]],[[83,10],[83,19]],["MipsCPU"],["instance","RegFile"]],["Extend32",[[98,9],[98,29]],[[98,21],[98,29]],["MipsCPU"],["port","wire"]],["sign_extend_0",[[99,2],[104,3]],[[99,13],[99,26]],["MipsCPU"],["instance","SignExtend"]],["ALU_B",[[107,9],[107,26]],[[107,21],[107,26]],["MipsCPU"],["port","wire"]],["mux2_0",[[108,2],[115,3]],[[108,7],[108,13]],["MipsCPU"],["instance","Mux2"]],["ShiftOut",[[118,9],[118,29]],[[118,21],[118,29]],["MipsCPU"],["port","wire"]],["shift_left2_0",[[119,2],[124,3]],[[119,13],[119,26]],["MipsCPU"],["instance","ShiftLeft2"]],["ALUCtl",[[127,9],[127,26]],[[127,20],[127,26]],["MipsCPU"],["port","wire"]],["alu_control_0",[[128,2],[134,3]],[[128,13],[128,26]],["MipsCPU"],["instance","ALUControl"]],["Zero",[[137,9],[137,18]],[[137,14],[137,18]],["MipsCPU"],["port","wire"]],["ALUOut",[[138,9],[138,27]],[[138,21],[138,27]],["MipsCPU"],["port","wire"]],["alu_0",[[139,2],[147,3]],[[139,6],[139,11]],["MipsCPU"],["instance","ALU"]],["Add_ALUOut",[[150,9],[150,31]],[[150,21],[150,31]],["MipsCPU"],["port","wire"]],["add_alu_0",[[151,2],[157,3]],[[151,10],[151,19]],["MipsCPU"],["instance","Add_ALU"]],["AndGateOut",[[160,9],[160,24]],[[160,14],[160,24]],["MipsCPU"],["port","wire"]],["and_gate_0",[[161,2],[167,3]],[[161,10],[161,20]],["MipsCPU"],["instance","AndGate"]],["mux4_0",[[170,2],[177,3]],[[170,7],[170,13]],["MipsCPU"],["instance","Mux4"]],["ReadData",[[180,9],[180,29]],[[180,21],[180,29]],["MipsCPU"],["port","wire"]],["data_memory_0",[[181,2],[190,3]],[[181,13],[181,26]],["MipsCPU"],["instance","DataMemory"]],["WriteData_Reg",[[193,9],[193,34]],[[193,21],[193,34]],["MipsCPU"],["port","wire"]],["mu3_0",[[194,2],[200,3]],[[194,7],[194,12]],["MipsCPU"],["instance","Mux3"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux1.v",[[[[[["Mux1",[[0,0],[0,52]],[[0,7],[0,11]],[],["module"]],[13,8]],[[["inst20_16",[[1,7],[1,24]],[[1,15],[1,24]],["Mux1"],["port"]],["inst15_11",[[0,23],[0,32]],[[0,23],[0,32]],["Mux1"],["port","inst20_16"]],["RegDst",[[0,34],[0,40]],[[0,34],[0,40]],["Mux1"],["port","inst15_11"]],["WriteReg",[[0,42],[0,50]],[[0,42],[0,50]],["Mux1"],["port","RegDst"]],["inst15_11",[[2,7],[2,24]],[[2,15],[2,24]],["Mux1"],["port"]],["RegDst",[[3,7],[3,13]],[[3,7],[3,13]],["Mux1"],["port"]],["WriteReg",[[5,8],[5,26]],[[5,18],[5,26]],["Mux1"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux2.v",[[[[[["Mux2",[[0,0],[0,49]],[[0,7],[0,11]],[],["module"]],[12,8]],[[["ALUSrc",[[1,7],[1,13]],[[1,7],[1,13]],["Mux2"],["port"]],["ReadData2",[[0,21],[0,30]],[[0,21],[0,30]],["Mux2"],["port","ALUSrc"]],["Extend32",[[2,23],[2,32]],[[2,24],[2,32]],["Mux2"],["port","ReadData2"]],["ALU_B",[[0,42],[0,47]],[[0,42],[0,47]],["Mux2"],["port","Extend32"]],["ReadData2",[[2,7],[2,23]],[[2,14],[2,23]],["Mux2"],["port"]],["ALU_B",[[4,8],[4,24]],[[4,19],[4,24]],["Mux2"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux3.v",[[[[[["Mux3",[[0,0],[0,56]],[[0,7],[0,11]],[],["module"]],[12,8]],[[["ReadData",[[1,7],[1,22]],[[1,14],[1,22]],["Mux3"],["port"]],["ALUOut",[[1,22],[1,30]],[[1,24],[1,30]],["Mux3"],["port","ReadData"]],["MemtoReg",[[0,31],[0,39]],[[0,31],[0,39]],["Mux3"],["port","ALUOut"]],["WriteData_Reg",[[0,41],[0,54]],[[0,41],[0,54]],["Mux3"],["port","MemtoReg"]],["MemtoReg",[[2,7],[2,15]],[[2,7],[2,15]],["Mux3"],["port"]],["WriteData_Reg",[[4,8],[4,32]],[[4,19],[4,32]],["Mux3"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux4.v",[[[[[["Mux4",[[0,0],[0,50]],[[0,7],[0,11]],[],["module"]],[16,8]],[[["PCout",[[1,7],[1,19]],[[1,14],[1,19]],["Mux4"],["port"]],["Add_ALUOut",[[1,19],[1,31]],[[1,21],[1,31]],["Mux4"],["port","PCout"]],["AndGateOut",[[0,32],[0,42]],[[0,32],[0,42]],["Mux4"],["port","Add_ALUOut"]],["PCin",[[0,44],[0,48]],[[0,44],[0,48]],["Mux4"],["port","AndGateOut"]],["AndGateOut",[[2,7],[2,17]],[[2,7],[2,17]],["Mux4"],["port"]],["PCin",[[4,8],[4,23]],[[4,19],[4,23]],["Mux4"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/PC.v",[[[[[["PC",[[0,0],[0,37]],[[0,7],[0,9]],[],["module"]],[12,8]],[[["clock",[[1,7],[1,12]],[[1,7],[1,12]],["PC"],["port"]],["reset",[[1,12],[1,19]],[[1,14],[1,19]],["PC"],["port","clock"]],["PCin",[[0,24],[0,28]],[[0,24],[0,28]],["PC"],["port","reset"]],["PCout",[[0,30],[0,35]],[[0,30],[0,35]],["PC"],["port","PCin"]],["PCin",[[2,7],[2,18]],[[2,14],[2,18]],["PC"],["port"]],["PCout",[[4,8],[4,24]],[[4,19],[4,24]],["PC"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/RegFile.v",[[[[[["RegFile",[[0,0],[0,95]],[[0,7],[0,14]],[],["module"]],[22,8]],[[["clock",[[1,7],[1,12]],[[1,7],[1,12]],["RegFile"],["port"]],["RegWrite",[[0,22],[0,30]],[[0,22],[0,30]],["RegFile"],["port","clock"]],["ReadReg1",[[0,32],[0,40]],[[0,32],[0,40]],["RegFile"],["port","RegWrite"]],["ReadReg2",[[4,21],[4,31]],[[4,23],[4,31]],["RegFile"],["port","ReadReg1"]],["WriteReg",[[4,31],[4,41]],[[4,33],[4,41]],["RegFile"],["port","ReadReg2"]],["WriteData",[[0,62],[0,71]],[[0,62],[0,71]],["RegFile"],["port","WriteReg"]],["ReadData1",[[0,73],[0,82]],[[0,73],[0,82]],["RegFile"],["port","WriteData"]],["ReadData2",[[7,24],[7,35]],[[7,26],[7,35]],["RegFile"],["port","ReadData1"]],["RegWrite",[[2,7],[2,15]],[[2,7],[2,15]],["RegFile"],["port"]],["ReadReg1",[[4,7],[4,21]],[[4,13],[4,21]],["RegFile"],["port"]],["WriteData",[[5,7],[5,23]],[[5,14],[5,23]],["RegFile"],["port"]],["ReadData1",[[7,8],[7,24]],[[7,15],[7,24]],["RegFile"],["port"]],["reg_mem",[[9,1],[9,26]],[[9,12],[9,19]],["RegFile"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ShiftLeft2.v",[[[[[["ShiftLeft2",[[0,0],[0,38]],[[0,7],[0,17]],[],["module"]],[7,8]],[[["ShiftIn",[[1,7],[1,21]],[[1,14],[1,21]],["ShiftLeft2"],["port"]],["ShiftOut",[[0,28],[0,36]],[[0,28],[0,36]],["ShiftLeft2"],["port","ShiftIn"]],["ShiftOut",[[2,8],[2,27]],[[2,19],[2,27]],["ShiftLeft2"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/SignExtend.v",[[[[[["SignExtend",[[0,0],[0,39]],[[0,7],[0,17]],[],["module"]],[7,10]],[[["inst15_0",[[1,7],[1,22]],[[1,14],[1,22]],["SignExtend"],["port"]],["Extend32",[[0,29],[0,37]],[[0,29],[0,37]],["SignExtend"],["port","inst15_0"]],["Extend32",[[2,8],[2,27]],[[2,19],[2,27]],["SignExtend"],["port","reg"]]]]]]],null,0]]]}