<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_7seg</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_ACLK.ASSOCIATED_RESET">axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_ACLK.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_ACLK.ASSOCIATED_BUSIF">AXI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>REG</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_7seg_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c15affc2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_7seg_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c15affc2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>003b1562</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>612b5499</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sseg_an</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sseg</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_7seg_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_7seg_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_08110847</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/axi_7seg_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/axi_7seg_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_7seg_v1_0/data/axi_7seg.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7seg_v1_0/data/axi_7seg.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7seg_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7seg_v1_0/src/axi_7seg.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7seg_v1_0/src/axi_7seg.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_7seg_v1_0/src/axi_7seg_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_7seg_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_612b5499</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI 7 segment display driver</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_7seg_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_7seg_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-20T20:15:11Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@304b9692_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a27b973_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fe2df91_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5073b089_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f6ecebe_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@580623ae_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e75aafe_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@547c4327_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11a1d67f_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@342bf758_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf41e66_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4782481_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc7766b_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ad4b3_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41625f7a_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a83eb_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce7a64d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@696101aa_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@162eb564_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d340801_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16f5b4fc_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16526e8e_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19c131c8_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12336be9_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6c44c6_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cc93a98_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c9e1447_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62b97928_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@662d3ab6_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507ae2ca_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42c68cc2_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c04e75_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a90d010_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78e8a50b_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14b6eaff_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71b3422e_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c363708_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@509cc866_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58025792_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729c3c57_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ffe0f1d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3016e28a_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58ac88fd_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@569c5f41_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@132a4472_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4896c85c_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6720920d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d251b95_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@142ba030_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47510bb8_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@436fcc14_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31756d8d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6299d6cc_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf9df3c_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f56a4ee_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@224920bb_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bef1fec_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@398fd187_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3927641e_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f29879_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3157ff0f_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b622d5_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577a2afb_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54c99f5d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2382343d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ca7f285_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64bb5b9c_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aa8e18e_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dc409e8_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12f32227_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b495152_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a73792d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d29d851_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d426a01_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b920647_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33339dc7_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aad7902_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@244147d2_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67029983_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e5405e1_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56e1effe_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58820951_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d068aa2_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343b8eb0_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25278545_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@483414fd_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19fd2d02_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@167a64c4_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@262bc699_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@629445a0_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f6f14b_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28d7721e_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28784698_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f011b21_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a106751_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70664551_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f2415e_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d1eaf2c_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3312c42d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16590ccf_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15066b74_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1df7da1d_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@758cf751_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3513dc29_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8bafaaa_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dfebb61_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f6c621_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c967abd_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38544c03_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37bf614c_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bc1fb08_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c0e1323_ARCHIVE_LOCATION">/media/joao/SSD/Development/vivado-ip/ip_repo/axi_7seg_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="cf590de8"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="57f5be48"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2be5982f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="86226b29"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="40a16526"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7e41ad34"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
