

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     16:128:4,L:L:m:N:L,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_QhcVYv
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kUdLlu"
Running: cat _ptx_kUdLlu | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_uiQYgt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_uiQYgt --output-file  /dev/null 2> _ptx_kUdLluinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kUdLlu _ptx2_uiQYgt _ptx_kUdLluinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Mar  6 05:31:02 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Sun Mar  6 05:31:03 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=185052 (inst/sec) elapsed = 0:0:00:04 / Sun Mar  6 05:31:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f6a440e5870 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=255912 (inst/sec) elapsed = 0:0:00:05 / Sun Mar  6 05:31:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=274542 (inst/sec) elapsed = 0:0:00:06 / Sun Mar  6 05:31:06 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(232,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=262158 (inst/sec) elapsed = 0:0:00:07 / Sun Mar  6 05:31:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=262393

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 127, Miss_rate = 0.327, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 127, Miss_rate = 0.334, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 124, Miss_rate = 0.326, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1270
	L1D_total_cache_miss_rate = 0.2763
	L1D_total_cache_pending_hits = 3012
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1095
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8052	W0_Idle:38331	W0_Scoreboard:47596	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8760 {8:1095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148920 {136:1095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	689 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1327 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	726 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       445       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f6a444fec90 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1338
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4836
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5916
icnt_total_pkts_simt_to_mem=1524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93261
	minimum = 6
	maximum = 32
Network latency average = 8.47035
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29305
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00936337
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00936337
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0250615
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0250615
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67655
Accepted packet length average = 2.67655
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.82998 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21882 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09289 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00842052 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.00842052 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0234085 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0234085 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77994 (2 samples)
Accepted packet size average = 2.77994 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 262393 (inst/sec)
gpgpu_simulation_rate = 1682 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (470,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(471,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2196850 (ipc=720.2) sim_rate=274606 (inst/sec) elapsed = 0:0:00:08 / Sun Mar  6 05:31:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (540,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(541,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(111,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (594,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(595,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (602,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(603,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(129,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (761,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(762,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (763,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(764,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (772,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(773,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(781,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (782,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(783,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (791,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(792,11774)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(813,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (813,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(814,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (816,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(817,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (834,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(835,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (837,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(838,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (841,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(842,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (847,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(848,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (862,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(863,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (864,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(865,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (871,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(872,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (875,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(876,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (876,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(877,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (889,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(890,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (901,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(902,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(919,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (921,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(922,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (923,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(924,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (925,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(926,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (929,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(930,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (939,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(940,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(188,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (945,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(946,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (963,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(964,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (968,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(969,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (986,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(987,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2549903 (ipc=713.2) sim_rate=283322 (inst/sec) elapsed = 0:0:00:09 / Sun Mar  6 05:31:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1023,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1024,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1036,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1038,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1042,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1043,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1046,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1047,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1053,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1054,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1054,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1055,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1061,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1062,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1064,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1065,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(191,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1121,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1122,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1125,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1126,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1130,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1131,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1134,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1135,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1139,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1140,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1143,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1144,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1145,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1146,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1153,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1154,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1161,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1162,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1166,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1167,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1169,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1170,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1181,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1187,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1196,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1205,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1213,11774), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(253,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1223,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1225,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1225,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1229,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1235,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1241,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1248,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1250,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1261,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1265,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1271,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1272,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1272,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1275,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1275,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1284,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1286,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1297,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1301,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1302,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1310,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1321,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1322,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1372,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1380,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1382,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1388,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1390,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1391,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1393,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1401,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1414,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1417,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1422,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1439,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1446,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1447,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1460,11774), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753525 (ipc=611.2) sim_rate=275352 (inst/sec) elapsed = 0:0:00:10 / Sun Mar  6 05:31:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2644,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2673,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2741,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3047,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3176,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3283,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3287,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3353,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3619,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3631,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3634,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3681,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3822,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3889,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3957,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4080,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4295,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4306,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4372,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4373,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4598,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4644,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4703,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4742,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4760,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4794,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4894,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5059,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5184,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5268,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5431,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17274  inst.: 2762793 (ipc=168.4) sim_rate=251163 (inst/sec) elapsed = 0:0:00:11 / Sun Mar  6 05:31:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5591,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5595,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5726,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5847,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5950,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6037,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6059,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6163,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (6198,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6310,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6584,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6707,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6708
gpu_sim_insn = 926846
gpu_ipc =     138.1702
gpu_tot_sim_cycle = 18482
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     149.5292
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 889
gpu_total_sim_rate=251236

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 678, Miss = 237, Miss_rate = 0.350, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[1]: Access = 568, Miss = 186, Miss_rate = 0.327, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[2]: Access = 646, Miss = 229, Miss_rate = 0.354, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[3]: Access = 806, Miss = 307, Miss_rate = 0.381, Pending_hits = 301, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 215, Miss_rate = 0.339, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[5]: Access = 718, Miss = 270, Miss_rate = 0.376, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 646, Miss = 231, Miss_rate = 0.358, Pending_hits = 285, Reservation_fails = 0
	L1D_cache_core[7]: Access = 560, Miss = 183, Miss_rate = 0.327, Pending_hits = 301, Reservation_fails = 0
	L1D_cache_core[8]: Access = 500, Miss = 149, Miss_rate = 0.298, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[9]: Access = 470, Miss = 132, Miss_rate = 0.281, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 578, Miss = 186, Miss_rate = 0.322, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[11]: Access = 674, Miss = 253, Miss_rate = 0.375, Pending_hits = 314, Reservation_fails = 0
	L1D_cache_core[12]: Access = 608, Miss = 201, Miss_rate = 0.331, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[13]: Access = 532, Miss = 161, Miss_rate = 0.303, Pending_hits = 313, Reservation_fails = 0
	L1D_cache_core[14]: Access = 678, Miss = 242, Miss_rate = 0.357, Pending_hits = 306, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3182
	L1D_total_cache_miss_rate = 0.3423
	L1D_total_cache_pending_hits = 4505
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2086
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 71
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1096
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60300
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
135, 135, 249, 135, 135, 417, 135, 135, 150, 150, 150, 150, 264, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2086
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8946	W0_Idle:72951	W0_Scoreboard:136529	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16688 {8:2086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 283696 {136:2086,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 189 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18481 
mrq_lat_table:1239 	51 	76 	110 	52 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2285 	983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3306 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1530 	531 	38 	2 	0 	0 	0 	2 	9 	38 	921 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         7 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         8         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2232      2741      1560      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2275      2985      1375      3496      4194      3022      2119      2706      1084      3265      1692      2627      1774      1749      2338      3946 
dram[2]:      1107      4838      4001      3069      2871      2577      2635      5116      2369      4281      2759       907      1787      2028      2147      3860 
dram[3]:      2269      3229      2296      5079      1819      4679      2554      3174      4435      4213      2325       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3071      1357      1052      5478      2804      1459      4500      2775      1250      4581      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504      1136       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.400000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.333333  9.000000 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1534/262 = 5.854962
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         5         2         0         0         0         0         0 
total reads: 328
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        410       148       169       182       124       139       156       185       155       172       539       547       662       643       361       326
dram[1]:        112       124       156       127       160       138       126       213       188       125       510       596       585       596       325       518
dram[2]:        148       159       150       171       176       179       125       172       135       194       510       681       627       627       303       341
dram[3]:        249       144       174       176       185       187       141       190       199       131       557       639       613       530       364       331
dram[4]:        142       186       127       156       156       167       154       136       196       154      2432       511       554       618       469       354
dram[5]:        169       197       167       183       177       143       166       143       133       214       596       644       572       611       418       313
maximum mf latency per bank:
dram[0]:        282       282       277       277       256       264       268       283       268       277       294       284       321       301       268       277
dram[1]:        279       252       268       254       283       252       263       281       283       269       290       284       286       292       268       282
dram[2]:        271       251       282       277       268       277       256       277       269       278       277       282       313       288       272       268
dram[3]:        283       271       277       280       270       277       251       277       282       268       289       287       282       280       271       268
dram[4]:        264       277       255       277       287       291       260       269       277       262       281       285       317       319       281       282
dram[5]:        270       277       277       278       280       272       251       277       252       278       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394 n_nop=23866 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03788
n_activity=3713 dram_eff=0.2489
bk0: 18a 24184i bk1: 14a 24237i bk2: 16a 24188i bk3: 10a 24261i bk4: 12a 24284i bk5: 10a 24294i bk6: 10a 24307i bk7: 10a 24265i bk8: 14a 24252i bk9: 12a 24238i bk10: 46a 24210i bk11: 56a 24068i bk12: 54a 24209i bk13: 48a 24203i bk14: 34a 24305i bk15: 40a 24225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0279167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394 n_nop=23870 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03755
n_activity=3790 dram_eff=0.2417
bk0: 10a 24286i bk1: 6a 24338i bk2: 10a 24283i bk3: 2a 24370i bk4: 14a 24228i bk5: 10a 24317i bk6: 10a 24296i bk7: 32a 24042i bk8: 20a 24219i bk9: 14a 24260i bk10: 50a 24154i bk11: 50a 24101i bk12: 64a 24173i bk13: 56a 24120i bk14: 26a 24313i bk15: 28a 24271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0268919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394 n_nop=23886 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03607
n_activity=3480 dram_eff=0.2529
bk0: 8a 24290i bk1: 8a 24334i bk2: 14a 24210i bk3: 16a 24228i bk4: 4a 24337i bk5: 14a 24201i bk6: 6a 24327i bk7: 16a 24194i bk8: 12a 24263i bk9: 32a 24052i bk10: 44a 24211i bk11: 46a 24185i bk12: 56a 24166i bk13: 50a 24158i bk14: 28a 24277i bk15: 32a 24301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0222596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394 n_nop=23891 n_act=45 n_pre=29 n_req=237 n_rd=384 n_write=45 bw_util=0.03517
n_activity=3650 dram_eff=0.2351
bk0: 16a 24174i bk1: 8a 24287i bk2: 10a 24281i bk3: 10a 24262i bk4: 6a 24326i bk5: 6a 24302i bk6: 8a 24324i bk7: 12a 24268i bk8: 20a 24179i bk9: 20a 24226i bk10: 50a 24176i bk11: 50a 24126i bk12: 54a 24240i bk13: 60a 24089i bk14: 30a 24314i bk15: 24a 24330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0231204
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394 n_nop=23829 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03944
n_activity=4028 dram_eff=0.2388
bk0: 14a 24261i bk1: 12a 24231i bk2: 4a 24354i bk3: 16a 24216i bk4: 18a 24177i bk5: 20a 24140i bk6: 10a 24293i bk7: 14a 24248i bk8: 12a 24225i bk9: 10a 24294i bk10: 52a 24159i bk11: 52a 24108i bk12: 58a 24105i bk13: 54a 24120i bk14: 40a 24216i bk15: 38a 24236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0334508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394 n_nop=23854 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03853
n_activity=3721 dram_eff=0.2526
bk0: 12a 24279i bk1: 20a 24140i bk2: 20a 24197i bk3: 14a 24247i bk4: 16a 24207i bk5: 10a 24266i bk6: 10a 24314i bk7: 18a 24187i bk8: 14a 24279i bk9: 10a 24252i bk10: 50a 24180i bk11: 44a 24196i bk12: 52a 24220i bk13: 50a 24154i bk14: 34a 24262i bk15: 38a 24252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0289415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 289, Miss = 102, Miss_rate = 0.353, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 246, Miss = 100, Miss_rate = 0.407, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 270, Miss = 102, Miss_rate = 0.378, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 254, Miss = 99, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 205, Miss = 86, Miss_rate = 0.420, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 262, Miss = 107, Miss_rate = 0.408, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 97, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 225, Miss = 95, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 606, Miss = 104, Miss_rate = 0.172, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 246, Miss = 108, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 249, Miss = 104, Miss_rate = 0.418, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 236, Miss = 102, Miss_rate = 0.432, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 3328
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3624
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1199
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11942
icnt_total_pkts_simt_to_mem=4495
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.99146
	minimum = 6
	maximum = 26
Network latency average = 7.76558
	minimum = 6
	maximum = 22
Slowest packet = 2887
Flit latency average = 6.7378
	minimum = 6
	maximum = 18
Slowest flit = 12064
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0219749
	minimum = 0.0104353 (at node 9)
	maximum = 0.0661896 (at node 23)
Accepted packet rate average = 0.0219749
	minimum = 0.0104353 (at node 9)
	maximum = 0.0661896 (at node 23)
Injected flit rate average = 0.0496753
	minimum = 0.013864 (at node 9)
	maximum = 0.121646 (at node 23)
Accepted flit rate average= 0.0496753
	minimum = 0.0250447 (at node 19)
	maximum = 0.118515 (at node 23)
Injected packet length average = 2.26055
Accepted packet length average = 2.26055
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21714 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.7344 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Flit latency average = 7.6412 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0129386 (3 samples)
	minimum = 0.00715807 (3 samples)
	maximum = 0.0324299 (3 samples)
Accepted packet rate average = 0.0129386 (3 samples)
	minimum = 0.00715807 (3 samples)
	maximum = 0.0324299 (3 samples)
Injected flit rate average = 0.0321641 (3 samples)
	minimum = 0.00830099 (3 samples)
	maximum = 0.0772905 (3 samples)
Accepted flit rate average = 0.0321641 (3 samples)
	minimum = 0.013502 (3 samples)
	maximum = 0.0724681 (3 samples)
Injected packet size average = 2.4859 (3 samples)
Accepted packet size average = 2.4859 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 251236 (inst/sec)
gpgpu_simulation_rate = 1680 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18482)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18482)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18482)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18482)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18482)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18482)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18482)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(56,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(75,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,18482)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (393,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(394,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (395,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(396,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (398,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(399,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (407,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (407,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(408,18482)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(408,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (410,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(411,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (415,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(416,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (420,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(421,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (426,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(427,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (428,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(429,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (438,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(439,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (449,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (449,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(450,18482)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(450,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(453,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (454,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(455,18482)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (455,18482), 5 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(70,0,0) tid=(77,0,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(456,18482)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (465,18482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(466,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (483,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(484,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (489,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(490,18482)
GPGPU-Sim uArch: cycles simulated: 18982  inst.: 3104428 (ipc=681.7) sim_rate=258702 (inst/sec) elapsed = 0:0:00:12 / Sun Mar  6 05:31:12 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (516,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(517,18482)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (525,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (525,18482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(526,18482)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(526,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (526,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(527,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (532,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(533,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (533,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(534,18482)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (535,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(536,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (542,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(543,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (548,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(549,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (556,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(557,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (565,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(566,18482)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(98,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (662,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(663,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (669,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(670,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (690,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(691,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (692,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(693,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (699,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(700,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (766,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(767,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (774,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(775,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (811,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (811,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(812,18482)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(812,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (822,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(823,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (825,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(826,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (863,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(864,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (866,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(867,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (953,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(954,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1020,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1021,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1072,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1073,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1109,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1110,18482)
GPGPU-Sim uArch: cycles simulated: 20482  inst.: 3265025 (ipc=250.7) sim_rate=251155 (inst/sec) elapsed = 0:0:00:13 / Sun Mar  6 05:31:13 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(26,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2338,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2339,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2746,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2747,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2862,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2863,18482)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2944,18482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2945,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3067,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3068,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3233,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3234,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3243,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(3244,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3259,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3260,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3362,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3363,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3386,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3387,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3414,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3415,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3475,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3476,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3542,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3543,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3546,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3547,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3548,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(3549,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3652,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3653,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3653,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3654,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3704,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3705,18482)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3711,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3712,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3727,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3728,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3835,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3836,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3956,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3957,18482)
GPGPU-Sim uArch: cycles simulated: 22482  inst.: 3352554 (ipc=147.2) sim_rate=239468 (inst/sec) elapsed = 0:0:00:14 / Sun Mar  6 05:31:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4024,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4025,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4037,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4038,18482)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4130,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4131,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4148,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4149,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4251,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4252,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4387,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4388,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4511,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4512,18482)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4515,18482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4516,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4552,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4553,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4630,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4631,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4710,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4711,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4718,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4719,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4761,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4762,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4802,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4803,18482)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4895,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4896,18482)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4945,18482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4946,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4969,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4970,18482)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4979,18482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4980,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4981,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4982,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5013,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5014,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5027,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5028,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (5120,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(5121,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5156,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5156,18482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5157,18482)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5157,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5162,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5163,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5219,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5220,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5220,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5221,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5273,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5274,18482)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5345,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5346,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5395,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5396,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5417,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5418,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5493,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5494,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5530,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5531,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5625,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5626,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5709,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5710,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5717,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5718,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5719,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5720,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5782,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5783,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5931,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5932,18482)
GPGPU-Sim uArch: cycles simulated: 24482  inst.: 3502669 (ipc=123.2) sim_rate=233511 (inst/sec) elapsed = 0:0:00:15 / Sun Mar  6 05:31:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6110,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6111,18482)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6310,18482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6311,18482)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6396,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6397,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6465,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6466,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6579,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6580,18482)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6618,18482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6619,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6696,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6697,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6714,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6715,18482)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6782,18482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6783,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6820,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6821,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6822,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6823,18482)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6878,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6879,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6941,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6942,18482)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(212,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6968,18482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6969,18482)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7116,18482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7117,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7157,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7158,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7279,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7280,18482)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7312,18482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7313,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7324,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7325,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7332,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7333,18482)
GPGPU-Sim uArch: cycles simulated: 25982  inst.: 3575681 (ipc=108.3) sim_rate=223480 (inst/sec) elapsed = 0:0:00:16 / Sun Mar  6 05:31:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7651,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7652,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7671,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7672,18482)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7711,18482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7712,18482)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7818,18482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7819,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8627,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8628,18482)
GPGPU-Sim uArch: cycles simulated: 27482  inst.: 3614294 (ipc=94.5) sim_rate=212605 (inst/sec) elapsed = 0:0:00:17 / Sun Mar  6 05:31:17 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9067,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9068,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9648,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9649,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10406,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10407,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10562,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(10563,18482)
GPGPU-Sim uArch: cycles simulated: 29482  inst.: 3639059 (ipc=79.6) sim_rate=202169 (inst/sec) elapsed = 0:0:00:18 / Sun Mar  6 05:31:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11049,18482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11050,18482)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(229,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (11705,18482), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11706,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11972,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(11973,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11984,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11985,18482)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12367,18482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12368,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12629,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12630,18482)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12904,18482), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(12905,18482)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12928,18482), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12929,18482)
GPGPU-Sim uArch: cycles simulated: 31482  inst.: 3674351 (ipc=70.1) sim_rate=193386 (inst/sec) elapsed = 0:0:00:19 / Sun Mar  6 05:31:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13201,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13202,18482)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13210,18482), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13211,18482)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13597,18482), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13598,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13599,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13600,18482)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13801,18482), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13802,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13815,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13816,18482)
GPGPU-Sim uArch: cycles simulated: 32982  inst.: 3707330 (ipc=65.1) sim_rate=185366 (inst/sec) elapsed = 0:0:00:20 / Sun Mar  6 05:31:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14781,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14782,18482)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14930,18482), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14931,18482)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15151,18482), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15152,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15638,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15639,18482)
GPGPU-Sim uArch: cycles simulated: 34482  inst.: 3730397 (ipc=60.4) sim_rate=177637 (inst/sec) elapsed = 0:0:00:21 / Sun Mar  6 05:31:21 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16024,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16025,18482)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16120,18482), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16121,18482)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(248,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16129,18482), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(16130,18482)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (16337,18482), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(16338,18482)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16361,18482), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16362,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16367,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16368,18482)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16393,18482), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16394,18482)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16557,18482), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16558,18482)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16559,18482), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(16560,18482)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17204,18482), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 35982  inst.: 3771304 (ipc=57.6) sim_rate=171422 (inst/sec) elapsed = 0:0:00:22 / Sun Mar  6 05:31:22 2016
GPGPU-Sim uArch: cycles simulated: 36982  inst.: 3777106 (ipc=54.8) sim_rate=164222 (inst/sec) elapsed = 0:0:00:23 / Sun Mar  6 05:31:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18783,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19108,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19234,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19436,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19762,18482), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 38482  inst.: 3786221 (ipc=51.1) sim_rate=157759 (inst/sec) elapsed = 0:0:00:24 / Sun Mar  6 05:31:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20542,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20942,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20968,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21000,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21025,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21098,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21130,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21242,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21375,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21476,18482), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 39982  inst.: 3795556 (ipc=48.0) sim_rate=151822 (inst/sec) elapsed = 0:0:00:25 / Sun Mar  6 05:31:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21655,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22433,18482), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 40982  inst.: 3802383 (ipc=46.2) sim_rate=146245 (inst/sec) elapsed = 0:0:00:26 / Sun Mar  6 05:31:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22504,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22642,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22661,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22714,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22774,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22905,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22953,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23000,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23045,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23257,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23284,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (23327,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23398,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23573,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23582,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23610,18482), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23965,18482), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 42482  inst.: 3812237 (ipc=43.7) sim_rate=141193 (inst/sec) elapsed = 0:0:00:27 / Sun Mar  6 05:31:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24034,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24092,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24122,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (24304,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24421,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24541,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24549,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24620,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24666,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24990,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25108,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25370,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25372,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25412,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25473,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25534,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25549,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25691,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (25702,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25770,18482), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25798,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25987,18482), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 44482  inst.: 3824445 (ipc=40.8) sim_rate=136587 (inst/sec) elapsed = 0:0:00:28 / Sun Mar  6 05:31:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26237,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26407,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26660,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26879,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(255,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26913,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26939,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27448,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27472,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27531,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27868,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27942,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27946,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (28565,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28707,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28718,18482), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28868,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28923,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28949,18482), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47482  inst.: 3840684 (ipc=37.1) sim_rate=132437 (inst/sec) elapsed = 0:0:00:29 / Sun Mar  6 05:31:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29054,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29108,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29490,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29528,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29556,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29593,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29813,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30284,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30342,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30455,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30796,18482), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31197,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31278,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (32277,18482), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33004,18482), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 33005
gpu_sim_insn = 1081537
gpu_ipc =      32.7689
gpu_tot_sim_cycle = 51487
gpu_tot_sim_insn = 3845135
gpu_tot_ipc =      74.6817
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 11860
gpu_stall_icnt2sh    = 49987
gpu_total_sim_rate=132590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149933
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3399, Miss = 2093, Miss_rate = 0.616, Pending_hits = 531, Reservation_fails = 11018
	L1D_cache_core[1]: Access = 4026, Miss = 2649, Miss_rate = 0.658, Pending_hits = 621, Reservation_fails = 12931
	L1D_cache_core[2]: Access = 3798, Miss = 2404, Miss_rate = 0.633, Pending_hits = 546, Reservation_fails = 12979
	L1D_cache_core[3]: Access = 3848, Miss = 2355, Miss_rate = 0.612, Pending_hits = 548, Reservation_fails = 10159
	L1D_cache_core[4]: Access = 4088, Miss = 2674, Miss_rate = 0.654, Pending_hits = 588, Reservation_fails = 15204
	L1D_cache_core[5]: Access = 3234, Miss = 1877, Miss_rate = 0.580, Pending_hits = 521, Reservation_fails = 6730
	L1D_cache_core[6]: Access = 3547, Miss = 2210, Miss_rate = 0.623, Pending_hits = 554, Reservation_fails = 12416
	L1D_cache_core[7]: Access = 3499, Miss = 2171, Miss_rate = 0.620, Pending_hits = 534, Reservation_fails = 12173
	L1D_cache_core[8]: Access = 3273, Miss = 2097, Miss_rate = 0.641, Pending_hits = 580, Reservation_fails = 9761
	L1D_cache_core[9]: Access = 3126, Miss = 1937, Miss_rate = 0.620, Pending_hits = 551, Reservation_fails = 10663
	L1D_cache_core[10]: Access = 3004, Miss = 1783, Miss_rate = 0.594, Pending_hits = 513, Reservation_fails = 8898
	L1D_cache_core[11]: Access = 4606, Miss = 3049, Miss_rate = 0.662, Pending_hits = 695, Reservation_fails = 13935
	L1D_cache_core[12]: Access = 3117, Miss = 1859, Miss_rate = 0.596, Pending_hits = 548, Reservation_fails = 10323
	L1D_cache_core[13]: Access = 3993, Miss = 2537, Miss_rate = 0.635, Pending_hits = 618, Reservation_fails = 14227
	L1D_cache_core[14]: Access = 3457, Miss = 2180, Miss_rate = 0.631, Pending_hits = 537, Reservation_fails = 13982
	L1D_total_cache_accesses = 54015
	L1D_total_cache_misses = 33875
	L1D_total_cache_miss_rate = 0.6271
	L1D_total_cache_pending_hits = 8485
	L1D_total_cache_reservation_fails = 175399
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.030
L1C_cache:
	L1C_total_cache_accesses = 27370
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0175
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 133965
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26890
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 41434
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148936
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
307, 447, 589, 391, 645, 617, 279, 165, 180, 548, 490, 180, 294, 180, 180, 180, 492, 165, 307, 165, 447, 419, 279, 165, 395, 406, 406, 180, 180, 350, 322, 180, 150, 150, 544, 150, 292, 460, 292, 150, 632, 595, 746, 333, 576, 350, 576, 492, 
gpgpu_n_tot_thrd_icount = 8566240
gpgpu_n_tot_w_icount = 267695
gpgpu_n_stall_shd_mem = 184597
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17391
gpgpu_n_mem_write_global = 16924
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293653
gpgpu_n_store_insn = 18491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 538147
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 181440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:245000	W0_Idle:96737	W0_Scoreboard:562890	W1:114282	W2:24124	W3:4961	W4:1323	W5:28	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 139128 {8:17391,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 676992 {40:16923,72:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2365176 {136:17391,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 135392 {8:16924,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 1005 
averagemflatency = 320 
max_icnt2mem_latency = 712 
max_icnt2sh_latency = 51486 
mrq_lat_table:5210 	190 	234 	588 	399 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11875 	18828 	3627 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8914 	1495 	1757 	5892 	9001 	7242 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5840 	7656 	3758 	152 	0 	0 	0 	2 	9 	38 	921 	7948 	8006 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        19        18        24        18        18        24        33        24        20        22        27        24        17        17 
dram[1]:        16        16        24        12        21        22        22        16        14        20        20        22        25        23        16        13 
dram[2]:        16        26        24        18        21        18        20        16        22        18        20        22        22        22        14        16 
dram[3]:        22        16        12        16        22        20        25        16        28        18        20        22        27        20        15        12 
dram[4]:        22        16        15        20        14        18        14        14        23        22        22        22        22        23        10        14 
dram[5]:         8        10        12        24        24        22        16        18        16        12        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      1646      3572      5885     13503      6285      4345      7813      5835      7835      4191      9262      7394      5397      4688      6938      4818 
dram[1]:      4085      6046      5082      3496      6575      7005      4185      4095      5062      4395     10362      7943      3132      5675      6787      3946 
dram[2]:      3672     13475      4001      7013      5480      7655      6475     10438      7156      6102     10679      7075      3970      4883      3712      6512 
dram[3]:      2937      5503      5375      5079      7005      6882      8078      7141      4435      4213      8954      9173      3287      2281      3209      2915 
dram[4]:      6431     12876      3652     11778      7291      5760      5873      8199     10872      4206      9492      9767      2560      3297      3822      2826 
dram[5]:      2960      6317      4054      3954      7850      7503      7106      7841      4894      4265      6334      8204      3553      2059      6484      3937 
average row accesses per activate:
dram[0]:  7.555555  5.384615  5.333333  3.818182  4.937500  4.473684  3.954545  4.400000  6.000000  5.000000  5.333333  3.687500  6.285714  4.888889  4.000000  3.692308 
dram[1]:  5.357143  4.714286  5.769231  3.291667  4.545455  4.823529  4.764706  3.760000  3.321429  7.545455  6.100000  4.142857  5.428571  5.285714  6.142857  3.285714 
dram[2]:  7.090909  7.777778  4.100000  4.555555  3.900000  3.458333  4.500000  5.058824  4.318182  4.333333  5.700000  3.733333  3.461539  4.900000  5.375000  6.142857 
dram[3]:  5.000000  5.916667  3.103448  4.722222  5.666667  4.944445  7.454545  3.909091  3.760000  3.807692  4.357143  4.384615  5.285714  3.461539  4.500000  4.555555 
dram[4]:  5.000000  3.904762  5.692307  3.727273  3.857143  5.133333  3.791667  5.066667  4.409091  5.111111  4.928571  4.727273  3.066667  3.214286  3.909091  4.500000 
dram[5]:  4.588235  4.166667  4.473684  5.200000  4.277778  4.421052  4.800000  4.888889  4.136364  2.500000  5.416667  3.769231  4.333333  4.200000  5.500000  3.384615 
average row locality = 6691/1498 = 4.466622
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        40        48        55        50        55        57        59        54        51        39        51        44        44        40        48 
dram[1]:        42        38        45        48        64        52        51        62        61        56        49        48        38        37        43        46 
dram[2]:        44        40        52        52        47        53        49        57        61        59        45        48        45        48        43        43 
dram[3]:        47        40        56        54        39        56        51        55        63        69        50        48        37        45        45        41 
dram[4]:        43        51        42        52        52        48        59        47        64        61        57        42        46        45        42        36 
dram[5]:        47        49        53        49        48        52        66        56        61        60        53        42        39        42        44        44 
total reads: 4728
bank skew: 69/36 = 1.92
chip skew: 805/774 = 1.04
number of total write accesses:
dram[0]:        29        30        32        29        29        30        30        29        30        29         9         8         0         0         0         0 
dram[1]:        33        28        30        31        36        30        30        32        32        27        12        10         0         0         0         0 
dram[2]:        34        30        30        30        31        30        32        29        34        32        12         8         0         1         0         0 
dram[3]:        33        31        34        31        29        33        31        31        31        30        11         9         0         0         0         0 
dram[4]:        32        31        32        30        29        29        32        29        33        31        12        10         0         0         1         0 
dram[5]:        31        26        32        29        29        32        30        32        30        30        12         7         0         0         0         0 
total reads: 1963
min_bank_accesses = 0!
chip skew: 334/314 = 1.06
average mf latency per bank:
dram[0]:        554       598       568       718       894       778       969       931      1091      1184      2006      2092      3018      3376      3700      2996
dram[1]:        496       558       725       658       910       754       955       881      1188      1061      1933      2046      4008      3537      2967      2991
dram[2]:        624       688       674       656       699       656      1058       990      1114      1051      2058      1956      3276      3577      2956      3504
dram[3]:        609       534       710       739       564       800       875       907      1141      1098      1807      2046      3671      2958      3124      3035
dram[4]:        886       622       978       859      1038       743      1236       931      1401      1137     28491      2122      4087      3210      4512      3865
dram[5]:        546       675       773       747       742       734      1172      1002      1235       973      1839      2399      3338      3399      3452      3142
maximum mf latency per bank:
dram[0]:        733       675       714       682       748       728       720       745       796       680       860       774       636       655       684       789
dram[1]:        665       609       621       736       814       681       758       710       843       632       707       669       637       662       702       702
dram[2]:        643       686       686       669       692       689       754       695       811       824       692       856       656       777       668       676
dram[3]:        699       628       710       673       655       797       663       701       706       675       728       663       691       612       646       636
dram[4]:        879       679       801       644       740       724      1005       663       898       640       901       675       818       821       978       695
dram[5]:        710       662       671       740       679       797       693       709       660       676       715       624       806       653       690       631

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67960 n_nop=65654 n_act=230 n_pre=214 n_req=1088 n_rd=1548 n_write=314 bw_util=0.0548
n_activity=15406 dram_eff=0.2417
bk0: 78a 67083i bk1: 80a 67060i bk2: 96a 66931i bk3: 110a 66728i bk4: 100a 66804i bk5: 110a 66713i bk6: 114a 66699i bk7: 118a 66569i bk8: 108a 66891i bk9: 102a 66898i bk10: 78a 67439i bk11: 102a 67147i bk12: 88a 67479i bk13: 88a 67430i bk14: 80a 67511i bk15: 96a 67369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0614038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67960 n_nop=65595 n_act=244 n_pre=228 n_req=1111 n_rd=1560 n_write=333 bw_util=0.05571
n_activity=16481 dram_eff=0.2297
bk0: 84a 66882i bk1: 76a 67051i bk2: 90a 67067i bk3: 96a 66724i bk4: 128a 66624i bk5: 104a 66800i bk6: 102a 66806i bk7: 124a 66514i bk8: 122a 66578i bk9: 112a 67006i bk10: 98a 67273i bk11: 96a 67136i bk12: 76a 67587i bk13: 74a 67559i bk14: 86a 67593i bk15: 92a 67376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0624779
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67960 n_nop=65585 n_act=243 n_pre=227 n_req=1119 n_rd=1572 n_write=333 bw_util=0.05606
n_activity=16081 dram_eff=0.2369
bk0: 88a 67013i bk1: 80a 67108i bk2: 104a 66705i bk3: 104a 66792i bk4: 94a 66741i bk5: 106a 66659i bk6: 98a 66688i bk7: 114a 66760i bk8: 122a 66681i bk9: 118a 66743i bk10: 90a 67308i bk11: 96a 67202i bk12: 90a 67373i bk13: 96a 67396i bk14: 86a 67446i bk15: 86a 67560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0612272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67960 n_nop=65538 n_act=255 n_pre=239 n_req=1130 n_rd=1592 n_write=336 bw_util=0.05674
n_activity=17112 dram_eff=0.2253
bk0: 94a 66852i bk1: 80a 67033i bk2: 112a 66511i bk3: 108a 66792i bk4: 78a 67044i bk5: 112a 66735i bk6: 102a 66990i bk7: 110a 66736i bk8: 126a 66658i bk9: 138a 66608i bk10: 100a 67176i bk11: 96a 67202i bk12: 74a 67602i bk13: 90a 67412i bk14: 90a 67466i bk15: 82a 67555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0648175
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67960 n_nop=65549 n_act=259 n_pre=243 n_req=1118 n_rd=1574 n_write=335 bw_util=0.05618
n_activity=16793 dram_eff=0.2274
bk0: 86a 66983i bk1: 102a 66846i bk2: 84a 66989i bk3: 104a 66741i bk4: 104a 66672i bk5: 96a 66911i bk6: 118a 66591i bk7: 94a 66900i bk8: 128a 66556i bk9: 122a 66830i bk10: 114a 67110i bk11: 84a 67302i bk12: 92a 67335i bk13: 90a 67278i bk14: 84a 67458i bk15: 72a 67592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0580783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67960 n_nop=65511 n_act=267 n_pre=251 n_req=1125 n_rd=1610 n_write=321 bw_util=0.05683
n_activity=16690 dram_eff=0.2314
bk0: 94a 66909i bk1: 98a 66878i bk2: 106a 66880i bk3: 98a 66825i bk4: 96a 66873i bk5: 104a 66774i bk6: 132a 66718i bk7: 112a 66714i bk8: 122a 66705i bk9: 120a 66430i bk10: 106a 67221i bk11: 84a 67198i bk12: 78a 67486i bk13: 84a 67414i bk14: 88a 67547i bk15: 88a 67463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0703796

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2426, Miss = 371, Miss_rate = 0.153, Pending_hits = 10, Reservation_fails = 224
L2_cache_bank[1]: Access = 2546, Miss = 403, Miss_rate = 0.158, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 2540, Miss = 393, Miss_rate = 0.155, Pending_hits = 10, Reservation_fails = 109
L2_cache_bank[3]: Access = 2404, Miss = 387, Miss_rate = 0.161, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 2468, Miss = 386, Miss_rate = 0.156, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 2546, Miss = 400, Miss_rate = 0.157, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2385, Miss = 388, Miss_rate = 0.163, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 2446, Miss = 408, Miss_rate = 0.167, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 7029, Miss = 405, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 2530, Miss = 382, Miss_rate = 0.151, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 2591, Miss = 411, Miss_rate = 0.159, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 2479, Miss = 394, Miss_rate = 0.159, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 34390
L2_total_cache_misses = 4728
L2_total_cache_miss_rate = 0.1375
L2_total_cache_pending_hits = 67
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2810
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 41
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1913
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=104224
icnt_total_pkts_simt_to_mem=51315
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.0044
	minimum = 6
	maximum = 484
Network latency average = 37.6045
	minimum = 6
	maximum = 411
Slowest packet = 10485
Flit latency average = 28.0885
	minimum = 6
	maximum = 410
Slowest flit = 106141
Fragmentation average = 0.0781341
	minimum = 0
	maximum = 257
Injected packet rate average = 0.0697133
	minimum = 0.0490532 (at node 10)
	maximum = 0.194607 (at node 23)
Accepted packet rate average = 0.0697133
	minimum = 0.0490532 (at node 10)
	maximum = 0.194607 (at node 23)
Injected flit rate average = 0.156095
	minimum = 0.0743221 (at node 10)
	maximum = 0.34925 (at node 23)
Accepted flit rate average= 0.156095
	minimum = 0.0927435 (at node 15)
	maximum = 0.350553 (at node 23)
Injected packet length average = 2.2391
Accepted packet length average = 2.2391
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9139 (4 samples)
	minimum = 6 (4 samples)
	maximum = 151 (4 samples)
Network latency average = 15.9519 (4 samples)
	minimum = 6 (4 samples)
	maximum = 125 (4 samples)
Flit latency average = 12.753 (4 samples)
	minimum = 6 (4 samples)
	maximum = 121.75 (4 samples)
Fragmentation average = 0.0195335 (4 samples)
	minimum = 0 (4 samples)
	maximum = 64.25 (4 samples)
Injected packet rate average = 0.0271323 (4 samples)
	minimum = 0.0176318 (4 samples)
	maximum = 0.0729741 (4 samples)
Accepted packet rate average = 0.0271323 (4 samples)
	minimum = 0.0176318 (4 samples)
	maximum = 0.0729741 (4 samples)
Injected flit rate average = 0.0631469 (4 samples)
	minimum = 0.0248063 (4 samples)
	maximum = 0.14528 (4 samples)
Accepted flit rate average = 0.0631469 (4 samples)
	minimum = 0.0333124 (4 samples)
	maximum = 0.141989 (4 samples)
Injected packet size average = 2.32737 (4 samples)
Accepted packet size average = 2.32737 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 132590 (inst/sec)
gpgpu_simulation_rate = 1775 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,51487)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,51487)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,51487)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,51487)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,51487)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,51487)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,51487)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(32,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(19,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(16,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 51987  inst.: 4148466 (ipc=606.7) sim_rate=133821 (inst/sec) elapsed = 0:0:00:31 / Sun Mar  6 05:31:31 2016
GPGPU-Sim uArch: cycles simulated: 52987  inst.: 4162607 (ipc=211.6) sim_rate=130081 (inst/sec) elapsed = 0:0:00:32 / Sun Mar  6 05:31:32 2016
GPGPU-Sim uArch: cycles simulated: 53987  inst.: 4171638 (ipc=130.6) sim_rate=126413 (inst/sec) elapsed = 0:0:00:33 / Sun Mar  6 05:31:33 2016
GPGPU-Sim uArch: cycles simulated: 54487  inst.: 4176002 (ipc=110.3) sim_rate=122823 (inst/sec) elapsed = 0:0:00:34 / Sun Mar  6 05:31:34 2016
GPGPU-Sim uArch: cycles simulated: 55487  inst.: 4181809 (ipc=84.2) sim_rate=119480 (inst/sec) elapsed = 0:0:00:35 / Sun Mar  6 05:31:35 2016
GPGPU-Sim uArch: cycles simulated: 55987  inst.: 4184337 (ipc=75.4) sim_rate=116231 (inst/sec) elapsed = 0:0:00:36 / Sun Mar  6 05:31:36 2016
GPGPU-Sim uArch: cycles simulated: 56987  inst.: 4190285 (ipc=62.8) sim_rate=113250 (inst/sec) elapsed = 0:0:00:37 / Sun Mar  6 05:31:37 2016
GPGPU-Sim uArch: cycles simulated: 57987  inst.: 4197163 (ipc=54.2) sim_rate=110451 (inst/sec) elapsed = 0:0:00:38 / Sun Mar  6 05:31:38 2016
GPGPU-Sim uArch: cycles simulated: 58487  inst.: 4199631 (ipc=50.6) sim_rate=107682 (inst/sec) elapsed = 0:0:00:39 / Sun Mar  6 05:31:39 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 58987  inst.: 4203043 (ipc=47.7) sim_rate=105076 (inst/sec) elapsed = 0:0:00:40 / Sun Mar  6 05:31:40 2016
GPGPU-Sim uArch: cycles simulated: 59487  inst.: 4206335 (ipc=45.1) sim_rate=102593 (inst/sec) elapsed = 0:0:00:41 / Sun Mar  6 05:31:41 2016
GPGPU-Sim uArch: cycles simulated: 60487  inst.: 4213147 (ipc=40.9) sim_rate=100313 (inst/sec) elapsed = 0:0:00:42 / Sun Mar  6 05:31:42 2016
GPGPU-Sim uArch: cycles simulated: 60987  inst.: 4216027 (ipc=39.0) sim_rate=98047 (inst/sec) elapsed = 0:0:00:43 / Sun Mar  6 05:31:43 2016
GPGPU-Sim uArch: cycles simulated: 61987  inst.: 4222095 (ipc=35.9) sim_rate=95956 (inst/sec) elapsed = 0:0:00:44 / Sun Mar  6 05:31:44 2016
GPGPU-Sim uArch: cycles simulated: 62987  inst.: 4228311 (ipc=33.3) sim_rate=93962 (inst/sec) elapsed = 0:0:00:45 / Sun Mar  6 05:31:45 2016
GPGPU-Sim uArch: cycles simulated: 63487  inst.: 4231575 (ipc=32.2) sim_rate=91990 (inst/sec) elapsed = 0:0:00:46 / Sun Mar  6 05:31:46 2016
GPGPU-Sim uArch: cycles simulated: 64487  inst.: 4237295 (ipc=30.2) sim_rate=90155 (inst/sec) elapsed = 0:0:00:47 / Sun Mar  6 05:31:47 2016
GPGPU-Sim uArch: cycles simulated: 65487  inst.: 4243315 (ipc=28.4) sim_rate=88402 (inst/sec) elapsed = 0:0:00:48 / Sun Mar  6 05:31:48 2016
GPGPU-Sim uArch: cycles simulated: 66487  inst.: 4249658 (ipc=27.0) sim_rate=86727 (inst/sec) elapsed = 0:0:00:49 / Sun Mar  6 05:31:49 2016
GPGPU-Sim uArch: cycles simulated: 66987  inst.: 4251751 (ipc=26.2) sim_rate=85035 (inst/sec) elapsed = 0:0:00:50 / Sun Mar  6 05:31:50 2016
GPGPU-Sim uArch: cycles simulated: 67987  inst.: 4258088 (ipc=25.0) sim_rate=83491 (inst/sec) elapsed = 0:0:00:51 / Sun Mar  6 05:31:51 2016
GPGPU-Sim uArch: cycles simulated: 68987  inst.: 4264196 (ipc=23.9) sim_rate=82003 (inst/sec) elapsed = 0:0:00:52 / Sun Mar  6 05:31:52 2016
GPGPU-Sim uArch: cycles simulated: 69987  inst.: 4269547 (ipc=22.9) sim_rate=80557 (inst/sec) elapsed = 0:0:00:53 / Sun Mar  6 05:31:53 2016
GPGPU-Sim uArch: cycles simulated: 70487  inst.: 4272856 (ipc=22.5) sim_rate=79126 (inst/sec) elapsed = 0:0:00:54 / Sun Mar  6 05:31:54 2016
GPGPU-Sim uArch: cycles simulated: 71487  inst.: 4278888 (ipc=21.7) sim_rate=77797 (inst/sec) elapsed = 0:0:00:55 / Sun Mar  6 05:31:55 2016
GPGPU-Sim uArch: cycles simulated: 72487  inst.: 4285321 (ipc=21.0) sim_rate=76523 (inst/sec) elapsed = 0:0:00:56 / Sun Mar  6 05:31:56 2016
GPGPU-Sim uArch: cycles simulated: 72987  inst.: 4288341 (ipc=20.6) sim_rate=75234 (inst/sec) elapsed = 0:0:00:57 / Sun Mar  6 05:31:57 2016
GPGPU-Sim uArch: cycles simulated: 73987  inst.: 4294343 (ipc=20.0) sim_rate=74040 (inst/sec) elapsed = 0:0:00:58 / Sun Mar  6 05:31:58 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(23,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 74987  inst.: 4300373 (ipc=19.4) sim_rate=72887 (inst/sec) elapsed = 0:0:00:59 / Sun Mar  6 05:31:59 2016
GPGPU-Sim uArch: cycles simulated: 75987  inst.: 4307162 (ipc=18.9) sim_rate=71786 (inst/sec) elapsed = 0:0:01:00 / Sun Mar  6 05:32:00 2016
GPGPU-Sim uArch: cycles simulated: 76987  inst.: 4313294 (ipc=18.4) sim_rate=70709 (inst/sec) elapsed = 0:0:01:01 / Sun Mar  6 05:32:01 2016
GPGPU-Sim uArch: cycles simulated: 77487  inst.: 4316323 (ipc=18.1) sim_rate=69618 (inst/sec) elapsed = 0:0:01:02 / Sun Mar  6 05:32:02 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26013,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26014,51487)
GPGPU-Sim uArch: cycles simulated: 78487  inst.: 4324435 (ipc=17.8) sim_rate=68641 (inst/sec) elapsed = 0:0:01:03 / Sun Mar  6 05:32:03 2016
GPGPU-Sim uArch: cycles simulated: 79487  inst.: 4332395 (ipc=17.4) sim_rate=67693 (inst/sec) elapsed = 0:0:01:04 / Sun Mar  6 05:32:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28476,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28477,51487)
GPGPU-Sim uArch: cycles simulated: 80487  inst.: 4340970 (ipc=17.1) sim_rate=66784 (inst/sec) elapsed = 0:0:01:05 / Sun Mar  6 05:32:05 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29566,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(29567,51487)
GPGPU-Sim uArch: cycles simulated: 81487  inst.: 4349910 (ipc=16.8) sim_rate=65907 (inst/sec) elapsed = 0:0:01:06 / Sun Mar  6 05:32:06 2016
GPGPU-Sim uArch: cycles simulated: 81987  inst.: 4354149 (ipc=16.7) sim_rate=64987 (inst/sec) elapsed = 0:0:01:07 / Sun Mar  6 05:32:07 2016
GPGPU-Sim uArch: cycles simulated: 82987  inst.: 4360788 (ipc=16.4) sim_rate=64129 (inst/sec) elapsed = 0:0:01:08 / Sun Mar  6 05:32:08 2016
GPGPU-Sim uArch: cycles simulated: 83987  inst.: 4368324 (ipc=16.1) sim_rate=63309 (inst/sec) elapsed = 0:0:01:09 / Sun Mar  6 05:32:09 2016
GPGPU-Sim uArch: cycles simulated: 84987  inst.: 4376014 (ipc=15.8) sim_rate=62514 (inst/sec) elapsed = 0:0:01:10 / Sun Mar  6 05:32:10 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33591,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(33592,51487)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33923,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33924,51487)
GPGPU-Sim uArch: cycles simulated: 85987  inst.: 4386636 (ipc=15.7) sim_rate=61783 (inst/sec) elapsed = 0:0:01:11 / Sun Mar  6 05:32:11 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35057,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35058,51487)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(65,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 86987  inst.: 4396012 (ipc=15.5) sim_rate=61055 (inst/sec) elapsed = 0:0:01:12 / Sun Mar  6 05:32:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36056,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36057,51487)
GPGPU-Sim uArch: cycles simulated: 87987  inst.: 4406417 (ipc=15.4) sim_rate=60361 (inst/sec) elapsed = 0:0:01:13 / Sun Mar  6 05:32:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37166,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37167,51487)
GPGPU-Sim uArch: cycles simulated: 88987  inst.: 4415728 (ipc=15.2) sim_rate=59672 (inst/sec) elapsed = 0:0:01:14 / Sun Mar  6 05:32:14 2016
GPGPU-Sim uArch: cycles simulated: 89987  inst.: 4424058 (ipc=15.0) sim_rate=58987 (inst/sec) elapsed = 0:0:01:15 / Sun Mar  6 05:32:15 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39220,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39221,51487)
GPGPU-Sim uArch: cycles simulated: 90987  inst.: 4434628 (ipc=14.9) sim_rate=58350 (inst/sec) elapsed = 0:0:01:16 / Sun Mar  6 05:32:16 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39978,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39979,51487)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40464,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40465,51487)
GPGPU-Sim uArch: cycles simulated: 91987  inst.: 4446689 (ipc=14.9) sim_rate=57749 (inst/sec) elapsed = 0:0:01:17 / Sun Mar  6 05:32:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41038,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(41039,51487)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41236,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(41237,51487)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41293,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41294,51487)
GPGPU-Sim uArch: cycles simulated: 92987  inst.: 4462548 (ipc=14.9) sim_rate=57212 (inst/sec) elapsed = 0:0:01:18 / Sun Mar  6 05:32:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41880,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41881,51487)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42206,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(42207,51487)
GPGPU-Sim uArch: cycles simulated: 93987  inst.: 4477895 (ipc=14.9) sim_rate=56682 (inst/sec) elapsed = 0:0:01:19 / Sun Mar  6 05:32:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43166,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43167,51487)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(106,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 94987  inst.: 4490283 (ipc=14.8) sim_rate=56128 (inst/sec) elapsed = 0:0:01:20 / Sun Mar  6 05:32:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44011,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44012,51487)
GPGPU-Sim uArch: cycles simulated: 95987  inst.: 4501945 (ipc=14.8) sim_rate=55579 (inst/sec) elapsed = 0:0:01:21 / Sun Mar  6 05:32:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44655,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44656,51487)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44865,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(44866,51487)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45251,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45252,51487)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45267,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45268,51487)
GPGPU-Sim uArch: cycles simulated: 96987  inst.: 4516944 (ipc=14.8) sim_rate=55084 (inst/sec) elapsed = 0:0:01:22 / Sun Mar  6 05:32:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45538,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45539,51487)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45834,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45835,51487)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45986,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(45987,51487)
GPGPU-Sim uArch: cycles simulated: 97487  inst.: 4527580 (ipc=14.8) sim_rate=54549 (inst/sec) elapsed = 0:0:01:23 / Sun Mar  6 05:32:23 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46699,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46700,51487)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46860,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(46861,51487)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46922,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46923,51487)
GPGPU-Sim uArch: cycles simulated: 98487  inst.: 4545401 (ipc=14.9) sim_rate=54111 (inst/sec) elapsed = 0:0:01:24 / Sun Mar  6 05:32:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47559,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47560,51487)
GPGPU-Sim uArch: cycles simulated: 99487  inst.: 4560354 (ipc=14.9) sim_rate=53651 (inst/sec) elapsed = 0:0:01:25 / Sun Mar  6 05:32:25 2016
GPGPU-Sim uArch: cycles simulated: 100487  inst.: 4568743 (ipc=14.8) sim_rate=53124 (inst/sec) elapsed = 0:0:01:26 / Sun Mar  6 05:32:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49250,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(49251,51487)
GPGPU-Sim uArch: cycles simulated: 101487  inst.: 4579308 (ipc=14.7) sim_rate=52635 (inst/sec) elapsed = 0:0:01:27 / Sun Mar  6 05:32:27 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(58,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50788,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50789,51487)
GPGPU-Sim uArch: cycles simulated: 102487  inst.: 4589255 (ipc=14.6) sim_rate=52150 (inst/sec) elapsed = 0:0:01:28 / Sun Mar  6 05:32:28 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51093,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(51094,51487)
GPGPU-Sim uArch: cycles simulated: 102987  inst.: 4594807 (ipc=14.6) sim_rate=51627 (inst/sec) elapsed = 0:0:01:29 / Sun Mar  6 05:32:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (51613,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(51614,51487)
GPGPU-Sim uArch: cycles simulated: 103987  inst.: 4606681 (ipc=14.5) sim_rate=51185 (inst/sec) elapsed = 0:0:01:30 / Sun Mar  6 05:32:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (52519,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(52520,51487)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52766,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52767,51487)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53310,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53311,51487)
GPGPU-Sim uArch: cycles simulated: 104987  inst.: 4620962 (ipc=14.5) sim_rate=50779 (inst/sec) elapsed = 0:0:01:31 / Sun Mar  6 05:32:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (53834,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(53835,51487)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53835,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53836,51487)
GPGPU-Sim uArch: cycles simulated: 105987  inst.: 4634517 (ipc=14.5) sim_rate=50375 (inst/sec) elapsed = 0:0:01:32 / Sun Mar  6 05:32:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (55185,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(55186,51487)
GPGPU-Sim uArch: cycles simulated: 106987  inst.: 4646131 (ipc=14.4) sim_rate=49958 (inst/sec) elapsed = 0:0:01:33 / Sun Mar  6 05:32:33 2016
GPGPU-Sim uArch: cycles simulated: 107987  inst.: 4656424 (ipc=14.4) sim_rate=49536 (inst/sec) elapsed = 0:0:01:34 / Sun Mar  6 05:32:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (57038,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(57039,51487)
GPGPU-Sim uArch: cycles simulated: 108987  inst.: 4665783 (ipc=14.3) sim_rate=49113 (inst/sec) elapsed = 0:0:01:35 / Sun Mar  6 05:32:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58079,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58080,51487)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58249,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58250,51487)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(131,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (58298,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(58299,51487)
GPGPU-Sim uArch: cycles simulated: 109987  inst.: 4682066 (ipc=14.3) sim_rate=48771 (inst/sec) elapsed = 0:0:01:36 / Sun Mar  6 05:32:36 2016
GPGPU-Sim uArch: cycles simulated: 110487  inst.: 4687875 (ipc=14.3) sim_rate=48328 (inst/sec) elapsed = 0:0:01:37 / Sun Mar  6 05:32:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (59290,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(59291,51487)
GPGPU-Sim uArch: cycles simulated: 111487  inst.: 4699813 (ipc=14.2) sim_rate=47957 (inst/sec) elapsed = 0:0:01:38 / Sun Mar  6 05:32:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (60239,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(60240,51487)
GPGPU-Sim uArch: cycles simulated: 112487  inst.: 4710839 (ipc=14.2) sim_rate=47584 (inst/sec) elapsed = 0:0:01:39 / Sun Mar  6 05:32:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (62156,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(62157,51487)
GPGPU-Sim uArch: cycles simulated: 113987  inst.: 4729006 (ipc=14.1) sim_rate=47290 (inst/sec) elapsed = 0:0:01:40 / Sun Mar  6 05:32:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (62917,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(62918,51487)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (63015,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(63016,51487)
GPGPU-Sim uArch: cycles simulated: 114987  inst.: 4741210 (ipc=14.1) sim_rate=46942 (inst/sec) elapsed = 0:0:01:41 / Sun Mar  6 05:32:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63725,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(63726,51487)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (64146,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(64147,51487)
GPGPU-Sim uArch: cycles simulated: 115987  inst.: 4758057 (ipc=14.2) sim_rate=46647 (inst/sec) elapsed = 0:0:01:42 / Sun Mar  6 05:32:42 2016
GPGPU-Sim uArch: cycles simulated: 116987  inst.: 4768720 (ipc=14.1) sim_rate=46298 (inst/sec) elapsed = 0:0:01:43 / Sun Mar  6 05:32:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (65557,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(65558,51487)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(66,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (65948,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(65949,51487)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66057,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(66058,51487)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (66302,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(66303,51487)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (66312,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(66313,51487)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (66465,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(66466,51487)
GPGPU-Sim uArch: cycles simulated: 117987  inst.: 4786052 (ipc=14.1) sim_rate=46019 (inst/sec) elapsed = 0:0:01:44 / Sun Mar  6 05:32:44 2016
GPGPU-Sim uArch: cycles simulated: 118487  inst.: 4792595 (ipc=14.1) sim_rate=45643 (inst/sec) elapsed = 0:0:01:45 / Sun Mar  6 05:32:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (67182,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(67183,51487)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (67450,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(67451,51487)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (67574,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(67575,51487)
GPGPU-Sim uArch: cycles simulated: 119487  inst.: 4808523 (ipc=14.2) sim_rate=45363 (inst/sec) elapsed = 0:0:01:46 / Sun Mar  6 05:32:46 2016
GPGPU-Sim uArch: cycles simulated: 120487  inst.: 4820420 (ipc=14.1) sim_rate=45050 (inst/sec) elapsed = 0:0:01:47 / Sun Mar  6 05:32:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (69145,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(69146,51487)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (69592,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(69593,51487)
GPGPU-Sim uArch: cycles simulated: 121487  inst.: 4837155 (ipc=14.2) sim_rate=44788 (inst/sec) elapsed = 0:0:01:48 / Sun Mar  6 05:32:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (70958,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(70959,51487)
GPGPU-Sim uArch: cycles simulated: 122487  inst.: 4849088 (ipc=14.1) sim_rate=44487 (inst/sec) elapsed = 0:0:01:49 / Sun Mar  6 05:32:49 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (71997,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(71998,51487)
GPGPU-Sim uArch: cycles simulated: 123487  inst.: 4860795 (ipc=14.1) sim_rate=44189 (inst/sec) elapsed = 0:0:01:50 / Sun Mar  6 05:32:50 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(109,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 124487  inst.: 4871541 (ipc=14.1) sim_rate=43887 (inst/sec) elapsed = 0:0:01:51 / Sun Mar  6 05:32:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (73537,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(73538,51487)
GPGPU-Sim uArch: cycles simulated: 125487  inst.: 4883999 (ipc=14.0) sim_rate=43607 (inst/sec) elapsed = 0:0:01:52 / Sun Mar  6 05:32:52 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (74356,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(74357,51487)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (74624,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(74625,51487)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74726,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(74727,51487)
GPGPU-Sim uArch: cycles simulated: 126487  inst.: 4899619 (ipc=14.1) sim_rate=43359 (inst/sec) elapsed = 0:0:01:53 / Sun Mar  6 05:32:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (75060,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(75061,51487)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (75413,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(75414,51487)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (75818,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(75819,51487)
GPGPU-Sim uArch: cycles simulated: 127487  inst.: 4915684 (ipc=14.1) sim_rate=43120 (inst/sec) elapsed = 0:0:01:54 / Sun Mar  6 05:32:54 2016
GPGPU-Sim uArch: cycles simulated: 128487  inst.: 4926307 (ipc=14.0) sim_rate=42837 (inst/sec) elapsed = 0:0:01:55 / Sun Mar  6 05:32:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (77392,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(77393,51487)
GPGPU-Sim uArch: cycles simulated: 129487  inst.: 4939721 (ipc=14.0) sim_rate=42583 (inst/sec) elapsed = 0:0:01:56 / Sun Mar  6 05:32:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (78036,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(78037,51487)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (78170,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(78171,51487)
GPGPU-Sim uArch: cycles simulated: 130487  inst.: 4952866 (ipc=14.0) sim_rate=42332 (inst/sec) elapsed = 0:0:01:57 / Sun Mar  6 05:32:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (79025,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(79026,51487)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(156,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 131987  inst.: 4970784 (ipc=14.0) sim_rate=42125 (inst/sec) elapsed = 0:0:01:58 / Sun Mar  6 05:32:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (81237,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(81238,51487)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (81254,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(81255,51487)
GPGPU-Sim uArch: cycles simulated: 133487  inst.: 4988278 (ipc=13.9) sim_rate=41918 (inst/sec) elapsed = 0:0:01:59 / Sun Mar  6 05:32:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (82025,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(82026,51487)
GPGPU-Sim uArch: cycles simulated: 134987  inst.: 5007587 (ipc=13.9) sim_rate=41729 (inst/sec) elapsed = 0:0:02:00 / Sun Mar  6 05:33:00 2016
GPGPU-Sim uArch: cycles simulated: 136487  inst.: 5026372 (ipc=13.9) sim_rate=41540 (inst/sec) elapsed = 0:0:02:01 / Sun Mar  6 05:33:01 2016
GPGPU-Sim uArch: cycles simulated: 137987  inst.: 5042560 (ipc=13.8) sim_rate=41332 (inst/sec) elapsed = 0:0:02:02 / Sun Mar  6 05:33:02 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(164,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (87783,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(87784,51487)
GPGPU-Sim uArch: cycles simulated: 139487  inst.: 5061821 (ipc=13.8) sim_rate=41153 (inst/sec) elapsed = 0:0:02:03 / Sun Mar  6 05:33:03 2016
GPGPU-Sim uArch: cycles simulated: 140987  inst.: 5080345 (ipc=13.8) sim_rate=40970 (inst/sec) elapsed = 0:0:02:04 / Sun Mar  6 05:33:04 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (90405,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(90406,51487)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (90442,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(90443,51487)
GPGPU-Sim uArch: cycles simulated: 142487  inst.: 5098329 (ipc=13.8) sim_rate=40786 (inst/sec) elapsed = 0:0:02:05 / Sun Mar  6 05:33:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (91090,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(91091,51487)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (91749,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(91750,51487)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (91759,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(91760,51487)
GPGPU-Sim uArch: cycles simulated: 143487  inst.: 5114548 (ipc=13.8) sim_rate=40591 (inst/sec) elapsed = 0:0:02:06 / Sun Mar  6 05:33:06 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (92431,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(92432,51487)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (92961,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(92962,51487)
GPGPU-Sim uArch: cycles simulated: 144987  inst.: 5136221 (ipc=13.8) sim_rate=40442 (inst/sec) elapsed = 0:0:02:07 / Sun Mar  6 05:33:07 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (93716,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(93717,51487)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(94,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 146487  inst.: 5155771 (ipc=13.8) sim_rate=40279 (inst/sec) elapsed = 0:0:02:08 / Sun Mar  6 05:33:08 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (95975,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(95976,51487)
GPGPU-Sim uArch: cycles simulated: 147987  inst.: 5175003 (ipc=13.8) sim_rate=40116 (inst/sec) elapsed = 0:0:02:09 / Sun Mar  6 05:33:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (97173,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(97174,51487)
GPGPU-Sim uArch: cycles simulated: 149487  inst.: 5190900 (ipc=13.7) sim_rate=39930 (inst/sec) elapsed = 0:0:02:10 / Sun Mar  6 05:33:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (98093,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(98094,51487)
GPGPU-Sim uArch: cycles simulated: 150987  inst.: 5212038 (ipc=13.7) sim_rate=39786 (inst/sec) elapsed = 0:0:02:11 / Sun Mar  6 05:33:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (99627,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(99628,51487)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (99671,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(99672,51487)
GPGPU-Sim uArch: cycles simulated: 152487  inst.: 5232539 (ipc=13.7) sim_rate=39640 (inst/sec) elapsed = 0:0:02:12 / Sun Mar  6 05:33:12 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(178,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (102403,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(102404,51487)
GPGPU-Sim uArch: cycles simulated: 153987  inst.: 5249791 (ipc=13.7) sim_rate=39472 (inst/sec) elapsed = 0:0:02:13 / Sun Mar  6 05:33:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (102968,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(102969,51487)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (103915,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(103916,51487)
GPGPU-Sim uArch: cycles simulated: 155487  inst.: 5269660 (ipc=13.7) sim_rate=39325 (inst/sec) elapsed = 0:0:02:14 / Sun Mar  6 05:33:14 2016
GPGPU-Sim uArch: cycles simulated: 156987  inst.: 5288395 (ipc=13.7) sim_rate=39173 (inst/sec) elapsed = 0:0:02:15 / Sun Mar  6 05:33:15 2016
GPGPU-Sim uArch: cycles simulated: 158487  inst.: 5304180 (ipc=13.6) sim_rate=39001 (inst/sec) elapsed = 0:0:02:16 / Sun Mar  6 05:33:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (108422,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(108423,51487)
GPGPU-Sim uArch: cycles simulated: 159987  inst.: 5321723 (ipc=13.6) sim_rate=38844 (inst/sec) elapsed = 0:0:02:17 / Sun Mar  6 05:33:17 2016
GPGPU-Sim uArch: cycles simulated: 161487  inst.: 5338242 (ipc=13.6) sim_rate=38682 (inst/sec) elapsed = 0:0:02:18 / Sun Mar  6 05:33:18 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(177,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 163487  inst.: 5358452 (ipc=13.5) sim_rate=38550 (inst/sec) elapsed = 0:0:02:19 / Sun Mar  6 05:33:19 2016
GPGPU-Sim uArch: cycles simulated: 164987  inst.: 5377205 (ipc=13.5) sim_rate=38408 (inst/sec) elapsed = 0:0:02:20 / Sun Mar  6 05:33:20 2016
GPGPU-Sim uArch: cycles simulated: 165987  inst.: 5390338 (ipc=13.5) sim_rate=38229 (inst/sec) elapsed = 0:0:02:21 / Sun Mar  6 05:33:21 2016
GPGPU-Sim uArch: cycles simulated: 167487  inst.: 5405011 (ipc=13.4) sim_rate=38063 (inst/sec) elapsed = 0:0:02:22 / Sun Mar  6 05:33:22 2016
GPGPU-Sim uArch: cycles simulated: 168487  inst.: 5421949 (ipc=13.5) sim_rate=37915 (inst/sec) elapsed = 0:0:02:23 / Sun Mar  6 05:33:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (117090,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(117091,51487)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(156,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 169987  inst.: 5441949 (ipc=13.5) sim_rate=37791 (inst/sec) elapsed = 0:0:02:24 / Sun Mar  6 05:33:24 2016
GPGPU-Sim uArch: cycles simulated: 170987  inst.: 5451412 (ipc=13.4) sim_rate=37595 (inst/sec) elapsed = 0:0:02:25 / Sun Mar  6 05:33:25 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (120174,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(120175,51487)
GPGPU-Sim uArch: cycles simulated: 171987  inst.: 5464300 (ipc=13.4) sim_rate=37426 (inst/sec) elapsed = 0:0:02:26 / Sun Mar  6 05:33:26 2016
GPGPU-Sim uArch: cycles simulated: 173487  inst.: 5482018 (ipc=13.4) sim_rate=37292 (inst/sec) elapsed = 0:0:02:27 / Sun Mar  6 05:33:27 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (122222,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(122223,51487)
GPGPU-Sim uArch: cycles simulated: 174487  inst.: 5494179 (ipc=13.4) sim_rate=37122 (inst/sec) elapsed = 0:0:02:28 / Sun Mar  6 05:33:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (123707,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(123708,51487)
GPGPU-Sim uArch: cycles simulated: 175487  inst.: 5508715 (ipc=13.4) sim_rate=36971 (inst/sec) elapsed = 0:0:02:29 / Sun Mar  6 05:33:29 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (124357,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(124358,51487)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (124475,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(124476,51487)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (124984,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(124985,51487)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(129,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 176987  inst.: 5533756 (ipc=13.5) sim_rate=36891 (inst/sec) elapsed = 0:0:02:30 / Sun Mar  6 05:33:30 2016
GPGPU-Sim uArch: cycles simulated: 177987  inst.: 5546383 (ipc=13.4) sim_rate=36731 (inst/sec) elapsed = 0:0:02:31 / Sun Mar  6 05:33:31 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (126959,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(126960,51487)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (127251,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(127252,51487)
GPGPU-Sim uArch: cycles simulated: 178987  inst.: 5560685 (ipc=13.5) sim_rate=36583 (inst/sec) elapsed = 0:0:02:32 / Sun Mar  6 05:33:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (127570,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(127571,51487)
GPGPU-Sim uArch: cycles simulated: 179987  inst.: 5576921 (ipc=13.5) sim_rate=36450 (inst/sec) elapsed = 0:0:02:33 / Sun Mar  6 05:33:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (128516,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(128517,51487)
GPGPU-Sim uArch: cycles simulated: 180987  inst.: 5589712 (ipc=13.5) sim_rate=36296 (inst/sec) elapsed = 0:0:02:34 / Sun Mar  6 05:33:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (130438,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(130439,51487)
GPGPU-Sim uArch: cycles simulated: 182487  inst.: 5610225 (ipc=13.5) sim_rate=36195 (inst/sec) elapsed = 0:0:02:35 / Sun Mar  6 05:33:35 2016
GPGPU-Sim uArch: cycles simulated: 183487  inst.: 5621237 (ipc=13.5) sim_rate=36033 (inst/sec) elapsed = 0:0:02:36 / Sun Mar  6 05:33:36 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(165,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 184487  inst.: 5632390 (ipc=13.4) sim_rate=35875 (inst/sec) elapsed = 0:0:02:37 / Sun Mar  6 05:33:37 2016
GPGPU-Sim uArch: cycles simulated: 185987  inst.: 5647283 (ipc=13.4) sim_rate=35742 (inst/sec) elapsed = 0:0:02:38 / Sun Mar  6 05:33:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (135258,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(135259,51487)
GPGPU-Sim uArch: cycles simulated: 186987  inst.: 5659357 (ipc=13.4) sim_rate=35593 (inst/sec) elapsed = 0:0:02:39 / Sun Mar  6 05:33:39 2016
GPGPU-Sim uArch: cycles simulated: 188487  inst.: 5675925 (ipc=13.4) sim_rate=35474 (inst/sec) elapsed = 0:0:02:40 / Sun Mar  6 05:33:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (137215,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(137216,51487)
GPGPU-Sim uArch: cycles simulated: 189487  inst.: 5688223 (ipc=13.4) sim_rate=35330 (inst/sec) elapsed = 0:0:02:41 / Sun Mar  6 05:33:41 2016
GPGPU-Sim uArch: cycles simulated: 190487  inst.: 5698831 (ipc=13.3) sim_rate=35177 (inst/sec) elapsed = 0:0:02:42 / Sun Mar  6 05:33:42 2016
GPGPU-Sim uArch: cycles simulated: 191987  inst.: 5714935 (ipc=13.3) sim_rate=35060 (inst/sec) elapsed = 0:0:02:43 / Sun Mar  6 05:33:43 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(127,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 192987  inst.: 5726232 (ipc=13.3) sim_rate=34916 (inst/sec) elapsed = 0:0:02:44 / Sun Mar  6 05:33:44 2016
GPGPU-Sim uArch: cycles simulated: 194487  inst.: 5745321 (ipc=13.3) sim_rate=34820 (inst/sec) elapsed = 0:0:02:45 / Sun Mar  6 05:33:45 2016
GPGPU-Sim uArch: cycles simulated: 195487  inst.: 5754253 (ipc=13.3) sim_rate=34664 (inst/sec) elapsed = 0:0:02:46 / Sun Mar  6 05:33:46 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (144110,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(144111,51487)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (144634,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(144635,51487)
GPGPU-Sim uArch: cycles simulated: 196487  inst.: 5769624 (ipc=13.3) sim_rate=34548 (inst/sec) elapsed = 0:0:02:47 / Sun Mar  6 05:33:47 2016
GPGPU-Sim uArch: cycles simulated: 197987  inst.: 5789902 (ipc=13.3) sim_rate=34463 (inst/sec) elapsed = 0:0:02:48 / Sun Mar  6 05:33:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (146632,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(146633,51487)
GPGPU-Sim uArch: cycles simulated: 198987  inst.: 5804270 (ipc=13.3) sim_rate=34344 (inst/sec) elapsed = 0:0:02:49 / Sun Mar  6 05:33:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (148241,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(148242,51487)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(196,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 199987  inst.: 5816959 (ipc=13.3) sim_rate=34217 (inst/sec) elapsed = 0:0:02:50 / Sun Mar  6 05:33:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (149070,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(149071,51487)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (149507,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(149508,51487)
GPGPU-Sim uArch: cycles simulated: 201487  inst.: 5835337 (ipc=13.3) sim_rate=34124 (inst/sec) elapsed = 0:0:02:51 / Sun Mar  6 05:33:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (150234,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(150235,51487)
GPGPU-Sim uArch: cycles simulated: 202487  inst.: 5851336 (ipc=13.3) sim_rate=34019 (inst/sec) elapsed = 0:0:02:52 / Sun Mar  6 05:33:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (151968,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(151969,51487)
GPGPU-Sim uArch: cycles simulated: 203487  inst.: 5865060 (ipc=13.3) sim_rate=33902 (inst/sec) elapsed = 0:0:02:53 / Sun Mar  6 05:33:53 2016
GPGPU-Sim uArch: cycles simulated: 204487  inst.: 5877299 (ipc=13.3) sim_rate=33777 (inst/sec) elapsed = 0:0:02:54 / Sun Mar  6 05:33:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (153302,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(153303,51487)
GPGPU-Sim uArch: cycles simulated: 205487  inst.: 5888121 (ipc=13.3) sim_rate=33646 (inst/sec) elapsed = 0:0:02:55 / Sun Mar  6 05:33:55 2016
GPGPU-Sim uArch: cycles simulated: 206987  inst.: 5908472 (ipc=13.3) sim_rate=33570 (inst/sec) elapsed = 0:0:02:56 / Sun Mar  6 05:33:56 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(202,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 207987  inst.: 5919575 (ipc=13.3) sim_rate=33443 (inst/sec) elapsed = 0:0:02:57 / Sun Mar  6 05:33:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (156979,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(156980,51487)
GPGPU-Sim uArch: cycles simulated: 208987  inst.: 5933980 (ipc=13.3) sim_rate=33336 (inst/sec) elapsed = 0:0:02:58 / Sun Mar  6 05:33:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (158436,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(158437,51487)
GPGPU-Sim uArch: cycles simulated: 210487  inst.: 5951132 (ipc=13.2) sim_rate=33246 (inst/sec) elapsed = 0:0:02:59 / Sun Mar  6 05:33:59 2016
GPGPU-Sim uArch: cycles simulated: 211487  inst.: 5960924 (ipc=13.2) sim_rate=33116 (inst/sec) elapsed = 0:0:03:00 / Sun Mar  6 05:34:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (160216,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(160217,51487)
GPGPU-Sim uArch: cycles simulated: 212487  inst.: 5975096 (ipc=13.2) sim_rate=33011 (inst/sec) elapsed = 0:0:03:01 / Sun Mar  6 05:34:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (161980,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(161981,51487)
GPGPU-Sim uArch: cycles simulated: 213487  inst.: 5989055 (ipc=13.2) sim_rate=32906 (inst/sec) elapsed = 0:0:03:02 / Sun Mar  6 05:34:02 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(203,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 214987  inst.: 6008878 (ipc=13.2) sim_rate=32835 (inst/sec) elapsed = 0:0:03:03 / Sun Mar  6 05:34:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (163653,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(163654,51487)
GPGPU-Sim uArch: cycles simulated: 215987  inst.: 6021735 (ipc=13.2) sim_rate=32726 (inst/sec) elapsed = 0:0:03:04 / Sun Mar  6 05:34:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (165257,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(165258,51487)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (165340,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(165341,51487)
GPGPU-Sim uArch: cycles simulated: 217487  inst.: 6043993 (ipc=13.2) sim_rate=32670 (inst/sec) elapsed = 0:0:03:05 / Sun Mar  6 05:34:05 2016
GPGPU-Sim uArch: cycles simulated: 218987  inst.: 6063226 (ipc=13.2) sim_rate=32597 (inst/sec) elapsed = 0:0:03:06 / Sun Mar  6 05:34:06 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (168224,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(168225,51487)
GPGPU-Sim uArch: cycles simulated: 220487  inst.: 6081904 (ipc=13.2) sim_rate=32523 (inst/sec) elapsed = 0:0:03:07 / Sun Mar  6 05:34:07 2016
GPGPU-Sim uArch: cycles simulated: 221987  inst.: 6099094 (ipc=13.2) sim_rate=32441 (inst/sec) elapsed = 0:0:03:08 / Sun Mar  6 05:34:08 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(182,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (171672,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(171673,51487)
GPGPU-Sim uArch: cycles simulated: 223487  inst.: 6117413 (ipc=13.2) sim_rate=32367 (inst/sec) elapsed = 0:0:03:09 / Sun Mar  6 05:34:09 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (173223,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(173224,51487)
GPGPU-Sim uArch: cycles simulated: 225487  inst.: 6144416 (ipc=13.2) sim_rate=32339 (inst/sec) elapsed = 0:0:03:10 / Sun Mar  6 05:34:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (175064,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(175065,51487)
GPGPU-Sim uArch: cycles simulated: 226987  inst.: 6165154 (ipc=13.2) sim_rate=32278 (inst/sec) elapsed = 0:0:03:11 / Sun Mar  6 05:34:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (176811,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(176812,51487)
GPGPU-Sim uArch: cycles simulated: 228487  inst.: 6187468 (ipc=13.2) sim_rate=32226 (inst/sec) elapsed = 0:0:03:12 / Sun Mar  6 05:34:12 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (177390,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(177391,51487)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(205,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (177600,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(177601,51487)
GPGPU-Sim uArch: cycles simulated: 229987  inst.: 6208079 (ipc=13.2) sim_rate=32166 (inst/sec) elapsed = 0:0:03:13 / Sun Mar  6 05:34:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (178625,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(178626,51487)
GPGPU-Sim uArch: cycles simulated: 230987  inst.: 6223935 (ipc=13.3) sim_rate=32082 (inst/sec) elapsed = 0:0:03:14 / Sun Mar  6 05:34:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (179566,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(179567,51487)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (179900,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(179901,51487)
GPGPU-Sim uArch: cycles simulated: 232487  inst.: 6245437 (ipc=13.3) sim_rate=32027 (inst/sec) elapsed = 0:0:03:15 / Sun Mar  6 05:34:15 2016
GPGPU-Sim uArch: cycles simulated: 233487  inst.: 6259051 (ipc=13.3) sim_rate=31933 (inst/sec) elapsed = 0:0:03:16 / Sun Mar  6 05:34:16 2016
GPGPU-Sim uArch: cycles simulated: 234487  inst.: 6272976 (ipc=13.3) sim_rate=31842 (inst/sec) elapsed = 0:0:03:17 / Sun Mar  6 05:34:17 2016
GPGPU-Sim uArch: cycles simulated: 235487  inst.: 6285616 (ipc=13.3) sim_rate=31745 (inst/sec) elapsed = 0:0:03:18 / Sun Mar  6 05:34:18 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(205,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 236987  inst.: 6305434 (ipc=13.3) sim_rate=31685 (inst/sec) elapsed = 0:0:03:19 / Sun Mar  6 05:34:19 2016
GPGPU-Sim uArch: cycles simulated: 238987  inst.: 6327235 (ipc=13.2) sim_rate=31636 (inst/sec) elapsed = 0:0:03:20 / Sun Mar  6 05:34:20 2016
GPGPU-Sim uArch: cycles simulated: 240487  inst.: 6342823 (ipc=13.2) sim_rate=31556 (inst/sec) elapsed = 0:0:03:21 / Sun Mar  6 05:34:21 2016
GPGPU-Sim uArch: cycles simulated: 241987  inst.: 6359473 (ipc=13.2) sim_rate=31482 (inst/sec) elapsed = 0:0:03:22 / Sun Mar  6 05:34:22 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (190729,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(190730,51487)
GPGPU-Sim uArch: cycles simulated: 243487  inst.: 6379646 (ipc=13.2) sim_rate=31426 (inst/sec) elapsed = 0:0:03:23 / Sun Mar  6 05:34:23 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(219,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (192764,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(192765,51487)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (193144,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(193145,51487)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (193363,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(193364,51487)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (193754,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(193755,51487)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (193768,51487), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(193769,51487)
GPGPU-Sim uArch: cycles simulated: 245487  inst.: 6411911 (ipc=13.2) sim_rate=31430 (inst/sec) elapsed = 0:0:03:24 / Sun Mar  6 05:34:24 2016
GPGPU-Sim uArch: cycles simulated: 246487  inst.: 6430515 (ipc=13.3) sim_rate=31368 (inst/sec) elapsed = 0:0:03:25 / Sun Mar  6 05:34:25 2016
GPGPU-Sim uArch: cycles simulated: 247987  inst.: 6450184 (ipc=13.3) sim_rate=31311 (inst/sec) elapsed = 0:0:03:26 / Sun Mar  6 05:34:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (197957,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(197958,51487)
GPGPU-Sim uArch: cycles simulated: 249987  inst.: 6476137 (ipc=13.3) sim_rate=31285 (inst/sec) elapsed = 0:0:03:27 / Sun Mar  6 05:34:27 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(185,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (199421,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(199422,51487)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (199837,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(199838,51487)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (199910,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(199911,51487)
GPGPU-Sim uArch: cycles simulated: 251487  inst.: 6502084 (ipc=13.3) sim_rate=31260 (inst/sec) elapsed = 0:0:03:28 / Sun Mar  6 05:34:28 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (200847,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(200848,51487)
GPGPU-Sim uArch: cycles simulated: 252487  inst.: 6519153 (ipc=13.3) sim_rate=31192 (inst/sec) elapsed = 0:0:03:29 / Sun Mar  6 05:34:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (201544,51487), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(201545,51487)
GPGPU-Sim uArch: cycles simulated: 253487  inst.: 6535490 (ipc=13.3) sim_rate=31121 (inst/sec) elapsed = 0:0:03:30 / Sun Mar  6 05:34:30 2016
GPGPU-Sim uArch: cycles simulated: 254987  inst.: 6558525 (ipc=13.3) sim_rate=31083 (inst/sec) elapsed = 0:0:03:31 / Sun Mar  6 05:34:31 2016
GPGPU-Sim uArch: cycles simulated: 255987  inst.: 6573404 (ipc=13.3) sim_rate=31006 (inst/sec) elapsed = 0:0:03:32 / Sun Mar  6 05:34:32 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(223,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 257487  inst.: 6591969 (ipc=13.3) sim_rate=30948 (inst/sec) elapsed = 0:0:03:33 / Sun Mar  6 05:34:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (206631,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(206632,51487)
GPGPU-Sim uArch: cycles simulated: 258487  inst.: 6606455 (ipc=13.3) sim_rate=30871 (inst/sec) elapsed = 0:0:03:34 / Sun Mar  6 05:34:34 2016
GPGPU-Sim uArch: cycles simulated: 259987  inst.: 6627569 (ipc=13.3) sim_rate=30825 (inst/sec) elapsed = 0:0:03:35 / Sun Mar  6 05:34:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (208656,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(208657,51487)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (209068,51487), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(209069,51487)
GPGPU-Sim uArch: cycles simulated: 260987  inst.: 6643911 (ipc=13.4) sim_rate=30758 (inst/sec) elapsed = 0:0:03:36 / Sun Mar  6 05:34:36 2016
GPGPU-Sim uArch: cycles simulated: 262487  inst.: 6666694 (ipc=13.4) sim_rate=30722 (inst/sec) elapsed = 0:0:03:37 / Sun Mar  6 05:34:37 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(230,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (211614,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(211615,51487)
GPGPU-Sim uArch: cycles simulated: 263487  inst.: 6679441 (ipc=13.4) sim_rate=30639 (inst/sec) elapsed = 0:0:03:38 / Sun Mar  6 05:34:38 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (212069,51487), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(212070,51487)
GPGPU-Sim uArch: cycles simulated: 264487  inst.: 6696987 (ipc=13.4) sim_rate=30579 (inst/sec) elapsed = 0:0:03:39 / Sun Mar  6 05:34:39 2016
GPGPU-Sim uArch: cycles simulated: 265487  inst.: 6709988 (ipc=13.4) sim_rate=30499 (inst/sec) elapsed = 0:0:03:40 / Sun Mar  6 05:34:40 2016
GPGPU-Sim uArch: cycles simulated: 266987  inst.: 6728756 (ipc=13.4) sim_rate=30446 (inst/sec) elapsed = 0:0:03:41 / Sun Mar  6 05:34:41 2016
GPGPU-Sim uArch: cycles simulated: 267987  inst.: 6743329 (ipc=13.4) sim_rate=30375 (inst/sec) elapsed = 0:0:03:42 / Sun Mar  6 05:34:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (217433,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(217434,51487)
GPGPU-Sim uArch: cycles simulated: 269487  inst.: 6763971 (ipc=13.4) sim_rate=30331 (inst/sec) elapsed = 0:0:03:43 / Sun Mar  6 05:34:43 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(181,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 270487  inst.: 6778978 (ipc=13.4) sim_rate=30263 (inst/sec) elapsed = 0:0:03:44 / Sun Mar  6 05:34:44 2016
GPGPU-Sim uArch: cycles simulated: 271487  inst.: 6790527 (ipc=13.4) sim_rate=30180 (inst/sec) elapsed = 0:0:03:45 / Sun Mar  6 05:34:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (221009,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(221010,51487)
GPGPU-Sim uArch: cycles simulated: 272987  inst.: 6812279 (ipc=13.4) sim_rate=30142 (inst/sec) elapsed = 0:0:03:46 / Sun Mar  6 05:34:46 2016
GPGPU-Sim uArch: cycles simulated: 273987  inst.: 6824802 (ipc=13.4) sim_rate=30065 (inst/sec) elapsed = 0:0:03:47 / Sun Mar  6 05:34:47 2016
GPGPU-Sim uArch: cycles simulated: 275487  inst.: 6843810 (ipc=13.4) sim_rate=30016 (inst/sec) elapsed = 0:0:03:48 / Sun Mar  6 05:34:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (224521,51487), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(224522,51487)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(240,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 276987  inst.: 6864818 (ipc=13.4) sim_rate=29977 (inst/sec) elapsed = 0:0:03:49 / Sun Mar  6 05:34:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (227317,51487), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(227318,51487)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (227366,51487), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(227367,51487)
GPGPU-Sim uArch: cycles simulated: 278987  inst.: 6893568 (ipc=13.4) sim_rate=29972 (inst/sec) elapsed = 0:0:03:50 / Sun Mar  6 05:34:50 2016
GPGPU-Sim uArch: cycles simulated: 280487  inst.: 6913660 (ipc=13.4) sim_rate=29929 (inst/sec) elapsed = 0:0:03:51 / Sun Mar  6 05:34:51 2016
GPGPU-Sim uArch: cycles simulated: 281487  inst.: 6930268 (ipc=13.4) sim_rate=29871 (inst/sec) elapsed = 0:0:03:52 / Sun Mar  6 05:34:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (231315,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(231316,51487)
GPGPU-Sim uArch: cycles simulated: 282987  inst.: 6949391 (ipc=13.4) sim_rate=29825 (inst/sec) elapsed = 0:0:03:53 / Sun Mar  6 05:34:53 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(198,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 283987  inst.: 6965303 (ipc=13.4) sim_rate=29766 (inst/sec) elapsed = 0:0:03:54 / Sun Mar  6 05:34:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (233546,51487), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(233547,51487)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (233898,51487), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(233899,51487)
GPGPU-Sim uArch: cycles simulated: 285487  inst.: 6990573 (ipc=13.4) sim_rate=29747 (inst/sec) elapsed = 0:0:03:55 / Sun Mar  6 05:34:55 2016
GPGPU-Sim uArch: cycles simulated: 286487  inst.: 7007621 (ipc=13.5) sim_rate=29693 (inst/sec) elapsed = 0:0:03:56 / Sun Mar  6 05:34:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (235193,51487), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(235194,51487)
GPGPU-Sim uArch: cycles simulated: 287487  inst.: 7022857 (ipc=13.5) sim_rate=29632 (inst/sec) elapsed = 0:0:03:57 / Sun Mar  6 05:34:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (236685,51487), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(236686,51487)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (236843,51487), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(236844,51487)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (237482,51487), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(237483,51487)
GPGPU-Sim uArch: cycles simulated: 288987  inst.: 7043298 (ipc=13.5) sim_rate=29593 (inst/sec) elapsed = 0:0:03:58 / Sun Mar  6 05:34:58 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(175,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (238024,51487), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(238025,51487)
GPGPU-Sim uArch: cycles simulated: 289987  inst.: 7058684 (ipc=13.5) sim_rate=29534 (inst/sec) elapsed = 0:0:03:59 / Sun Mar  6 05:34:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (238734,51487), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(238735,51487)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (239444,51487), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 290987  inst.: 7075190 (ipc=13.5) sim_rate=29479 (inst/sec) elapsed = 0:0:04:00 / Sun Mar  6 05:35:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (239517,51487), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 291987  inst.: 7087497 (ipc=13.5) sim_rate=29408 (inst/sec) elapsed = 0:0:04:01 / Sun Mar  6 05:35:01 2016
GPGPU-Sim uArch: cycles simulated: 292987  inst.: 7104009 (ipc=13.5) sim_rate=29355 (inst/sec) elapsed = 0:0:04:02 / Sun Mar  6 05:35:02 2016
GPGPU-Sim uArch: cycles simulated: 294487  inst.: 7124741 (ipc=13.5) sim_rate=29319 (inst/sec) elapsed = 0:0:04:03 / Sun Mar  6 05:35:03 2016
GPGPU-Sim uArch: cycles simulated: 295487  inst.: 7136348 (ipc=13.5) sim_rate=29247 (inst/sec) elapsed = 0:0:04:04 / Sun Mar  6 05:35:04 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(246,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 296987  inst.: 7157030 (ipc=13.5) sim_rate=29212 (inst/sec) elapsed = 0:0:04:05 / Sun Mar  6 05:35:05 2016
GPGPU-Sim uArch: cycles simulated: 297987  inst.: 7169316 (ipc=13.5) sim_rate=29143 (inst/sec) elapsed = 0:0:04:06 / Sun Mar  6 05:35:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (247955,51487), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 299487  inst.: 7191836 (ipc=13.5) sim_rate=29116 (inst/sec) elapsed = 0:0:04:07 / Sun Mar  6 05:35:07 2016
GPGPU-Sim uArch: cycles simulated: 300487  inst.: 7204751 (ipc=13.5) sim_rate=29051 (inst/sec) elapsed = 0:0:04:08 / Sun Mar  6 05:35:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (250354,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 301987  inst.: 7223789 (ipc=13.5) sim_rate=29011 (inst/sec) elapsed = 0:0:04:09 / Sun Mar  6 05:35:09 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (250911,51487), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 302987  inst.: 7235108 (ipc=13.5) sim_rate=28940 (inst/sec) elapsed = 0:0:04:10 / Sun Mar  6 05:35:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (251739,51487), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (251852,51487), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(207,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 304487  inst.: 7255096 (ipc=13.5) sim_rate=28904 (inst/sec) elapsed = 0:0:04:11 / Sun Mar  6 05:35:11 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (253449,51487), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 305487  inst.: 7269386 (ipc=13.5) sim_rate=28846 (inst/sec) elapsed = 0:0:04:12 / Sun Mar  6 05:35:12 2016
GPGPU-Sim uArch: cycles simulated: 306987  inst.: 7291206 (ipc=13.5) sim_rate=28818 (inst/sec) elapsed = 0:0:04:13 / Sun Mar  6 05:35:13 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (255744,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 308487  inst.: 7312305 (ipc=13.5) sim_rate=28788 (inst/sec) elapsed = 0:0:04:14 / Sun Mar  6 05:35:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (257174,51487), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 309487  inst.: 7330820 (ipc=13.5) sim_rate=28748 (inst/sec) elapsed = 0:0:04:15 / Sun Mar  6 05:35:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (258345,51487), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(193,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 310987  inst.: 7354071 (ipc=13.5) sim_rate=28726 (inst/sec) elapsed = 0:0:04:16 / Sun Mar  6 05:35:16 2016
GPGPU-Sim uArch: cycles simulated: 312487  inst.: 7374471 (ipc=13.5) sim_rate=28694 (inst/sec) elapsed = 0:0:04:17 / Sun Mar  6 05:35:17 2016
GPGPU-Sim uArch: cycles simulated: 313487  inst.: 7386605 (ipc=13.5) sim_rate=28630 (inst/sec) elapsed = 0:0:04:18 / Sun Mar  6 05:35:18 2016
GPGPU-Sim uArch: cycles simulated: 314987  inst.: 7409810 (ipc=13.5) sim_rate=28609 (inst/sec) elapsed = 0:0:04:19 / Sun Mar  6 05:35:19 2016
GPGPU-Sim uArch: cycles simulated: 316487  inst.: 7428323 (ipc=13.5) sim_rate=28570 (inst/sec) elapsed = 0:0:04:20 / Sun Mar  6 05:35:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (265020,51487), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(201,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 317487  inst.: 7440097 (ipc=13.5) sim_rate=28506 (inst/sec) elapsed = 0:0:04:21 / Sun Mar  6 05:35:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (266171,51487), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (267189,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 318987  inst.: 7462665 (ipc=13.5) sim_rate=28483 (inst/sec) elapsed = 0:0:04:22 / Sun Mar  6 05:35:22 2016
GPGPU-Sim uArch: cycles simulated: 320487  inst.: 7482883 (ipc=13.5) sim_rate=28452 (inst/sec) elapsed = 0:0:04:23 / Sun Mar  6 05:35:23 2016
GPGPU-Sim uArch: cycles simulated: 321987  inst.: 7499089 (ipc=13.5) sim_rate=28405 (inst/sec) elapsed = 0:0:04:24 / Sun Mar  6 05:35:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (270842,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (271246,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (271385,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 323487  inst.: 7516982 (ipc=13.5) sim_rate=28365 (inst/sec) elapsed = 0:0:04:25 / Sun Mar  6 05:35:25 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(232,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 324487  inst.: 7530591 (ipc=13.5) sim_rate=28310 (inst/sec) elapsed = 0:0:04:26 / Sun Mar  6 05:35:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (274200,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 325987  inst.: 7549203 (ipc=13.5) sim_rate=28274 (inst/sec) elapsed = 0:0:04:27 / Sun Mar  6 05:35:27 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (274767,51487), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (274899,51487), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (275443,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 327487  inst.: 7567547 (ipc=13.5) sim_rate=28237 (inst/sec) elapsed = 0:0:04:28 / Sun Mar  6 05:35:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (276481,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 328987  inst.: 7588263 (ipc=13.5) sim_rate=28209 (inst/sec) elapsed = 0:0:04:29 / Sun Mar  6 05:35:29 2016
GPGPU-Sim uArch: cycles simulated: 330487  inst.: 7608251 (ipc=13.5) sim_rate=28178 (inst/sec) elapsed = 0:0:04:30 / Sun Mar  6 05:35:30 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (280094,51487), 5 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(234,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 331987  inst.: 7628487 (ipc=13.5) sim_rate=28149 (inst/sec) elapsed = 0:0:04:31 / Sun Mar  6 05:35:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (280752,51487), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (280944,51487), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (281861,51487), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 333487  inst.: 7645852 (ipc=13.5) sim_rate=28109 (inst/sec) elapsed = 0:0:04:32 / Sun Mar  6 05:35:32 2016
GPGPU-Sim uArch: cycles simulated: 334987  inst.: 7666243 (ipc=13.5) sim_rate=28081 (inst/sec) elapsed = 0:0:04:33 / Sun Mar  6 05:35:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (283884,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (284997,51487), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 336487  inst.: 7685257 (ipc=13.5) sim_rate=28048 (inst/sec) elapsed = 0:0:04:34 / Sun Mar  6 05:35:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (285665,51487), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (286820,51487), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 338487  inst.: 7708488 (ipc=13.5) sim_rate=28030 (inst/sec) elapsed = 0:0:04:35 / Sun Mar  6 05:35:35 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(206,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (287975,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (288149,51487), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 340487  inst.: 7734382 (ipc=13.5) sim_rate=28023 (inst/sec) elapsed = 0:0:04:36 / Sun Mar  6 05:35:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (290320,51487), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (290788,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (290798,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 342487  inst.: 7757279 (ipc=13.4) sim_rate=28004 (inst/sec) elapsed = 0:0:04:37 / Sun Mar  6 05:35:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (292230,51487), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 344487  inst.: 7780790 (ipc=13.4) sim_rate=27988 (inst/sec) elapsed = 0:0:04:38 / Sun Mar  6 05:35:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (293248,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (293624,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (294133,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (295004,51487), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 346987  inst.: 7810776 (ipc=13.4) sim_rate=27995 (inst/sec) elapsed = 0:0:04:39 / Sun Mar  6 05:35:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (295914,51487), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(228,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (297280,51487), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 348987  inst.: 7833436 (ipc=13.4) sim_rate=27976 (inst/sec) elapsed = 0:0:04:40 / Sun Mar  6 05:35:40 2016
GPGPU-Sim uArch: cycles simulated: 350487  inst.: 7851948 (ipc=13.4) sim_rate=27942 (inst/sec) elapsed = 0:0:04:41 / Sun Mar  6 05:35:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (300330,51487), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 352487  inst.: 7874716 (ipc=13.4) sim_rate=27924 (inst/sec) elapsed = 0:0:04:42 / Sun Mar  6 05:35:42 2016
GPGPU-Sim uArch: cycles simulated: 353987  inst.: 7891978 (ipc=13.4) sim_rate=27886 (inst/sec) elapsed = 0:0:04:43 / Sun Mar  6 05:35:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (303175,51487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (303763,51487), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (304265,51487), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (304267,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(233,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 355987  inst.: 7914146 (ipc=13.4) sim_rate=27866 (inst/sec) elapsed = 0:0:04:44 / Sun Mar  6 05:35:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (304991,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (305044,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (305829,51487), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 357987  inst.: 7936335 (ipc=13.3) sim_rate=27846 (inst/sec) elapsed = 0:0:04:45 / Sun Mar  6 05:35:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (307786,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (308015,51487), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 359987  inst.: 7957778 (ipc=13.3) sim_rate=27824 (inst/sec) elapsed = 0:0:04:46 / Sun Mar  6 05:35:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (308742,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (310398,51487), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 361987  inst.: 7977978 (ipc=13.3) sim_rate=27797 (inst/sec) elapsed = 0:0:04:47 / Sun Mar  6 05:35:47 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (310660,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (310882,51487), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 363987  inst.: 7998797 (ipc=13.3) sim_rate=27773 (inst/sec) elapsed = 0:0:04:48 / Sun Mar  6 05:35:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (313051,51487), 2 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(229,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (314412,51487), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (314454,51487), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 365987  inst.: 8018401 (ipc=13.3) sim_rate=27745 (inst/sec) elapsed = 0:0:04:49 / Sun Mar  6 05:35:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (314900,51487), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (315205,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (316698,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (316727,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (317061,51487), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 368987  inst.: 8045840 (ipc=13.2) sim_rate=27744 (inst/sec) elapsed = 0:0:04:50 / Sun Mar  6 05:35:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (318659,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (318905,51487), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (319424,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (320178,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (320583,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (320607,51487), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 372487  inst.: 8076348 (ipc=13.2) sim_rate=27753 (inst/sec) elapsed = 0:0:04:51 / Sun Mar  6 05:35:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (321346,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (321491,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (322124,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (322213,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (322448,51487), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (324586,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (325390,51487), 2 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(254,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (325913,51487), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 377487  inst.: 8107513 (ipc=13.1) sim_rate=27765 (inst/sec) elapsed = 0:0:04:52 / Sun Mar  6 05:35:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (326514,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (327425,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (327708,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (327792,51487), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (328047,51487), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (328928,51487), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (330471,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (330701,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (332214,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (332848,51487), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (333613,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (334469,51487), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 334470
gpu_sim_insn = 4282387
gpu_ipc =      12.8035
gpu_tot_sim_cycle = 385957
gpu_tot_sim_insn = 8127522
gpu_tot_ipc =      21.0581
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 670309
gpu_stall_icnt2sh    = 1982913
gpu_total_sim_rate=27833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 481197
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 41022, Miss = 36403, Miss_rate = 0.887, Pending_hits = 2959, Reservation_fails = 297091
	L1D_cache_core[1]: Access = 40669, Miss = 36065, Miss_rate = 0.887, Pending_hits = 2968, Reservation_fails = 293032
	L1D_cache_core[2]: Access = 40319, Miss = 35673, Miss_rate = 0.885, Pending_hits = 2879, Reservation_fails = 296897
	L1D_cache_core[3]: Access = 39357, Miss = 34706, Miss_rate = 0.882, Pending_hits = 2865, Reservation_fails = 291914
	L1D_cache_core[4]: Access = 39280, Miss = 34601, Miss_rate = 0.881, Pending_hits = 2956, Reservation_fails = 287822
	L1D_cache_core[5]: Access = 36017, Miss = 31665, Miss_rate = 0.879, Pending_hits = 2700, Reservation_fails = 272673
	L1D_cache_core[6]: Access = 40538, Miss = 35965, Miss_rate = 0.887, Pending_hits = 2935, Reservation_fails = 298167
	L1D_cache_core[7]: Access = 37252, Miss = 32812, Miss_rate = 0.881, Pending_hits = 2834, Reservation_fails = 283294
	L1D_cache_core[8]: Access = 37439, Miss = 33228, Miss_rate = 0.888, Pending_hits = 2802, Reservation_fails = 286317
	L1D_cache_core[9]: Access = 33788, Miss = 29700, Miss_rate = 0.879, Pending_hits = 2642, Reservation_fails = 259471
	L1D_cache_core[10]: Access = 38101, Miss = 33761, Miss_rate = 0.886, Pending_hits = 2797, Reservation_fails = 284907
	L1D_cache_core[11]: Access = 35425, Miss = 31065, Miss_rate = 0.877, Pending_hits = 2757, Reservation_fails = 265549
	L1D_cache_core[12]: Access = 37671, Miss = 33244, Miss_rate = 0.882, Pending_hits = 2854, Reservation_fails = 289985
	L1D_cache_core[13]: Access = 38979, Miss = 34368, Miss_rate = 0.882, Pending_hits = 2926, Reservation_fails = 286544
	L1D_cache_core[14]: Access = 35369, Miss = 31228, Miss_rate = 0.883, Pending_hits = 2634, Reservation_fails = 274338
	L1D_total_cache_accesses = 571226
	L1D_total_cache_misses = 504484
	L1D_total_cache_miss_rate = 0.8832
	L1D_total_cache_pending_hits = 42508
	L1D_total_cache_reservation_fails = 4268001
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 76243
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 270849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2812704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75763
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 233635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1455297
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 480200
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1691, 1310, 1475, 1131, 1581, 1821, 1249, 1241, 982, 1241, 1415, 1010, 1124, 1043, 1043, 1150, 1305, 989, 1221, 961, 1226, 980, 1103, 950, 1460, 1460, 1376, 1133, 873, 1359, 1202, 1144, 776, 1170, 1491, 1075, 1161, 1267, 1284, 1187, 1557, 1221, 1850, 1269, 1669, 1331, 1398, 1310, 
gpgpu_n_tot_thrd_icount = 28537376
gpgpu_n_tot_w_icount = 891793
gpgpu_n_stall_shd_mem = 4626924
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270849
gpgpu_n_mem_write_global = 234903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 961354
gpgpu_n_store_insn = 351614
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 925206
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4623767
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7363096	W0_Idle:779746	W0_Scoreboard:1694613	W1:252961	W2:111044	W3:67121	W4:44908	W5:32769	W6:27525	W7:24684	W8:22669	W9:20558	W10:17837	W11:17614	W12:14940	W13:13526	W14:11971	W15:9550	W16:8811	W17:7948	W18:6028	W19:5390	W20:4381	W21:3933	W22:3617	W23:2533	W24:1991	W25:1623	W26:950	W27:482	W28:665	W29:134	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2166792 {8:270849,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9406328 {40:234770,72:40,136:93,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36835464 {136:270849,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1879224 {8:234903,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 196 
maxdqlatency = 0 
maxmflatency = 1118 
averagemflatency = 366 
max_icnt2mem_latency = 921 
max_icnt2sh_latency = 385723 
mrq_lat_table:20023 	1669 	541 	1703 	2016 	251 	36 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93444 	348549 	63765 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34531 	22989 	51239 	164811 	116484 	114087 	1686 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23175 	121172 	118165 	8297 	55 	0 	0 	2 	9 	38 	921 	7948 	14786 	37044 	90554 	83601 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        29        21        18        30        25        21        24        37        32        28        23        27        24        32        32 
dram[1]:        31        27        24        18        21        22        22        17        17        20        23        22        25        23        16        19 
dram[2]:        28        26        24        32        21        30        30        32        23        24        35        28        22        22        21        18 
dram[3]:        22        16        23        21        24        20        25        19        28        18        26        30        29        20        18        14 
dram[4]:        32        23        21        20        28        24        22        20        30        32        22        30        32        31        29        30 
dram[5]:        34        13        16        29        24        22        24        22        19        16        22        22        25        25        23        18 
maximum service time to same row:
dram[0]:     67675     48064     46693     32972     42773     39686     49308     45128     69903     35805     72119     51438     64023     36549     77663     84525 
dram[1]:     64735     68433     23041     34445     32318     34922     38690     44678     40156     84228     71123     82559     57828     46046     36936     68954 
dram[2]:     33151     32647     66066     49181     28777     35674     34131     45751     40121     37010    107569     47950     43827     42347     50785     42007 
dram[3]:     31813     33237     41887     50353     41930     48566     24830     39573     44409     48220     47590     57815     79219     34174     27396     23515 
dram[4]:     51426     57644     41134     18548     42037     79638     35728     40013     42512     47646     41934     75916     72282     54647     53826     51115 
dram[5]:     38811     38649     36963     41492     29286     22241     60553     33303     39554     39889     43422     67065     85144     92900     99597     79865 
average row accesses per activate:
dram[0]:  5.065217  3.833333  3.262136  3.144330  4.629032  4.710145  3.226415  3.542553  5.142857  4.750000  4.978724  3.892857  4.848485  3.739130  6.560000  6.333333 
dram[1]:  4.693548  4.582089  3.602041  3.180000  3.088495  3.270000  3.373832  3.176471  3.176991  4.220930  5.264151  3.545455  3.770833  4.512821  4.950000  5.250000 
dram[2]:  4.476923  3.524390  3.723684  3.974359  3.782051  4.612903  4.087500  3.976744  4.125000  3.198198  5.222222  3.656716  4.139535  6.241379  6.730769  6.807693 
dram[3]:  3.256098  3.425000  3.425287  4.285714  5.297873  3.824324  4.642857  3.833333  3.692308  3.729167  3.492308  3.457143  5.250000  3.869565  4.868421  3.509091 
dram[4]:  4.100000  3.559524  3.383838  3.380952  4.116883  3.802325  3.591837  4.013158  4.552631  4.127907  4.000000  5.317073  4.800000  4.425000  5.400000  6.259259 
dram[5]:  3.086021  3.202128  3.088235  3.064220  3.500000  2.940678  4.560000  4.152941  3.621359  2.862903  3.819672  3.830189  4.410256  5.187500  4.657895  4.023256 
average row locality = 26258/6733 = 3.899896
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       178       195       240       228       223       240       267       252       242       248       191       188       157       165       161       169 
dram[1]:       202       211       238       226       252       246       266       281       265       261       221       195       175       172       195       186 
dram[2]:       206       208       215       220       218       217       248       257       268       264       195       214       173       178       173       174 
dram[3]:       196       203       223       219       190       215       245       243       261       268       201       208       159       168       184       186 
dram[4]:       211       216       242       215       237       235       261       233       257       265       208       184       166       171       185       167 
dram[5]:       210       220       240       244       238       251       254       259       279       267       205       184       164       163       175       172 
total reads: 20711
bank skew: 281/157 = 1.79
chip skew: 3592/3344 = 1.07
number of total write accesses:
dram[0]:        55        81        96        77        64        85        75        81        82        94        43        30         3         7         3         2 
dram[1]:        89        96       115        92        97        81        95        97        94       102        58        39         6         4         3         3 
dram[2]:        85        81        68        90        77        69        79        85        95        91        40        31         5         3         2         3 
dram[3]:        71        71        75        81        59        68        80        79        75        90        26        34         9        10         1         7 
dram[4]:        76        83        93        69        80        92        91        72        89        90        40        34         2         6         4         2 
dram[5]:        77        81        75        90        91        96        88        94        94        88        28        19         8         3         2         1 
total reads: 5547
bank skew: 115/1 = 115.00
chip skew: 1071/836 = 1.28
average mf latency per bank:
dram[0]:       4568      4036      3570      3808      3943      3405      3437      3385      3578      3404      9333     10377     16215     15434     19531     18600
dram[1]:       3724      3790      3306      3914      3432      3775      3450      3274      3431      3334      8010     10085     14422     15928     16485     17733
dram[2]:       3930      3976      4098      3710      3947      4006      3580      3365      3419      3470      9510      9620     15233     14900     18269     18455
dram[3]:       4085      4038      3940      3992      4335      3957      3654      3606      3645      3337      9971      9537     15671     15005     17406     16674
dram[4]:       5327      3825      4597      4175      5042      3626      4751      3736      4628      3350     58893     10888     21614     15064     23719     19260
dram[5]:       3959      3818      3734      3684      3348      3437      3360      3439      3211      3518     10052     11781     15430     16881     18283     19498
maximum mf latency per bank:
dram[0]:        773       869       851       907       881       870       819       759       796       886       860       846       776       875       866       848
dram[1]:        776       858       804       823       814       947       841       824       922       870       819       901       775       902       836       816
dram[2]:        779       811       919       785       860       790       862       786       811       824       808       856       906       868       841       863
dram[3]:        857       765       879       886       900       850       843       909       936       918       876       817       932       883       866       817
dram[4]:        967       871      1057       871      1023       835      1065       875      1098       925      1118       822       980       825      1070       855
dram[5]:       1020       827       829       880       915       868       815       838       836       892       965       901       820       871       830       812

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509460 n_nop=499614 n_act=1018 n_pre=1002 n_req=4222 n_rd=6688 n_write=1138 bw_util=0.03072
n_activity=67828 dram_eff=0.2308
bk0: 356a 506790i bk1: 390a 505875i bk2: 480a 504737i bk3: 456a 504983i bk4: 446a 505925i bk5: 480a 505212i bk6: 534a 504530i bk7: 504a 504631i bk8: 484a 505465i bk9: 496a 505116i bk10: 382a 506685i bk11: 376a 506445i bk12: 314a 507575i bk13: 330a 507176i bk14: 322a 508017i bk15: 338a 507990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.033243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509460 n_nop=498379 n_act=1247 n_pre=1231 n_req=4663 n_rd=7184 n_write=1419 bw_util=0.03377
n_activity=78588 dram_eff=0.2189
bk0: 404a 506008i bk1: 422a 505633i bk2: 476a 504756i bk3: 452a 504801i bk4: 504a 504227i bk5: 492a 504713i bk6: 532a 504263i bk7: 562a 503679i bk8: 530a 504206i bk9: 522a 504673i bk10: 442a 506183i bk11: 390a 506180i bk12: 350a 507197i bk13: 344a 507456i bk14: 390a 507348i bk15: 372a 507563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.036627
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509460 n_nop=499367 n_act=1042 n_pre=1026 n_req=4332 n_rd=6856 n_write=1169 bw_util=0.0315
n_activity=69066 dram_eff=0.2324
bk0: 412a 506062i bk1: 416a 505453i bk2: 430a 505510i bk3: 440a 505110i bk4: 436a 505294i bk5: 434a 505628i bk6: 496a 504619i bk7: 514a 504315i bk8: 536a 504673i bk9: 528a 504161i bk10: 390a 506542i bk11: 428a 506173i bk12: 346a 507254i bk13: 356a 507635i bk14: 346a 507790i bk15: 348a 507901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.039746
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509460 n_nop=499488 n_act=1087 n_pre=1071 n_req=4205 n_rd=6738 n_write=1076 bw_util=0.03068
n_activity=71514 dram_eff=0.2185
bk0: 392a 505652i bk1: 406a 505623i bk2: 446a 505303i bk3: 438a 505668i bk4: 380a 506602i bk5: 430a 505787i bk6: 490a 505544i bk7: 486a 505179i bk8: 522a 505074i bk9: 536a 504701i bk10: 402a 506440i bk11: 416a 506212i bk12: 318a 507696i bk13: 336a 507314i bk14: 368a 507519i bk15: 372a 507096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0304774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509460 n_nop=499224 n_act=1076 n_pre=1060 n_req=4376 n_rd=6906 n_write=1194 bw_util=0.0318
n_activity=72062 dram_eff=0.2248
bk0: 422a 505943i bk1: 432a 505520i bk2: 484a 504903i bk3: 430a 505426i bk4: 474a 505277i bk5: 470a 504761i bk6: 522a 504537i bk7: 466a 505275i bk8: 514a 505016i bk9: 530a 504872i bk10: 416a 506159i bk11: 368a 506853i bk12: 332a 507507i bk13: 342a 507235i bk14: 370a 507676i bk15: 334a 507922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0384113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=509460 n_nop=498675 n_act=1263 n_pre=1247 n_req=4460 n_rd=7050 n_write=1225 bw_util=0.03249
n_activity=76992 dram_eff=0.215
bk0: 420a 505402i bk1: 440a 505105i bk2: 480a 505136i bk3: 488a 504342i bk4: 476a 504869i bk5: 502a 504074i bk6: 508a 505101i bk7: 518a 504637i bk8: 558a 504438i bk9: 534a 503989i bk10: 410a 506416i bk11: 368a 506775i bk12: 328a 507405i bk13: 326a 507674i bk14: 350a 507666i bk15: 344a 507698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0384446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39600, Miss = 1659, Miss_rate = 0.042, Pending_hits = 16, Reservation_fails = 224
L2_cache_bank[1]: Access = 39999, Miss = 1685, Miss_rate = 0.042, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 40013, Miss = 1814, Miss_rate = 0.045, Pending_hits = 17, Reservation_fails = 109
L2_cache_bank[3]: Access = 40531, Miss = 1778, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 39885, Miss = 1696, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 40222, Miss = 1732, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 52
L2_cache_bank[6]: Access = 39996, Miss = 1659, Miss_rate = 0.041, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 40077, Miss = 1710, Miss_rate = 0.043, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 64106, Miss = 1767, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 40586, Miss = 1686, Miss_rate = 0.042, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 40392, Miss = 1765, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 40420, Miss = 1760, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 505827
L2_total_cache_misses = 20711
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 111
L2_total_cache_reservation_fails = 385
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3791
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=1589493
icnt_total_pkts_simt_to_mem=741049
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4309
	minimum = 6
	maximum = 752
Network latency average = 37.3656
	minimum = 6
	maximum = 622
Slowest packet = 71105
Flit latency average = 27.8349
	minimum = 6
	maximum = 621
Slowest flit = 344374
Fragmentation average = 0.0904564
	minimum = 0
	maximum = 327
Injected packet rate average = 0.104408
	minimum = 0.0831495 (at node 9)
	maximum = 0.170649 (at node 23)
Accepted packet rate average = 0.104408
	minimum = 0.0831495 (at node 9)
	maximum = 0.170649 (at node 23)
Injected flit rate average = 0.240846
	minimum = 0.121649 (at node 9)
	maximum = 0.422379 (at node 23)
Accepted flit rate average= 0.240846
	minimum = 0.16046 (at node 15)
	maximum = 0.323329 (at node 0)
Injected packet length average = 2.30678
Accepted packet length average = 2.30678
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2173 (5 samples)
	minimum = 6 (5 samples)
	maximum = 271.2 (5 samples)
Network latency average = 20.2347 (5 samples)
	minimum = 6 (5 samples)
	maximum = 224.4 (5 samples)
Flit latency average = 15.7694 (5 samples)
	minimum = 6 (5 samples)
	maximum = 221.6 (5 samples)
Fragmentation average = 0.0337181 (5 samples)
	minimum = 0 (5 samples)
	maximum = 116.8 (5 samples)
Injected packet rate average = 0.0425874 (5 samples)
	minimum = 0.0307354 (5 samples)
	maximum = 0.0925091 (5 samples)
Accepted packet rate average = 0.0425874 (5 samples)
	minimum = 0.0307354 (5 samples)
	maximum = 0.0925091 (5 samples)
Injected flit rate average = 0.0986867 (5 samples)
	minimum = 0.0441748 (5 samples)
	maximum = 0.2007 (5 samples)
Accepted flit rate average = 0.0986867 (5 samples)
	minimum = 0.0587419 (5 samples)
	maximum = 0.178257 (5 samples)
Injected packet size average = 2.31727 (5 samples)
Accepted packet size average = 2.31727 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 52 sec (292 sec)
gpgpu_simulation_rate = 27833 (inst/sec)
gpgpu_simulation_rate = 1321 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,385957)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,385957)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,385957)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,385957)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,385957)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,385957)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,385957)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(12,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(29,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(6,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(76,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 386457  inst.: 8465069 (ipc=675.1) sim_rate=28792 (inst/sec) elapsed = 0:0:04:54 / Sun Mar  6 05:35:54 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(57,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 387957  inst.: 8564234 (ipc=218.4) sim_rate=29031 (inst/sec) elapsed = 0:0:04:55 / Sun Mar  6 05:35:55 2016
GPGPU-Sim uArch: cycles simulated: 389457  inst.: 8580156 (ipc=129.3) sim_rate=28987 (inst/sec) elapsed = 0:0:04:56 / Sun Mar  6 05:35:56 2016
GPGPU-Sim uArch: cycles simulated: 390957  inst.: 8595838 (ipc=93.7) sim_rate=28942 (inst/sec) elapsed = 0:0:04:57 / Sun Mar  6 05:35:57 2016
GPGPU-Sim uArch: cycles simulated: 392957  inst.: 8624055 (ipc=70.9) sim_rate=28939 (inst/sec) elapsed = 0:0:04:58 / Sun Mar  6 05:35:58 2016
GPGPU-Sim uArch: cycles simulated: 394457  inst.: 8640226 (ipc=60.3) sim_rate=28897 (inst/sec) elapsed = 0:0:04:59 / Sun Mar  6 05:35:59 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(23,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 395957  inst.: 8659897 (ipc=53.2) sim_rate=28866 (inst/sec) elapsed = 0:0:05:00 / Sun Mar  6 05:36:00 2016
GPGPU-Sim uArch: cycles simulated: 397457  inst.: 8678430 (ipc=47.9) sim_rate=28831 (inst/sec) elapsed = 0:0:05:01 / Sun Mar  6 05:36:01 2016
GPGPU-Sim uArch: cycles simulated: 398957  inst.: 8696066 (ipc=43.7) sim_rate=28794 (inst/sec) elapsed = 0:0:05:02 / Sun Mar  6 05:36:02 2016
GPGPU-Sim uArch: cycles simulated: 400457  inst.: 8714780 (ipc=40.5) sim_rate=28761 (inst/sec) elapsed = 0:0:05:03 / Sun Mar  6 05:36:03 2016
GPGPU-Sim uArch: cycles simulated: 401957  inst.: 8734739 (ipc=38.0) sim_rate=28732 (inst/sec) elapsed = 0:0:05:04 / Sun Mar  6 05:36:04 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 403957  inst.: 8757758 (ipc=35.0) sim_rate=28713 (inst/sec) elapsed = 0:0:05:05 / Sun Mar  6 05:36:05 2016
GPGPU-Sim uArch: cycles simulated: 405457  inst.: 8778790 (ipc=33.4) sim_rate=28688 (inst/sec) elapsed = 0:0:05:06 / Sun Mar  6 05:36:06 2016
GPGPU-Sim uArch: cycles simulated: 406957  inst.: 8798436 (ipc=31.9) sim_rate=28659 (inst/sec) elapsed = 0:0:05:07 / Sun Mar  6 05:36:07 2016
GPGPU-Sim uArch: cycles simulated: 408457  inst.: 8815146 (ipc=30.6) sim_rate=28620 (inst/sec) elapsed = 0:0:05:08 / Sun Mar  6 05:36:08 2016
GPGPU-Sim uArch: cycles simulated: 409957  inst.: 8836924 (ipc=29.6) sim_rate=28598 (inst/sec) elapsed = 0:0:05:09 / Sun Mar  6 05:36:09 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(16,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 411457  inst.: 8854319 (ipc=28.5) sim_rate=28562 (inst/sec) elapsed = 0:0:05:10 / Sun Mar  6 05:36:10 2016
GPGPU-Sim uArch: cycles simulated: 413457  inst.: 8874428 (ipc=27.2) sim_rate=28535 (inst/sec) elapsed = 0:0:05:11 / Sun Mar  6 05:36:11 2016
GPGPU-Sim uArch: cycles simulated: 414957  inst.: 8893366 (ipc=26.4) sim_rate=28504 (inst/sec) elapsed = 0:0:05:12 / Sun Mar  6 05:36:12 2016
GPGPU-Sim uArch: cycles simulated: 416457  inst.: 8911819 (ipc=25.7) sim_rate=28472 (inst/sec) elapsed = 0:0:05:13 / Sun Mar  6 05:36:13 2016
GPGPU-Sim uArch: cycles simulated: 417957  inst.: 8927547 (ipc=25.0) sim_rate=28431 (inst/sec) elapsed = 0:0:05:14 / Sun Mar  6 05:36:14 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(18,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 419457  inst.: 8944832 (ipc=24.4) sim_rate=28396 (inst/sec) elapsed = 0:0:05:15 / Sun Mar  6 05:36:15 2016
GPGPU-Sim uArch: cycles simulated: 420957  inst.: 8959392 (ipc=23.8) sim_rate=28352 (inst/sec) elapsed = 0:0:05:16 / Sun Mar  6 05:36:16 2016
GPGPU-Sim uArch: cycles simulated: 422957  inst.: 8981788 (ipc=23.1) sim_rate=28333 (inst/sec) elapsed = 0:0:05:17 / Sun Mar  6 05:36:17 2016
GPGPU-Sim uArch: cycles simulated: 424457  inst.: 8995177 (ipc=22.5) sim_rate=28286 (inst/sec) elapsed = 0:0:05:18 / Sun Mar  6 05:36:18 2016
GPGPU-Sim uArch: cycles simulated: 425957  inst.: 9011438 (ipc=22.1) sim_rate=28249 (inst/sec) elapsed = 0:0:05:19 / Sun Mar  6 05:36:19 2016
GPGPU-Sim uArch: cycles simulated: 427457  inst.: 9028100 (ipc=21.7) sim_rate=28212 (inst/sec) elapsed = 0:0:05:20 / Sun Mar  6 05:36:20 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 428957  inst.: 9042904 (ipc=21.3) sim_rate=28171 (inst/sec) elapsed = 0:0:05:21 / Sun Mar  6 05:36:21 2016
GPGPU-Sim uArch: cycles simulated: 430457  inst.: 9061035 (ipc=21.0) sim_rate=28139 (inst/sec) elapsed = 0:0:05:22 / Sun Mar  6 05:36:22 2016
GPGPU-Sim uArch: cycles simulated: 431957  inst.: 9078583 (ipc=20.7) sim_rate=28107 (inst/sec) elapsed = 0:0:05:23 / Sun Mar  6 05:36:23 2016
GPGPU-Sim uArch: cycles simulated: 433457  inst.: 9098171 (ipc=20.4) sim_rate=28080 (inst/sec) elapsed = 0:0:05:24 / Sun Mar  6 05:36:24 2016
GPGPU-Sim uArch: cycles simulated: 434957  inst.: 9113987 (ipc=20.1) sim_rate=28043 (inst/sec) elapsed = 0:0:05:25 / Sun Mar  6 05:36:25 2016
GPGPU-Sim uArch: cycles simulated: 436457  inst.: 9132776 (ipc=19.9) sim_rate=28014 (inst/sec) elapsed = 0:0:05:26 / Sun Mar  6 05:36:26 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(18,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 437957  inst.: 9149708 (ipc=19.7) sim_rate=27980 (inst/sec) elapsed = 0:0:05:27 / Sun Mar  6 05:36:27 2016
GPGPU-Sim uArch: cycles simulated: 439457  inst.: 9167805 (ipc=19.4) sim_rate=27950 (inst/sec) elapsed = 0:0:05:28 / Sun Mar  6 05:36:28 2016
GPGPU-Sim uArch: cycles simulated: 440957  inst.: 9186371 (ipc=19.3) sim_rate=27922 (inst/sec) elapsed = 0:0:05:29 / Sun Mar  6 05:36:29 2016
GPGPU-Sim uArch: cycles simulated: 442957  inst.: 9209243 (ipc=19.0) sim_rate=27906 (inst/sec) elapsed = 0:0:05:30 / Sun Mar  6 05:36:30 2016
GPGPU-Sim uArch: cycles simulated: 444457  inst.: 9225360 (ipc=18.8) sim_rate=27871 (inst/sec) elapsed = 0:0:05:31 / Sun Mar  6 05:36:31 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(17,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 445957  inst.: 9244043 (ipc=18.6) sim_rate=27843 (inst/sec) elapsed = 0:0:05:32 / Sun Mar  6 05:36:32 2016
GPGPU-Sim uArch: cycles simulated: 447457  inst.: 9263184 (ipc=18.5) sim_rate=27817 (inst/sec) elapsed = 0:0:05:33 / Sun Mar  6 05:36:33 2016
GPGPU-Sim uArch: cycles simulated: 448957  inst.: 9281229 (ipc=18.3) sim_rate=27788 (inst/sec) elapsed = 0:0:05:34 / Sun Mar  6 05:36:34 2016
GPGPU-Sim uArch: cycles simulated: 450457  inst.: 9305390 (ipc=18.3) sim_rate=27777 (inst/sec) elapsed = 0:0:05:35 / Sun Mar  6 05:36:35 2016
GPGPU-Sim uArch: cycles simulated: 451957  inst.: 9321960 (ipc=18.1) sim_rate=27743 (inst/sec) elapsed = 0:0:05:36 / Sun Mar  6 05:36:36 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(49,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 453957  inst.: 9349106 (ipc=18.0) sim_rate=27742 (inst/sec) elapsed = 0:0:05:37 / Sun Mar  6 05:36:37 2016
GPGPU-Sim uArch: cycles simulated: 455457  inst.: 9366206 (ipc=17.8) sim_rate=27710 (inst/sec) elapsed = 0:0:05:38 / Sun Mar  6 05:36:38 2016
GPGPU-Sim uArch: cycles simulated: 456957  inst.: 9387311 (ipc=17.7) sim_rate=27691 (inst/sec) elapsed = 0:0:05:39 / Sun Mar  6 05:36:39 2016
GPGPU-Sim uArch: cycles simulated: 458457  inst.: 9404891 (ipc=17.6) sim_rate=27661 (inst/sec) elapsed = 0:0:05:40 / Sun Mar  6 05:36:40 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(78,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 460457  inst.: 9431193 (ipc=17.5) sim_rate=27657 (inst/sec) elapsed = 0:0:05:41 / Sun Mar  6 05:36:41 2016
GPGPU-Sim uArch: cycles simulated: 461957  inst.: 9450660 (ipc=17.4) sim_rate=27633 (inst/sec) elapsed = 0:0:05:42 / Sun Mar  6 05:36:42 2016
GPGPU-Sim uArch: cycles simulated: 463457  inst.: 9468650 (ipc=17.3) sim_rate=27605 (inst/sec) elapsed = 0:0:05:43 / Sun Mar  6 05:36:43 2016
GPGPU-Sim uArch: cycles simulated: 464957  inst.: 9484929 (ipc=17.2) sim_rate=27572 (inst/sec) elapsed = 0:0:05:44 / Sun Mar  6 05:36:44 2016
GPGPU-Sim uArch: cycles simulated: 466957  inst.: 9510287 (ipc=17.1) sim_rate=27566 (inst/sec) elapsed = 0:0:05:45 / Sun Mar  6 05:36:45 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(73,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 468457  inst.: 9527962 (ipc=17.0) sim_rate=27537 (inst/sec) elapsed = 0:0:05:46 / Sun Mar  6 05:36:46 2016
GPGPU-Sim uArch: cycles simulated: 469957  inst.: 9544849 (ipc=16.9) sim_rate=27506 (inst/sec) elapsed = 0:0:05:47 / Sun Mar  6 05:36:47 2016
GPGPU-Sim uArch: cycles simulated: 471457  inst.: 9563202 (ipc=16.8) sim_rate=27480 (inst/sec) elapsed = 0:0:05:48 / Sun Mar  6 05:36:48 2016
GPGPU-Sim uArch: cycles simulated: 472957  inst.: 9578010 (ipc=16.7) sim_rate=27444 (inst/sec) elapsed = 0:0:05:49 / Sun Mar  6 05:36:49 2016
GPGPU-Sim uArch: cycles simulated: 474957  inst.: 9600955 (ipc=16.6) sim_rate=27431 (inst/sec) elapsed = 0:0:05:50 / Sun Mar  6 05:36:50 2016
GPGPU-Sim uArch: cycles simulated: 476457  inst.: 9616244 (ipc=16.4) sim_rate=27396 (inst/sec) elapsed = 0:0:05:51 / Sun Mar  6 05:36:51 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(56,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 477957  inst.: 9634043 (ipc=16.4) sim_rate=27369 (inst/sec) elapsed = 0:0:05:52 / Sun Mar  6 05:36:52 2016
GPGPU-Sim uArch: cycles simulated: 479457  inst.: 9652159 (ipc=16.3) sim_rate=27343 (inst/sec) elapsed = 0:0:05:53 / Sun Mar  6 05:36:53 2016
GPGPU-Sim uArch: cycles simulated: 481457  inst.: 9674015 (ipc=16.2) sim_rate=27327 (inst/sec) elapsed = 0:0:05:54 / Sun Mar  6 05:36:54 2016
GPGPU-Sim uArch: cycles simulated: 482957  inst.: 9688151 (ipc=16.1) sim_rate=27290 (inst/sec) elapsed = 0:0:05:55 / Sun Mar  6 05:36:55 2016
GPGPU-Sim uArch: cycles simulated: 484457  inst.: 9704216 (ipc=16.0) sim_rate=27259 (inst/sec) elapsed = 0:0:05:56 / Sun Mar  6 05:36:56 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(67,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 485957  inst.: 9723227 (ipc=16.0) sim_rate=27235 (inst/sec) elapsed = 0:0:05:57 / Sun Mar  6 05:36:57 2016
GPGPU-Sim uArch: cycles simulated: 487957  inst.: 9744364 (ipc=15.9) sim_rate=27218 (inst/sec) elapsed = 0:0:05:58 / Sun Mar  6 05:36:58 2016
GPGPU-Sim uArch: cycles simulated: 489457  inst.: 9761427 (ipc=15.8) sim_rate=27190 (inst/sec) elapsed = 0:0:05:59 / Sun Mar  6 05:36:59 2016
GPGPU-Sim uArch: cycles simulated: 490957  inst.: 9777804 (ipc=15.7) sim_rate=27160 (inst/sec) elapsed = 0:0:06:00 / Sun Mar  6 05:37:00 2016
GPGPU-Sim uArch: cycles simulated: 492957  inst.: 9803502 (ipc=15.7) sim_rate=27156 (inst/sec) elapsed = 0:0:06:01 / Sun Mar  6 05:37:01 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(18,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 494457  inst.: 9822626 (ipc=15.6) sim_rate=27134 (inst/sec) elapsed = 0:0:06:02 / Sun Mar  6 05:37:02 2016
GPGPU-Sim uArch: cycles simulated: 495957  inst.: 9840065 (ipc=15.6) sim_rate=27107 (inst/sec) elapsed = 0:0:06:03 / Sun Mar  6 05:37:03 2016
GPGPU-Sim uArch: cycles simulated: 497957  inst.: 9867204 (ipc=15.5) sim_rate=27107 (inst/sec) elapsed = 0:0:06:04 / Sun Mar  6 05:37:04 2016
GPGPU-Sim uArch: cycles simulated: 499457  inst.: 9886445 (ipc=15.5) sim_rate=27086 (inst/sec) elapsed = 0:0:06:05 / Sun Mar  6 05:37:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (113523,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(113524,385957)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(28,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 501457  inst.: 9913096 (ipc=15.5) sim_rate=27084 (inst/sec) elapsed = 0:0:06:06 / Sun Mar  6 05:37:06 2016
GPGPU-Sim uArch: cycles simulated: 502957  inst.: 9930834 (ipc=15.4) sim_rate=27059 (inst/sec) elapsed = 0:0:06:07 / Sun Mar  6 05:37:07 2016
GPGPU-Sim uArch: cycles simulated: 504957  inst.: 9957075 (ipc=15.4) sim_rate=27057 (inst/sec) elapsed = 0:0:06:08 / Sun Mar  6 05:37:08 2016
GPGPU-Sim uArch: cycles simulated: 506457  inst.: 9976924 (ipc=15.3) sim_rate=27037 (inst/sec) elapsed = 0:0:06:09 / Sun Mar  6 05:37:09 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (121232,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(121233,385957)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (121645,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(121646,385957)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (121967,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(121968,385957)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(45,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 508457  inst.: 10004850 (ipc=15.3) sim_rate=27040 (inst/sec) elapsed = 0:0:06:10 / Sun Mar  6 05:37:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (123382,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(123383,385957)
GPGPU-Sim uArch: cycles simulated: 509957  inst.: 10028274 (ipc=15.3) sim_rate=27030 (inst/sec) elapsed = 0:0:06:11 / Sun Mar  6 05:37:11 2016
GPGPU-Sim uArch: cycles simulated: 511457  inst.: 10054471 (ipc=15.4) sim_rate=27028 (inst/sec) elapsed = 0:0:06:12 / Sun Mar  6 05:37:12 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (127493,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(127494,385957)
GPGPU-Sim uArch: cycles simulated: 513457  inst.: 10076607 (ipc=15.3) sim_rate=27015 (inst/sec) elapsed = 0:0:06:13 / Sun Mar  6 05:37:13 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (128342,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(128343,385957)
GPGPU-Sim uArch: cycles simulated: 514957  inst.: 10098362 (ipc=15.3) sim_rate=27000 (inst/sec) elapsed = 0:0:06:14 / Sun Mar  6 05:37:14 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(50,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (130396,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(130397,385957)
GPGPU-Sim uArch: cycles simulated: 516957  inst.: 10130065 (ipc=15.3) sim_rate=27013 (inst/sec) elapsed = 0:0:06:15 / Sun Mar  6 05:37:15 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (131390,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(131391,385957)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (131659,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(131660,385957)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (131737,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(131738,385957)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (131892,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(131893,385957)
GPGPU-Sim uArch: cycles simulated: 518457  inst.: 10158375 (ipc=15.3) sim_rate=27016 (inst/sec) elapsed = 0:0:06:16 / Sun Mar  6 05:37:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (132502,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(132503,385957)
GPGPU-Sim uArch: cycles simulated: 519957  inst.: 10186534 (ipc=15.4) sim_rate=27019 (inst/sec) elapsed = 0:0:06:17 / Sun Mar  6 05:37:17 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(44,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 521457  inst.: 10206759 (ipc=15.3) sim_rate=27002 (inst/sec) elapsed = 0:0:06:18 / Sun Mar  6 05:37:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (136629,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(136630,385957)
GPGPU-Sim uArch: cycles simulated: 523457  inst.: 10234253 (ipc=15.3) sim_rate=27003 (inst/sec) elapsed = 0:0:06:19 / Sun Mar  6 05:37:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (137587,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(137588,385957)
GPGPU-Sim uArch: cycles simulated: 524957  inst.: 10255950 (ipc=15.3) sim_rate=26989 (inst/sec) elapsed = 0:0:06:20 / Sun Mar  6 05:37:20 2016
GPGPU-Sim uArch: cycles simulated: 526957  inst.: 10280102 (ipc=15.3) sim_rate=26981 (inst/sec) elapsed = 0:0:06:21 / Sun Mar  6 05:37:21 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(93,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 528457  inst.: 10299398 (ipc=15.2) sim_rate=26961 (inst/sec) elapsed = 0:0:06:22 / Sun Mar  6 05:37:22 2016
GPGPU-Sim uArch: cycles simulated: 530457  inst.: 10323286 (ipc=15.2) sim_rate=26953 (inst/sec) elapsed = 0:0:06:23 / Sun Mar  6 05:37:23 2016
GPGPU-Sim uArch: cycles simulated: 531957  inst.: 10340941 (ipc=15.2) sim_rate=26929 (inst/sec) elapsed = 0:0:06:24 / Sun Mar  6 05:37:24 2016
GPGPU-Sim uArch: cycles simulated: 533957  inst.: 10362941 (ipc=15.1) sim_rate=26916 (inst/sec) elapsed = 0:0:06:25 / Sun Mar  6 05:37:25 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(32,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 535957  inst.: 10387569 (ipc=15.1) sim_rate=26910 (inst/sec) elapsed = 0:0:06:26 / Sun Mar  6 05:37:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (150944,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(150945,385957)
GPGPU-Sim uArch: cycles simulated: 537457  inst.: 10405973 (ipc=15.0) sim_rate=26888 (inst/sec) elapsed = 0:0:06:27 / Sun Mar  6 05:37:27 2016
GPGPU-Sim uArch: cycles simulated: 539457  inst.: 10430931 (ipc=15.0) sim_rate=26883 (inst/sec) elapsed = 0:0:06:28 / Sun Mar  6 05:37:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (154769,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(154770,385957)
GPGPU-Sim uArch: cycles simulated: 540957  inst.: 10450675 (ipc=15.0) sim_rate=26865 (inst/sec) elapsed = 0:0:06:29 / Sun Mar  6 05:37:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (156831,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(156832,385957)
GPGPU-Sim uArch: cycles simulated: 542957  inst.: 10474540 (ipc=14.9) sim_rate=26857 (inst/sec) elapsed = 0:0:06:30 / Sun Mar  6 05:37:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (157231,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(157232,385957)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(105,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 544457  inst.: 10495372 (ipc=14.9) sim_rate=26842 (inst/sec) elapsed = 0:0:06:31 / Sun Mar  6 05:37:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (159695,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(159696,385957)
GPGPU-Sim uArch: cycles simulated: 546457  inst.: 10523369 (ipc=14.9) sim_rate=26845 (inst/sec) elapsed = 0:0:06:32 / Sun Mar  6 05:37:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (161816,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(161817,385957)
GPGPU-Sim uArch: cycles simulated: 547957  inst.: 10546971 (ipc=14.9) sim_rate=26837 (inst/sec) elapsed = 0:0:06:33 / Sun Mar  6 05:37:33 2016
GPGPU-Sim uArch: cycles simulated: 549957  inst.: 10574575 (ipc=14.9) sim_rate=26839 (inst/sec) elapsed = 0:0:06:34 / Sun Mar  6 05:37:34 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(88,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (164468,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(164469,385957)
GPGPU-Sim uArch: cycles simulated: 551457  inst.: 10597341 (ipc=14.9) sim_rate=26828 (inst/sec) elapsed = 0:0:06:35 / Sun Mar  6 05:37:35 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (165526,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(165527,385957)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (166231,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(166232,385957)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (166514,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(166515,385957)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (167295,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(167296,385957)
GPGPU-Sim uArch: cycles simulated: 553457  inst.: 10629814 (ipc=14.9) sim_rate=26842 (inst/sec) elapsed = 0:0:06:36 / Sun Mar  6 05:37:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (168382,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(168383,385957)
GPGPU-Sim uArch: cycles simulated: 554957  inst.: 10656518 (ipc=15.0) sim_rate=26842 (inst/sec) elapsed = 0:0:06:37 / Sun Mar  6 05:37:37 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(63,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 556957  inst.: 10679781 (ipc=14.9) sim_rate=26833 (inst/sec) elapsed = 0:0:06:38 / Sun Mar  6 05:37:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (171032,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(171033,385957)
GPGPU-Sim uArch: cycles simulated: 558457  inst.: 10701747 (ipc=14.9) sim_rate=26821 (inst/sec) elapsed = 0:0:06:39 / Sun Mar  6 05:37:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (172998,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(172999,385957)
GPGPU-Sim uArch: cycles simulated: 559957  inst.: 10723992 (ipc=14.9) sim_rate=26809 (inst/sec) elapsed = 0:0:06:40 / Sun Mar  6 05:37:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (174231,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(174232,385957)
GPGPU-Sim uArch: cycles simulated: 561957  inst.: 10750564 (ipc=14.9) sim_rate=26809 (inst/sec) elapsed = 0:0:06:41 / Sun Mar  6 05:37:41 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (176294,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(176295,385957)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (176857,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(176858,385957)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(121,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 563457  inst.: 10776503 (ipc=14.9) sim_rate=26807 (inst/sec) elapsed = 0:0:06:42 / Sun Mar  6 05:37:42 2016
GPGPU-Sim uArch: cycles simulated: 565457  inst.: 10803210 (ipc=14.9) sim_rate=26806 (inst/sec) elapsed = 0:0:06:43 / Sun Mar  6 05:37:43 2016
GPGPU-Sim uArch: cycles simulated: 566957  inst.: 10823724 (ipc=14.9) sim_rate=26791 (inst/sec) elapsed = 0:0:06:44 / Sun Mar  6 05:37:44 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (181665,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(181666,385957)
GPGPU-Sim uArch: cycles simulated: 568957  inst.: 10851055 (ipc=14.9) sim_rate=26792 (inst/sec) elapsed = 0:0:06:45 / Sun Mar  6 05:37:45 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(110,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (184545,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(184546,385957)
GPGPU-Sim uArch: cycles simulated: 570957  inst.: 10876340 (ipc=14.9) sim_rate=26789 (inst/sec) elapsed = 0:0:06:46 / Sun Mar  6 05:37:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (185978,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(185979,385957)
GPGPU-Sim uArch: cycles simulated: 572457  inst.: 10896612 (ipc=14.8) sim_rate=26773 (inst/sec) elapsed = 0:0:06:47 / Sun Mar  6 05:37:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (187466,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(187467,385957)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (188024,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(188025,385957)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (188052,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(188053,385957)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (188309,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(188310,385957)
GPGPU-Sim uArch: cycles simulated: 574457  inst.: 10926390 (ipc=14.8) sim_rate=26780 (inst/sec) elapsed = 0:0:06:48 / Sun Mar  6 05:37:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (189466,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(189467,385957)
GPGPU-Sim uArch: cycles simulated: 575957  inst.: 10952270 (ipc=14.9) sim_rate=26778 (inst/sec) elapsed = 0:0:06:49 / Sun Mar  6 05:37:49 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(73,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 577457  inst.: 10973036 (ipc=14.9) sim_rate=26763 (inst/sec) elapsed = 0:0:06:50 / Sun Mar  6 05:37:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (191768,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(191769,385957)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (191991,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(191992,385957)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (192497,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(192498,385957)
GPGPU-Sim uArch: cycles simulated: 578957  inst.: 10995162 (ipc=14.9) sim_rate=26752 (inst/sec) elapsed = 0:0:06:51 / Sun Mar  6 05:37:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (194148,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(194149,385957)
GPGPU-Sim uArch: cycles simulated: 580957  inst.: 11022425 (ipc=14.8) sim_rate=26753 (inst/sec) elapsed = 0:0:06:52 / Sun Mar  6 05:37:52 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (195788,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(195789,385957)
GPGPU-Sim uArch: cycles simulated: 582457  inst.: 11044249 (ipc=14.8) sim_rate=26741 (inst/sec) elapsed = 0:0:06:53 / Sun Mar  6 05:37:53 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(129,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 583957  inst.: 11061162 (ipc=14.8) sim_rate=26717 (inst/sec) elapsed = 0:0:06:54 / Sun Mar  6 05:37:54 2016
GPGPU-Sim uArch: cycles simulated: 585957  inst.: 11085996 (ipc=14.8) sim_rate=26713 (inst/sec) elapsed = 0:0:06:55 / Sun Mar  6 05:37:55 2016
GPGPU-Sim uArch: cycles simulated: 587457  inst.: 11104446 (ipc=14.8) sim_rate=26693 (inst/sec) elapsed = 0:0:06:56 / Sun Mar  6 05:37:56 2016
GPGPU-Sim uArch: cycles simulated: 589457  inst.: 11127825 (ipc=14.7) sim_rate=26685 (inst/sec) elapsed = 0:0:06:57 / Sun Mar  6 05:37:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (204090,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(204091,385957)
GPGPU-Sim uArch: cycles simulated: 590957  inst.: 11147563 (ipc=14.7) sim_rate=26668 (inst/sec) elapsed = 0:0:06:58 / Sun Mar  6 05:37:58 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(124,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 592957  inst.: 11174897 (ipc=14.7) sim_rate=26670 (inst/sec) elapsed = 0:0:06:59 / Sun Mar  6 05:37:59 2016
GPGPU-Sim uArch: cycles simulated: 594457  inst.: 11195387 (ipc=14.7) sim_rate=26655 (inst/sec) elapsed = 0:0:07:00 / Sun Mar  6 05:38:00 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (209741,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(209742,385957)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (209806,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(209807,385957)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (210157,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(210158,385957)
GPGPU-Sim uArch: cycles simulated: 596457  inst.: 11229406 (ipc=14.7) sim_rate=26673 (inst/sec) elapsed = 0:0:07:01 / Sun Mar  6 05:38:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (211111,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(211112,385957)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (211479,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(211480,385957)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(122,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 597957  inst.: 11255064 (ipc=14.8) sim_rate=26670 (inst/sec) elapsed = 0:0:07:02 / Sun Mar  6 05:38:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (212311,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(212312,385957)
GPGPU-Sim uArch: cycles simulated: 599457  inst.: 11279858 (ipc=14.8) sim_rate=26666 (inst/sec) elapsed = 0:0:07:03 / Sun Mar  6 05:38:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (214053,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(214054,385957)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (214330,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(214331,385957)
GPGPU-Sim uArch: cycles simulated: 600957  inst.: 11305506 (ipc=14.8) sim_rate=26663 (inst/sec) elapsed = 0:0:07:04 / Sun Mar  6 05:38:04 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (215550,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(215551,385957)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (216234,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(216235,385957)
GPGPU-Sim uArch: cycles simulated: 602457  inst.: 11326934 (ipc=14.8) sim_rate=26651 (inst/sec) elapsed = 0:0:07:05 / Sun Mar  6 05:38:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (217447,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(217448,385957)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(146,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 603957  inst.: 11352470 (ipc=14.8) sim_rate=26648 (inst/sec) elapsed = 0:0:07:06 / Sun Mar  6 05:38:06 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (218501,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(218502,385957)
GPGPU-Sim uArch: cycles simulated: 605457  inst.: 11381304 (ipc=14.8) sim_rate=26654 (inst/sec) elapsed = 0:0:07:07 / Sun Mar  6 05:38:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (220285,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(220286,385957)
GPGPU-Sim uArch: cycles simulated: 606957  inst.: 11403819 (ipc=14.8) sim_rate=26644 (inst/sec) elapsed = 0:0:07:08 / Sun Mar  6 05:38:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (221760,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(221761,385957)
GPGPU-Sim uArch: cycles simulated: 608957  inst.: 11431675 (ipc=14.8) sim_rate=26647 (inst/sec) elapsed = 0:0:07:09 / Sun Mar  6 05:38:09 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(119,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 610457  inst.: 11449995 (ipc=14.8) sim_rate=26627 (inst/sec) elapsed = 0:0:07:10 / Sun Mar  6 05:38:10 2016
GPGPU-Sim uArch: cycles simulated: 612457  inst.: 11474519 (ipc=14.8) sim_rate=26623 (inst/sec) elapsed = 0:0:07:11 / Sun Mar  6 05:38:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (227600,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(227601,385957)
GPGPU-Sim uArch: cycles simulated: 613957  inst.: 11492703 (ipc=14.8) sim_rate=26603 (inst/sec) elapsed = 0:0:07:12 / Sun Mar  6 05:38:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (229876,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(229877,385957)
GPGPU-Sim uArch: cycles simulated: 615957  inst.: 11520132 (ipc=14.8) sim_rate=26605 (inst/sec) elapsed = 0:0:07:13 / Sun Mar  6 05:38:13 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(103,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 617457  inst.: 11543639 (ipc=14.8) sim_rate=26598 (inst/sec) elapsed = 0:0:07:14 / Sun Mar  6 05:38:14 2016
GPGPU-Sim uArch: cycles simulated: 619457  inst.: 11569713 (ipc=14.7) sim_rate=26597 (inst/sec) elapsed = 0:0:07:15 / Sun Mar  6 05:38:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (233910,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(233911,385957)
GPGPU-Sim uArch: cycles simulated: 620957  inst.: 11590057 (ipc=14.7) sim_rate=26582 (inst/sec) elapsed = 0:0:07:16 / Sun Mar  6 05:38:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (236020,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(236021,385957)
GPGPU-Sim uArch: cycles simulated: 622957  inst.: 11618894 (ipc=14.7) sim_rate=26587 (inst/sec) elapsed = 0:0:07:17 / Sun Mar  6 05:38:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (237333,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(237334,385957)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(93,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 624457  inst.: 11640655 (ipc=14.7) sim_rate=26576 (inst/sec) elapsed = 0:0:07:18 / Sun Mar  6 05:38:18 2016
GPGPU-Sim uArch: cycles simulated: 626457  inst.: 11663431 (ipc=14.7) sim_rate=26568 (inst/sec) elapsed = 0:0:07:19 / Sun Mar  6 05:38:19 2016
GPGPU-Sim uArch: cycles simulated: 627957  inst.: 11688554 (ipc=14.7) sim_rate=26564 (inst/sec) elapsed = 0:0:07:20 / Sun Mar  6 05:38:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (242169,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(242170,385957)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (242904,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(242905,385957)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (243080,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(243081,385957)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (243913,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(243914,385957)
GPGPU-Sim uArch: cycles simulated: 629957  inst.: 11718812 (ipc=14.7) sim_rate=26573 (inst/sec) elapsed = 0:0:07:21 / Sun Mar  6 05:38:21 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(155,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (245381,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(245382,385957)
GPGPU-Sim uArch: cycles simulated: 631457  inst.: 11742024 (ipc=14.7) sim_rate=26565 (inst/sec) elapsed = 0:0:07:22 / Sun Mar  6 05:38:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (246038,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(246039,385957)
GPGPU-Sim uArch: cycles simulated: 632957  inst.: 11764331 (ipc=14.7) sim_rate=26556 (inst/sec) elapsed = 0:0:07:23 / Sun Mar  6 05:38:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (247768,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(247769,385957)
GPGPU-Sim uArch: cycles simulated: 634457  inst.: 11788150 (ipc=14.7) sim_rate=26549 (inst/sec) elapsed = 0:0:07:24 / Sun Mar  6 05:38:24 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (248602,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(248603,385957)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (249130,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(249131,385957)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (249865,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(249866,385957)
GPGPU-Sim uArch: cycles simulated: 635957  inst.: 11817670 (ipc=14.8) sim_rate=26556 (inst/sec) elapsed = 0:0:07:25 / Sun Mar  6 05:38:25 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(160,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (251857,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(251858,385957)
GPGPU-Sim uArch: cycles simulated: 637957  inst.: 11845364 (ipc=14.8) sim_rate=26559 (inst/sec) elapsed = 0:0:07:26 / Sun Mar  6 05:38:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (252866,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(252867,385957)
GPGPU-Sim uArch: cycles simulated: 639457  inst.: 11867246 (ipc=14.8) sim_rate=26548 (inst/sec) elapsed = 0:0:07:27 / Sun Mar  6 05:38:27 2016
GPGPU-Sim uArch: cycles simulated: 641457  inst.: 11891434 (ipc=14.7) sim_rate=26543 (inst/sec) elapsed = 0:0:07:28 / Sun Mar  6 05:38:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (256251,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(256252,385957)
GPGPU-Sim uArch: cycles simulated: 642957  inst.: 11910016 (ipc=14.7) sim_rate=26525 (inst/sec) elapsed = 0:0:07:29 / Sun Mar  6 05:38:29 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(130,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 644957  inst.: 11934818 (ipc=14.7) sim_rate=26521 (inst/sec) elapsed = 0:0:07:30 / Sun Mar  6 05:38:30 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (259299,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(259300,385957)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (259450,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(259451,385957)
GPGPU-Sim uArch: cycles simulated: 646457  inst.: 11958048 (ipc=14.7) sim_rate=26514 (inst/sec) elapsed = 0:0:07:31 / Sun Mar  6 05:38:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (261734,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(261735,385957)
GPGPU-Sim uArch: cycles simulated: 647957  inst.: 11978094 (ipc=14.7) sim_rate=26500 (inst/sec) elapsed = 0:0:07:32 / Sun Mar  6 05:38:32 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (263266,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(263267,385957)
GPGPU-Sim uArch: cycles simulated: 649957  inst.: 12008387 (ipc=14.7) sim_rate=26508 (inst/sec) elapsed = 0:0:07:33 / Sun Mar  6 05:38:33 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(109,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 651457  inst.: 12031924 (ipc=14.7) sim_rate=26502 (inst/sec) elapsed = 0:0:07:34 / Sun Mar  6 05:38:34 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (265668,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(265669,385957)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (265755,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(265756,385957)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (265866,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(265867,385957)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (266686,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(266687,385957)
GPGPU-Sim uArch: cycles simulated: 652957  inst.: 12060062 (ipc=14.7) sim_rate=26505 (inst/sec) elapsed = 0:0:07:35 / Sun Mar  6 05:38:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (267169,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(267170,385957)
GPGPU-Sim uArch: cycles simulated: 654457  inst.: 12083425 (ipc=14.7) sim_rate=26498 (inst/sec) elapsed = 0:0:07:36 / Sun Mar  6 05:38:36 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(166,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 656457  inst.: 12109840 (ipc=14.7) sim_rate=26498 (inst/sec) elapsed = 0:0:07:37 / Sun Mar  6 05:38:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (270767,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(270768,385957)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (271777,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(271778,385957)
GPGPU-Sim uArch: cycles simulated: 657957  inst.: 12129124 (ipc=14.7) sim_rate=26482 (inst/sec) elapsed = 0:0:07:38 / Sun Mar  6 05:38:38 2016
GPGPU-Sim uArch: cycles simulated: 659457  inst.: 12147192 (ipc=14.7) sim_rate=26464 (inst/sec) elapsed = 0:0:07:39 / Sun Mar  6 05:38:39 2016
GPGPU-Sim uArch: cycles simulated: 661457  inst.: 12173446 (ipc=14.7) sim_rate=26464 (inst/sec) elapsed = 0:0:07:40 / Sun Mar  6 05:38:40 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (275764,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(275765,385957)
GPGPU-Sim uArch: cycles simulated: 662957  inst.: 12189702 (ipc=14.7) sim_rate=26441 (inst/sec) elapsed = 0:0:07:41 / Sun Mar  6 05:38:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (277357,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(277358,385957)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(180,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 664957  inst.: 12215617 (ipc=14.7) sim_rate=26440 (inst/sec) elapsed = 0:0:07:42 / Sun Mar  6 05:38:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (279685,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(279686,385957)
GPGPU-Sim uArch: cycles simulated: 666457  inst.: 12235693 (ipc=14.6) sim_rate=26426 (inst/sec) elapsed = 0:0:07:43 / Sun Mar  6 05:38:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (280912,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(280913,385957)
GPGPU-Sim uArch: cycles simulated: 667957  inst.: 12256538 (ipc=14.6) sim_rate=26414 (inst/sec) elapsed = 0:0:07:44 / Sun Mar  6 05:38:44 2016
GPGPU-Sim uArch: cycles simulated: 669957  inst.: 12280707 (ipc=14.6) sim_rate=26410 (inst/sec) elapsed = 0:0:07:45 / Sun Mar  6 05:38:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (285348,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(285349,385957)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(117,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 671957  inst.: 12304303 (ipc=14.6) sim_rate=26404 (inst/sec) elapsed = 0:0:07:46 / Sun Mar  6 05:38:46 2016
GPGPU-Sim uArch: cycles simulated: 673457  inst.: 12322738 (ipc=14.6) sim_rate=26387 (inst/sec) elapsed = 0:0:07:47 / Sun Mar  6 05:38:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (287791,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(287792,385957)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (287902,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(287903,385957)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (288779,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(288780,385957)
GPGPU-Sim uArch: cycles simulated: 675457  inst.: 12352204 (ipc=14.6) sim_rate=26393 (inst/sec) elapsed = 0:0:07:48 / Sun Mar  6 05:38:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (290807,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(290808,385957)
GPGPU-Sim uArch: cycles simulated: 676957  inst.: 12373652 (ipc=14.6) sim_rate=26383 (inst/sec) elapsed = 0:0:07:49 / Sun Mar  6 05:38:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (291072,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(291073,385957)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (291292,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(291293,385957)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (291414,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(291415,385957)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (291754,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(291755,385957)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(181,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 678457  inst.: 12399591 (ipc=14.6) sim_rate=26382 (inst/sec) elapsed = 0:0:07:50 / Sun Mar  6 05:38:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (293215,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(293216,385957)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (294014,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(294015,385957)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (294226,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(294227,385957)
GPGPU-Sim uArch: cycles simulated: 680457  inst.: 12431715 (ipc=14.6) sim_rate=26394 (inst/sec) elapsed = 0:0:07:51 / Sun Mar  6 05:38:51 2016
GPGPU-Sim uArch: cycles simulated: 681957  inst.: 12450927 (ipc=14.6) sim_rate=26379 (inst/sec) elapsed = 0:0:07:52 / Sun Mar  6 05:38:52 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (296659,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(296660,385957)
GPGPU-Sim uArch: cycles simulated: 683457  inst.: 12469263 (ipc=14.6) sim_rate=26362 (inst/sec) elapsed = 0:0:07:53 / Sun Mar  6 05:38:53 2016
GPGPU-Sim uArch: cycles simulated: 684957  inst.: 12485158 (ipc=14.6) sim_rate=26339 (inst/sec) elapsed = 0:0:07:54 / Sun Mar  6 05:38:54 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(193,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 686457  inst.: 12501126 (ipc=14.6) sim_rate=26318 (inst/sec) elapsed = 0:0:07:55 / Sun Mar  6 05:38:55 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (301571,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(301572,385957)
GPGPU-Sim uArch: cycles simulated: 688457  inst.: 12522180 (ipc=14.5) sim_rate=26307 (inst/sec) elapsed = 0:0:07:56 / Sun Mar  6 05:38:56 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (303048,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(303049,385957)
GPGPU-Sim uArch: cycles simulated: 689957  inst.: 12542675 (ipc=14.5) sim_rate=26294 (inst/sec) elapsed = 0:0:07:57 / Sun Mar  6 05:38:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (304518,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(304519,385957)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (305814,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(305815,385957)
GPGPU-Sim uArch: cycles simulated: 691957  inst.: 12570211 (ipc=14.5) sim_rate=26297 (inst/sec) elapsed = 0:0:07:58 / Sun Mar  6 05:38:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (306447,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(306448,385957)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(136,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 693457  inst.: 12586388 (ipc=14.5) sim_rate=26276 (inst/sec) elapsed = 0:0:07:59 / Sun Mar  6 05:38:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (307893,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(307894,385957)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (309368,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(309369,385957)
GPGPU-Sim uArch: cycles simulated: 695457  inst.: 12611661 (ipc=14.5) sim_rate=26274 (inst/sec) elapsed = 0:0:08:00 / Sun Mar  6 05:39:00 2016
GPGPU-Sim uArch: cycles simulated: 696957  inst.: 12627399 (ipc=14.5) sim_rate=26252 (inst/sec) elapsed = 0:0:08:01 / Sun Mar  6 05:39:01 2016
GPGPU-Sim uArch: cycles simulated: 698957  inst.: 12647085 (ipc=14.4) sim_rate=26238 (inst/sec) elapsed = 0:0:08:02 / Sun Mar  6 05:39:02 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (313162,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(313163,385957)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (313796,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(313797,385957)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (314089,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(314090,385957)
GPGPU-Sim uArch: cycles simulated: 700457  inst.: 12667334 (ipc=14.4) sim_rate=26226 (inst/sec) elapsed = 0:0:08:03 / Sun Mar  6 05:39:03 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (315342,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(315343,385957)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(141,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 702457  inst.: 12695599 (ipc=14.4) sim_rate=26230 (inst/sec) elapsed = 0:0:08:04 / Sun Mar  6 05:39:04 2016
GPGPU-Sim uArch: cycles simulated: 703957  inst.: 12711035 (ipc=14.4) sim_rate=26208 (inst/sec) elapsed = 0:0:08:05 / Sun Mar  6 05:39:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (318583,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(318584,385957)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (319242,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(319243,385957)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (319403,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(319404,385957)
GPGPU-Sim uArch: cycles simulated: 705457  inst.: 12730032 (ipc=14.4) sim_rate=26193 (inst/sec) elapsed = 0:0:08:06 / Sun Mar  6 05:39:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (319929,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(319930,385957)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (321372,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(321373,385957)
GPGPU-Sim uArch: cycles simulated: 707457  inst.: 12760449 (ipc=14.4) sim_rate=26202 (inst/sec) elapsed = 0:0:08:07 / Sun Mar  6 05:39:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (321558,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(321559,385957)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (321866,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(321867,385957)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(150,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 708957  inst.: 12783902 (ipc=14.4) sim_rate=26196 (inst/sec) elapsed = 0:0:08:08 / Sun Mar  6 05:39:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (324375,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(324376,385957)
GPGPU-Sim uArch: cycles simulated: 710457  inst.: 12800831 (ipc=14.4) sim_rate=26177 (inst/sec) elapsed = 0:0:08:09 / Sun Mar  6 05:39:09 2016
GPGPU-Sim uArch: cycles simulated: 711957  inst.: 12815445 (ipc=14.4) sim_rate=26153 (inst/sec) elapsed = 0:0:08:10 / Sun Mar  6 05:39:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (326939,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(326940,385957)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (327563,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(327564,385957)
GPGPU-Sim uArch: cycles simulated: 713957  inst.: 12841318 (ipc=14.4) sim_rate=26153 (inst/sec) elapsed = 0:0:08:11 / Sun Mar  6 05:39:11 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (328924,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(328925,385957)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (329264,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(329265,385957)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (329353,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(329354,385957)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (329409,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(329410,385957)
GPGPU-Sim uArch: cycles simulated: 715457  inst.: 12859659 (ipc=14.4) sim_rate=26137 (inst/sec) elapsed = 0:0:08:12 / Sun Mar  6 05:39:12 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (330297,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(330298,385957)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(221,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 716957  inst.: 12880931 (ipc=14.4) sim_rate=26127 (inst/sec) elapsed = 0:0:08:13 / Sun Mar  6 05:39:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (332281,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(332282,385957)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (332451,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(332452,385957)
GPGPU-Sim uArch: cycles simulated: 718957  inst.: 12910936 (ipc=14.4) sim_rate=26135 (inst/sec) elapsed = 0:0:08:14 / Sun Mar  6 05:39:14 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (333938,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(333939,385957)
GPGPU-Sim uArch: cycles simulated: 720457  inst.: 12931406 (ipc=14.4) sim_rate=26124 (inst/sec) elapsed = 0:0:08:15 / Sun Mar  6 05:39:15 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (335131,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(335132,385957)
GPGPU-Sim uArch: cycles simulated: 721957  inst.: 12949998 (ipc=14.4) sim_rate=26108 (inst/sec) elapsed = 0:0:08:16 / Sun Mar  6 05:39:16 2016
GPGPU-Sim uArch: cycles simulated: 723457  inst.: 12965485 (ipc=14.3) sim_rate=26087 (inst/sec) elapsed = 0:0:08:17 / Sun Mar  6 05:39:17 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(197,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (337907,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(337908,385957)
GPGPU-Sim uArch: cycles simulated: 724957  inst.: 12984589 (ipc=14.3) sim_rate=26073 (inst/sec) elapsed = 0:0:08:18 / Sun Mar  6 05:39:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (339503,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(339504,385957)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (339547,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(339548,385957)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (340657,385957), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(340658,385957)
GPGPU-Sim uArch: cycles simulated: 726957  inst.: 13009518 (ipc=14.3) sim_rate=26071 (inst/sec) elapsed = 0:0:08:19 / Sun Mar  6 05:39:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (341274,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(341275,385957)
GPGPU-Sim uArch: cycles simulated: 728457  inst.: 13028030 (ipc=14.3) sim_rate=26056 (inst/sec) elapsed = 0:0:08:20 / Sun Mar  6 05:39:20 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (343035,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(343036,385957)
GPGPU-Sim uArch: cycles simulated: 729957  inst.: 13045123 (ipc=14.3) sim_rate=26038 (inst/sec) elapsed = 0:0:08:21 / Sun Mar  6 05:39:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (344044,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(344045,385957)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(232,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 731457  inst.: 13065706 (ipc=14.3) sim_rate=26027 (inst/sec) elapsed = 0:0:08:22 / Sun Mar  6 05:39:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (345672,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(345673,385957)
GPGPU-Sim uArch: cycles simulated: 732957  inst.: 13085501 (ipc=14.3) sim_rate=26014 (inst/sec) elapsed = 0:0:08:23 / Sun Mar  6 05:39:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (347666,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(347667,385957)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (347886,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(347887,385957)
GPGPU-Sim uArch: cycles simulated: 734957  inst.: 13111651 (ipc=14.3) sim_rate=26015 (inst/sec) elapsed = 0:0:08:24 / Sun Mar  6 05:39:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (350417,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(350418,385957)
GPGPU-Sim uArch: cycles simulated: 736457  inst.: 13133632 (ipc=14.3) sim_rate=26007 (inst/sec) elapsed = 0:0:08:25 / Sun Mar  6 05:39:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (350665,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(350666,385957)
GPGPU-Sim uArch: cycles simulated: 737957  inst.: 13156431 (ipc=14.3) sim_rate=26000 (inst/sec) elapsed = 0:0:08:26 / Sun Mar  6 05:39:26 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(196,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (352090,385957), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(352091,385957)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (352195,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(352196,385957)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (352468,385957), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(352469,385957)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (352718,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(352719,385957)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (352760,385957), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(352761,385957)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (353690,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(353691,385957)
GPGPU-Sim uArch: cycles simulated: 739957  inst.: 13193014 (ipc=14.3) sim_rate=26021 (inst/sec) elapsed = 0:0:08:27 / Sun Mar  6 05:39:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (354672,385957), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(354673,385957)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (355205,385957), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(355206,385957)
GPGPU-Sim uArch: cycles simulated: 741457  inst.: 13215895 (ipc=14.3) sim_rate=26015 (inst/sec) elapsed = 0:0:08:28 / Sun Mar  6 05:39:28 2016
GPGPU-Sim uArch: cycles simulated: 742957  inst.: 13235478 (ipc=14.3) sim_rate=26002 (inst/sec) elapsed = 0:0:08:29 / Sun Mar  6 05:39:29 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (357737,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(357738,385957)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(172,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 744957  inst.: 13265682 (ipc=14.3) sim_rate=26011 (inst/sec) elapsed = 0:0:08:30 / Sun Mar  6 05:39:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (359973,385957), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(359974,385957)
GPGPU-Sim uArch: cycles simulated: 746457  inst.: 13281275 (ipc=14.3) sim_rate=25990 (inst/sec) elapsed = 0:0:08:31 / Sun Mar  6 05:39:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (362280,385957), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(362281,385957)
GPGPU-Sim uArch: cycles simulated: 748457  inst.: 13306776 (ipc=14.3) sim_rate=25989 (inst/sec) elapsed = 0:0:08:32 / Sun Mar  6 05:39:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (362787,385957), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(362788,385957)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (363176,385957), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(363177,385957)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (363212,385957), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(363213,385957)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (363403,385957), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(363404,385957)
GPGPU-Sim uArch: cycles simulated: 749957  inst.: 13334134 (ipc=14.3) sim_rate=25992 (inst/sec) elapsed = 0:0:08:33 / Sun Mar  6 05:39:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (364103,385957), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(364104,385957)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (364325,385957), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(364326,385957)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (364434,385957), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(364435,385957)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(254,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (364967,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (364967,385957), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 751957  inst.: 13370947 (ipc=14.3) sim_rate=26013 (inst/sec) elapsed = 0:0:08:34 / Sun Mar  6 05:39:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (367332,385957), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 753457  inst.: 13391684 (ipc=14.3) sim_rate=26003 (inst/sec) elapsed = 0:0:08:35 / Sun Mar  6 05:39:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (368213,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (368546,385957), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 754957  inst.: 13407330 (ipc=14.3) sim_rate=25983 (inst/sec) elapsed = 0:0:08:36 / Sun Mar  6 05:39:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (369011,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (369315,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (369523,385957), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 756957  inst.: 13430943 (ipc=14.3) sim_rate=25978 (inst/sec) elapsed = 0:0:08:37 / Sun Mar  6 05:39:37 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (371999,385957), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(214,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (372585,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (372888,385957), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 758957  inst.: 13454408 (ipc=14.3) sim_rate=25973 (inst/sec) elapsed = 0:0:08:38 / Sun Mar  6 05:39:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (373066,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (373236,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (373541,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (374423,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (374666,385957), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 760957  inst.: 13480375 (ipc=14.3) sim_rate=25973 (inst/sec) elapsed = 0:0:08:39 / Sun Mar  6 05:39:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (375245,385957), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 762957  inst.: 13500551 (ipc=14.3) sim_rate=25962 (inst/sec) elapsed = 0:0:08:40 / Sun Mar  6 05:39:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (377142,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (378396,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (378969,385957), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 764957  inst.: 13520893 (ipc=14.2) sim_rate=25951 (inst/sec) elapsed = 0:0:08:41 / Sun Mar  6 05:39:41 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (379588,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (380006,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (380116,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (380257,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (380701,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (380787,385957), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(247,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (381172,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (381214,385957), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (381364,385957), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 767457  inst.: 13545025 (ipc=14.2) sim_rate=25948 (inst/sec) elapsed = 0:0:08:42 / Sun Mar  6 05:39:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (381530,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (381672,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (382272,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (382478,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (382558,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (382702,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (382960,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (382985,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (383487,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (383642,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (383668,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (383805,385957), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 769957  inst.: 13568242 (ipc=14.2) sim_rate=25943 (inst/sec) elapsed = 0:0:08:43 / Sun Mar  6 05:39:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (384107,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (384211,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (384231,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (384637,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (384862,385957), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (385268,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (385625,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (385685,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (385807,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (385903,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (385935,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (385972,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (385998,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (386028,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (386104,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (386365,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (386531,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (386606,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (386639,385957), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 772957  inst.: 13590102 (ipc=14.1) sim_rate=25935 (inst/sec) elapsed = 0:0:08:44 / Sun Mar  6 05:39:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (387131,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (387218,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (387262,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (387325,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (387381,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (387472,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (387489,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (387688,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (387711,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (387833,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (387876,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (388107,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (388248,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (388256,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (388620,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (388651,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (388767,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (389189,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (389216,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (389644,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (389691,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (389839,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (390005,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (390046,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (390535,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (390552,385957), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (390734,385957), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (390995,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (391774,385957), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (392029,385957), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 392030
gpu_sim_insn = 5476299
gpu_ipc =      13.9691
gpu_tot_sim_cycle = 777987
gpu_tot_sim_insn = 13603821
gpu_tot_ipc =      17.4859
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1831203
gpu_stall_icnt2sh    = 4880300
gpu_total_sim_rate=25961

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790969
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 79925, Miss = 72083, Miss_rate = 0.902, Pending_hits = 5113, Reservation_fails = 634455
	L1D_cache_core[1]: Access = 81073, Miss = 73129, Miss_rate = 0.902, Pending_hits = 5164, Reservation_fails = 635926
	L1D_cache_core[2]: Access = 79624, Miss = 71784, Miss_rate = 0.902, Pending_hits = 5026, Reservation_fails = 638051
	L1D_cache_core[3]: Access = 78743, Miss = 70836, Miss_rate = 0.900, Pending_hits = 5019, Reservation_fails = 634366
	L1D_cache_core[4]: Access = 78802, Miss = 70887, Miss_rate = 0.900, Pending_hits = 5056, Reservation_fails = 629502
	L1D_cache_core[5]: Access = 75568, Miss = 67982, Miss_rate = 0.900, Pending_hits = 4854, Reservation_fails = 612412
	L1D_cache_core[6]: Access = 79604, Miss = 71875, Miss_rate = 0.903, Pending_hits = 4996, Reservation_fails = 638036
	L1D_cache_core[7]: Access = 76873, Miss = 69143, Miss_rate = 0.899, Pending_hits = 5009, Reservation_fails = 624516
	L1D_cache_core[8]: Access = 76986, Miss = 69513, Miss_rate = 0.903, Pending_hits = 4938, Reservation_fails = 627291
	L1D_cache_core[9]: Access = 72751, Miss = 65407, Miss_rate = 0.899, Pending_hits = 4788, Reservation_fails = 596133
	L1D_cache_core[10]: Access = 77969, Miss = 70386, Miss_rate = 0.903, Pending_hits = 4984, Reservation_fails = 624306
	L1D_cache_core[11]: Access = 74960, Miss = 67395, Miss_rate = 0.899, Pending_hits = 4896, Reservation_fails = 608695
	L1D_cache_core[12]: Access = 78030, Miss = 70356, Miss_rate = 0.902, Pending_hits = 4997, Reservation_fails = 635290
	L1D_cache_core[13]: Access = 78322, Miss = 70484, Miss_rate = 0.900, Pending_hits = 5040, Reservation_fails = 621756
	L1D_cache_core[14]: Access = 74608, Miss = 67318, Miss_rate = 0.902, Pending_hits = 4779, Reservation_fails = 618838
	L1D_total_cache_accesses = 1163838
	L1D_total_cache_misses = 1048578
	L1D_total_cache_miss_rate = 0.9010
	L1D_total_cache_pending_hits = 74659
	L1D_total_cache_reservation_fails = 9379573
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 117677
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 641588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6789154
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117197
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2590419
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789972
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2575, 2221, 2366, 2082, 2437, 2638, 2218, 2002, 2006, 2047, 2395, 1888, 1902, 1787, 1928, 1950, 2111, 1688, 1938, 1766, 2116, 1775, 2010, 1682, 2333, 2170, 2210, 1894, 1823, 2075, 2007, 1849, 1492, 1814, 2358, 1814, 2050, 2050, 2101, 2032, 2173, 1719, 2393, 1928, 2324, 1879, 2020, 1814, 
gpgpu_n_tot_thrd_icount = 46896160
gpgpu_n_tot_w_icount = 1465505
gpgpu_n_stall_shd_mem = 10183844
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641588
gpgpu_n_mem_write_global = 408906
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1825308
gpgpu_n_store_insn = 666126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1334676
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10180687
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16981368	W0_Idle:885282	W0_Scoreboard:3038327	W1:354329	W2:166520	W3:106974	W4:77924	W5:60331	W6:51433	W7:47129	W8:44303	W9:41311	W10:36415	W11:35326	W12:30282	W13:26455	W14:23551	W15:19230	W16:17218	W17:15770	W18:13384	W19:12921	W20:12895	W21:11426	W22:13319	W23:13105	W24:13584	W25:11048	W26:9727	W27:6992	W28:5239	W29:2270	W30:588	W31:186	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5132704 {8:641588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16377136 {40:408633,72:83,136:190,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87255968 {136:641588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3271248 {8:408906,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 515 
maxdqlatency = 0 
maxmflatency = 1227 
averagemflatency = 370 
max_icnt2mem_latency = 921 
max_icnt2sh_latency = 777130 
mrq_lat_table:40215 	3708 	1066 	3432 	4636 	617 	218 	92 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187036 	724481 	138966 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	94880 	63648 	116225 	320622 	245255 	207344 	2595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38940 	303422 	281635 	17527 	79 	0 	0 	2 	9 	38 	921 	7948 	14786 	37044 	90554 	166515 	91089 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	1454 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        30        24        24        30        31        32        41        48        32        28        24        32        34        35        34 
dram[1]:        35        27        24        24        22        22        30        26        31        20        23        29        34        34        41        32 
dram[2]:        36        39        53        35        25        30        32        44        34        32        35        28        34        42        39        56 
dram[3]:        22        18        35        30        29        22        30        30        30        22        26        30        32        32        39        36 
dram[4]:        32        25        31        32        28        28        32        32        30        32        24        30        33        37        32        33 
dram[5]:        34        29        30        30        24        22        30        26        23        27        22        32        32        32        32        32 
maximum service time to same row:
dram[0]:     69897     56219     64865     38578     54464     56870     49308     53431     84338     48081     72119     58622     89832     59381    102570    101082 
dram[1]:     70565     68433     73990     52525     69599     35970     60738     44678     44156     84228     71123     82559    105082    106474     68650     97707 
dram[2]:     57798     39014     66066     73204     90989     54855     56279     61773     48641     70677    107569     47950     59805     53023    138203    150931 
dram[3]:     62570     47290     65095     59745     41930     50085     49981     52133     44409     48220     47590     57815     79219    106549     69043     76163 
dram[4]:     63554     67625     63884     56907     67831     79638     49495     71969     53225     48774     46599     75916    115679     93804     68818     99957 
dram[5]:     63488     62253     58849    103178     78674     55209     60553     50738     67078     62472     56179     67065    101388     97842    145516     84611 
average row accesses per activate:
dram[0]:  3.978417  3.500000  3.185185  3.229268  3.954887  4.361538  3.248756  3.714286  5.460870  4.650685  3.781022  3.715328  5.227273  5.468750  7.976744  6.385965 
dram[1]:  4.136646  3.803371  3.736842  3.614973  3.381721  3.195652  3.553299  3.634021  3.264706  3.739362  4.073333  3.622517  4.261364  5.703125  6.350000  6.877193 
dram[2]:  3.389474  3.668571  4.482014  4.176101  3.646667  4.086331  4.409396  4.190184  3.706806  3.362745  3.426035  2.979167  5.522388  5.514706  8.487804  7.530612 
dram[3]:  3.122066  3.239796  3.963856  4.232705  4.347457  3.656051  3.988304  3.497326  3.700535  3.381643  2.958115  2.953368  5.000000  4.493827  6.047619  4.841464 
dram[4]:  3.891892  4.026144  3.695402  3.654088  4.181159  3.635294  3.510870  3.932432  4.955883  4.205883  3.739726  4.280702  5.013699  5.142857  7.395833  9.194445 
dram[5]:  3.216495  3.424390  3.230000  3.258373  3.318681  2.956731  4.781955  4.179012  3.615385  3.115556  3.438710  3.190476  5.054054  5.671875  6.745098  6.035088 
average row locality = 53990/13835 = 3.902421
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       409       454       475       471       408       431       506       510       472       494       419       420       330       336       340       362 
dram[1]:       448       455       476       466       457       448       531       542       503       504       455       421       354       350       378       389 
dram[2]:       444       451       444       462       413       428       498       512       516       506       451       468       357       361       346       366 
dram[3]:       457       443       461       464       392       434       508       495       510       512       450       448       344       344       379       390 
dram[4]:       419       429       461       430       429       452       494       456       506       529       434       392       345       344       351       329 
dram[5]:       443       470       469       487       443       455       480       502       521       514       433       431       344       342       342       341 
total reads: 41885
bank skew: 542/329 = 1.65
chip skew: 7177/6800 = 1.06
number of total write accesses:
dram[0]:       144       197       213       191       118       136       147       166       156       185        99        89        15        14         3         2 
dram[1]:       218       222       234       210       172       140       169       163       163       199       156       126        21        15         3         3 
dram[2]:       200       191       179       202       134       140       159       171       192       180       128       104        13        14         2         3 
dram[3]:       208       192       197       209       121       140       174       159       182       188       115       122        26        20         2         7 
dram[4]:       157       187       182       151       148       166       152       126       168       186       112        96        21        16         4         2 
dram[5]:       181       232       177       194       161       160       156       175       184       187       100       105        30        21         2         3 
total reads: 12105
bank skew: 234/2 = 117.00
chip skew: 2214/1874 = 1.18
average mf latency per bank:
dram[0]:       3554      3044      3183      3386      4215      3880      3679      3422      3435      3211      7535      7953     17574     17324     24981     23452
dram[1]:       2972      3047      3212      3498      3757      4047      3534      3605      3519      3243      6412      7706     16171     17624     23237     23235
dram[2]:       3124      3186      3534      3389      4252      4106      3635      3503      3187      3344      6782      7495     16134     17111     24179     24035
dram[3]:       2966      3062      3261      3311      4255      3976      3460      3691      3182      3130      6935      7053     16019     16698     22027     21591
dram[4]:       4586      3302      4512      3825      5379      3864      5096      4058      4462      3074     45077      8666     22584     17685     32910     26499
dram[5]:       3151      2851      3277      3341      3494      3760      3533      3504      3040      3224      7501      7843     15754     17333     24097     25585
maximum mf latency per bank:
dram[0]:        826       899       851       945      1034       900       869       886       870       911       947       886       947       941       996       945
dram[1]:        892       858       879       910       854       947       939       835       922       908       869       901       813       954       928       835
dram[2]:        845       826       919       930       952       884       862       896       892       898       817       856       906       890       900       942
dram[3]:        870       827       879       886       900       850       843       909       936       918       876       907       932       883       894       817
dram[4]:        979       871      1057       890      1215       889      1148       875      1098      1081      1147       911      1118       879      1227       919
dram[5]:       1020       827       829       880       915       881       900       838       836       915       965       901       820       871       913       897

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026939 n_nop=1006284 n_act=2157 n_pre=2141 n_req=8712 n_rd=13674 n_write=2683 bw_util=0.03186
n_activity=144044 dram_eff=0.2271
bk0: 818a 1020092i bk1: 908a 1017979i bk2: 950a 1016955i bk3: 942a 1016744i bk4: 816a 1020090i bk5: 862a 1019620i bk6: 1012a 1017463i bk7: 1020a 1016843i bk8: 944a 1019384i bk9: 988a 1018179i bk10: 838a 1019910i bk11: 840a 1019414i bk12: 660a 1022967i bk13: 672a 1022569i bk14: 680a 1024134i bk15: 724a 1023798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0463153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026939 n_nop=1004571 n_act=2439 n_pre=2423 n_req=9391 n_rd=14354 n_write=3152 bw_util=0.03409
n_activity=157119 dram_eff=0.2228
bk0: 896a 1018595i bk1: 910a 1017797i bk2: 952a 1017380i bk3: 932a 1017560i bk4: 914a 1018030i bk5: 896a 1018427i bk6: 1062a 1017215i bk7: 1084a 1016914i bk8: 1006a 1017340i bk9: 1008a 1017107i bk10: 910a 1018851i bk11: 842a 1019151i bk12: 708a 1022399i bk13: 700a 1023028i bk14: 756a 1023468i bk15: 778a 1023499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0396538
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026939 n_nop=1005560 n_act=2245 n_pre=2229 n_req=9035 n_rd=14046 n_write=2859 bw_util=0.03292
n_activity=147120 dram_eff=0.2298
bk0: 888a 1018177i bk1: 902a 1018213i bk2: 888a 1018912i bk3: 924a 1017977i bk4: 826a 1019367i bk5: 856a 1019365i bk6: 996a 1017988i bk7: 1024a 1017102i bk8: 1032a 1017393i bk9: 1012a 1016912i bk10: 902a 1018577i bk11: 936a 1018044i bk12: 714a 1022695i bk13: 722a 1022630i bk14: 692a 1023855i bk15: 732a 1023855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0492084
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026939 n_nop=1005055 n_act=2445 n_pre=2429 n_req=9093 n_rd=14062 n_write=2948 bw_util=0.03313
n_activity=155046 dram_eff=0.2194
bk0: 914a 1017305i bk1: 886a 1017768i bk2: 922a 1018061i bk3: 928a 1018043i bk4: 784a 1020458i bk5: 868a 1019162i bk6: 1016a 1017931i bk7: 990a 1017696i bk8: 1020a 1017601i bk9: 1024a 1017079i bk10: 900a 1018358i bk11: 896a 1018244i bk12: 688a 1022613i bk13: 688a 1022739i bk14: 758a 1023302i bk15: 780a 1022972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0392019
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026939 n_nop=1006557 n_act=2067 n_pre=2051 n_req=8674 n_rd=13600 n_write=2664 bw_util=0.03167
n_activity=143527 dram_eff=0.2266
bk0: 838a 1019643i bk1: 858a 1019145i bk2: 922a 1018613i bk3: 860a 1019120i bk4: 858a 1019281i bk5: 904a 1017852i bk6: 988a 1017065i bk7: 912a 1018055i bk8: 1012a 1018391i bk9: 1058a 1017285i bk10: 868a 1019420i bk11: 784a 1020595i bk12: 690a 1022371i bk13: 688a 1022373i bk14: 702a 1023475i bk15: 658a 1024290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0532641
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1026939 n_nop=1004986 n_act=2482 n_pre=2466 n_req=9085 n_rd=14034 n_write=2971 bw_util=0.03312
n_activity=154347 dram_eff=0.2203
bk0: 886a 1018329i bk1: 940a 1016809i bk2: 938a 1017978i bk3: 974a 1016948i bk4: 886a 1018320i bk5: 910a 1017556i bk6: 960a 1018697i bk7: 1004a 1017484i bk8: 1042a 1017247i bk9: 1028a 1016515i bk10: 866a 1019305i bk11: 862a 1019241i bk12: 688a 1022545i bk13: 684a 1022867i bk14: 684a 1023590i bk15: 682a 1023892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0418915

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83450, Miss = 3359, Miss_rate = 0.040, Pending_hits = 17, Reservation_fails = 224
L2_cache_bank[1]: Access = 84312, Miss = 3478, Miss_rate = 0.041, Pending_hits = 8, Reservation_fails = 218
L2_cache_bank[2]: Access = 83752, Miss = 3602, Miss_rate = 0.043, Pending_hits = 23, Reservation_fails = 111
L2_cache_bank[3]: Access = 84674, Miss = 3575, Miss_rate = 0.042, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 83547, Miss = 3469, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 12
L2_cache_bank[5]: Access = 84969, Miss = 3554, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 269
L2_cache_bank[6]: Access = 83872, Miss = 3501, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 84482, Miss = 3530, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 123436, Miss = 3439, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 175
L2_cache_bank[9]: Access = 85372, Miss = 3361, Miss_rate = 0.039, Pending_hits = 12, Reservation_fails = 228
L2_cache_bank[10]: Access = 83901, Miss = 3475, Miss_rate = 0.041, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[11]: Access = 84802, Miss = 3542, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 1050569
L2_total_cache_misses = 41885
L2_total_cache_miss_rate = 0.0399
L2_total_cache_pending_hits = 149
L2_total_cache_reservation_fails = 1241
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 902
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401970
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.305
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3617191
icnt_total_pkts_simt_to_mem=1460128
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 59.1515
	minimum = 6
	maximum = 719
Network latency average = 36.3896
	minimum = 6
	maximum = 507
Slowest packet = 1023658
Flit latency average = 25.348
	minimum = 6
	maximum = 506
Slowest flit = 4517591
Fragmentation average = 0.0921354
	minimum = 0
	maximum = 390
Injected packet rate average = 0.102929
	minimum = 0.0911384 (at node 0)
	maximum = 0.15134 (at node 23)
Accepted packet rate average = 0.102929
	minimum = 0.0911384 (at node 0)
	maximum = 0.15134 (at node 23)
Injected flit rate average = 0.259502
	minimum = 0.120674 (at node 9)
	maximum = 0.459909 (at node 23)
Accepted flit rate average= 0.259502
	minimum = 0.144703 (at node 25)
	maximum = 0.35422 (at node 12)
Injected packet length average = 2.52117
Accepted packet length average = 2.52117
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.873 (6 samples)
	minimum = 6 (6 samples)
	maximum = 345.833 (6 samples)
Network latency average = 22.9272 (6 samples)
	minimum = 6 (6 samples)
	maximum = 271.5 (6 samples)
Flit latency average = 17.3658 (6 samples)
	minimum = 6 (6 samples)
	maximum = 269 (6 samples)
Fragmentation average = 0.0434543 (6 samples)
	minimum = 0 (6 samples)
	maximum = 162.333 (6 samples)
Injected packet rate average = 0.0526443 (6 samples)
	minimum = 0.0408025 (6 samples)
	maximum = 0.102314 (6 samples)
Accepted packet rate average = 0.0526443 (6 samples)
	minimum = 0.0408025 (6 samples)
	maximum = 0.102314 (6 samples)
Injected flit rate average = 0.125489 (6 samples)
	minimum = 0.0569248 (6 samples)
	maximum = 0.243901 (6 samples)
Accepted flit rate average = 0.125489 (6 samples)
	minimum = 0.0730688 (6 samples)
	maximum = 0.207585 (6 samples)
Injected packet size average = 2.38372 (6 samples)
Accepted packet size average = 2.38372 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 44 sec (524 sec)
gpgpu_simulation_rate = 25961 (inst/sec)
gpgpu_simulation_rate = 1484 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,777987)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,777987)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,777987)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,777987)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,777987)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,777987)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,777987)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(81,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(65,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 778487  inst.: 13909075 (ipc=610.5) sim_rate=26493 (inst/sec) elapsed = 0:0:08:45 / Sun Mar  6 05:39:45 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(82,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 778987  inst.: 13924491 (ipc=320.7) sim_rate=26472 (inst/sec) elapsed = 0:0:08:46 / Sun Mar  6 05:39:46 2016
GPGPU-Sim uArch: cycles simulated: 780987  inst.: 13946770 (ipc=114.3) sim_rate=26464 (inst/sec) elapsed = 0:0:08:47 / Sun Mar  6 05:39:47 2016
GPGPU-Sim uArch: cycles simulated: 782487  inst.: 13959611 (ipc=79.1) sim_rate=26438 (inst/sec) elapsed = 0:0:08:48 / Sun Mar  6 05:39:48 2016
GPGPU-Sim uArch: cycles simulated: 783987  inst.: 13972446 (ipc=61.4) sim_rate=26412 (inst/sec) elapsed = 0:0:08:49 / Sun Mar  6 05:39:49 2016
GPGPU-Sim uArch: cycles simulated: 785487  inst.: 13984865 (ipc=50.8) sim_rate=26386 (inst/sec) elapsed = 0:0:08:50 / Sun Mar  6 05:39:50 2016
GPGPU-Sim uArch: cycles simulated: 786987  inst.: 14000121 (ipc=44.0) sim_rate=26365 (inst/sec) elapsed = 0:0:08:51 / Sun Mar  6 05:39:51 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(11,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 788487  inst.: 14016303 (ipc=39.3) sim_rate=26346 (inst/sec) elapsed = 0:0:08:52 / Sun Mar  6 05:39:52 2016
GPGPU-Sim uArch: cycles simulated: 790487  inst.: 14039958 (ipc=34.9) sim_rate=26341 (inst/sec) elapsed = 0:0:08:53 / Sun Mar  6 05:39:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13104,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13105,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13252,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13253,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13819,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13820,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13933,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13934,777987)
GPGPU-Sim uArch: cycles simulated: 791987  inst.: 14060550 (ipc=32.6) sim_rate=26330 (inst/sec) elapsed = 0:0:08:54 / Sun Mar  6 05:39:54 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14573,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14574,777987)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15098,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15099,777987)
GPGPU-Sim uArch: cycles simulated: 793487  inst.: 14080769 (ipc=30.8) sim_rate=26319 (inst/sec) elapsed = 0:0:08:55 / Sun Mar  6 05:39:55 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15582,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15583,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15601,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15602,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15774,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15775,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16558,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16559,777987)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(60,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16910,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16911,777987)
GPGPU-Sim uArch: cycles simulated: 794987  inst.: 14106010 (ipc=29.5) sim_rate=26317 (inst/sec) elapsed = 0:0:08:56 / Sun Mar  6 05:39:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17364,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17365,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17586,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17587,777987)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17649,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17650,777987)
GPGPU-Sim uArch: cycles simulated: 796487  inst.: 14129792 (ipc=28.4) sim_rate=26312 (inst/sec) elapsed = 0:0:08:57 / Sun Mar  6 05:39:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18874,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18875,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19252,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19253,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19298,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19299,777987)
GPGPU-Sim uArch: cycles simulated: 798487  inst.: 14159360 (ipc=27.1) sim_rate=26318 (inst/sec) elapsed = 0:0:08:58 / Sun Mar  6 05:39:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20681,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20682,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20724,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20725,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20925,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20926,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21604,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21605,777987)
GPGPU-Sim uArch: cycles simulated: 799987  inst.: 14181242 (ipc=26.2) sim_rate=26310 (inst/sec) elapsed = 0:0:08:59 / Sun Mar  6 05:39:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22474,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22475,777987)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(92,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 801487  inst.: 14200968 (ipc=25.4) sim_rate=26298 (inst/sec) elapsed = 0:0:09:00 / Sun Mar  6 05:40:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23597,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23598,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23716,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23717,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24155,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24156,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24725,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24726,777987)
GPGPU-Sim uArch: cycles simulated: 803487  inst.: 14234666 (ipc=24.7) sim_rate=26311 (inst/sec) elapsed = 0:0:09:01 / Sun Mar  6 05:40:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25641,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25642,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25688,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25689,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25787,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25788,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26454,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26455,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26614,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26615,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26918,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26919,777987)
GPGPU-Sim uArch: cycles simulated: 804987  inst.: 14268111 (ipc=24.6) sim_rate=26324 (inst/sec) elapsed = 0:0:09:02 / Sun Mar  6 05:40:02 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(98,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28732,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28733,777987)
GPGPU-Sim uArch: cycles simulated: 806987  inst.: 14301088 (ipc=24.0) sim_rate=26337 (inst/sec) elapsed = 0:0:09:03 / Sun Mar  6 05:40:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29194,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29195,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29598,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(29599,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29870,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29871,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30494,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30495,777987)
GPGPU-Sim uArch: cycles simulated: 808487  inst.: 14328141 (ipc=23.7) sim_rate=26338 (inst/sec) elapsed = 0:0:09:04 / Sun Mar  6 05:40:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30879,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30880,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30941,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30942,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31242,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(31243,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31331,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(31332,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31742,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31743,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32113,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32114,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32228,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32229,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32290,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32291,777987)
GPGPU-Sim uArch: cycles simulated: 810487  inst.: 14377627 (ipc=23.8) sim_rate=26380 (inst/sec) elapsed = 0:0:09:05 / Sun Mar  6 05:40:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32591,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32592,777987)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(116,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33982,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33983,777987)
GPGPU-Sim uArch: cycles simulated: 811987  inst.: 14406956 (ipc=23.6) sim_rate=26386 (inst/sec) elapsed = 0:0:09:06 / Sun Mar  6 05:40:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34185,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34186,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34566,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34567,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34628,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34629,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (34730,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(34731,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (34806,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(34807,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34882,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34883,777987)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34890,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34891,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34915,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(34916,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34960,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34961,777987)
GPGPU-Sim uArch: cycles simulated: 813487  inst.: 14457888 (ipc=24.1) sim_rate=26431 (inst/sec) elapsed = 0:0:09:07 / Sun Mar  6 05:40:07 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36057,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36058,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36976,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36977,777987)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(147,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37196,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37197,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37304,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37305,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37378,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37379,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37450,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37451,777987)
GPGPU-Sim uArch: cycles simulated: 815487  inst.: 14497943 (ipc=23.8) sim_rate=26456 (inst/sec) elapsed = 0:0:09:08 / Sun Mar  6 05:40:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37673,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37674,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38065,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38066,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38211,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38212,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38507,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38508,777987)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38526,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38527,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38619,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(38620,777987)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38949,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38950,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39028,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39029,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39073,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39074,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39178,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39179,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39195,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39196,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39343,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39344,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39395,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(39396,777987)
GPGPU-Sim uArch: cycles simulated: 817487  inst.: 14568321 (ipc=24.4) sim_rate=26536 (inst/sec) elapsed = 0:0:09:09 / Sun Mar  6 05:40:09 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39667,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39668,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39708,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39709,777987)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(166,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39856,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39857,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39935,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39936,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40072,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40073,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40154,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40155,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40396,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(40397,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40438,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40439,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40540,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40541,777987)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40660,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(40661,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40690,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40691,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40838,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40839,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40852,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(40853,777987)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40910,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(40911,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40936,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40937,777987)
GPGPU-Sim uArch: cycles simulated: 818987  inst.: 14631242 (ipc=25.1) sim_rate=26602 (inst/sec) elapsed = 0:0:09:10 / Sun Mar  6 05:40:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41002,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41003,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41033,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41034,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41151,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(41152,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41183,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(41184,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41213,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41214,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41235,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(41236,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41310,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(41311,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41337,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(41338,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41554,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41555,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (41577,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(41578,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41600,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(41601,777987)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(190,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41708,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(41709,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41938,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(41939,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41986,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41987,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42004,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42005,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (42046,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(42047,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42077,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(42078,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42098,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42099,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42113,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(42114,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42241,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42242,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42281,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42282,777987)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42444,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42445,777987)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (42557,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(42558,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42566,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42567,777987)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (42601,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(42602,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42693,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(42694,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42697,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42698,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (42717,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(42718,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (42778,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(42779,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42803,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42804,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42859,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(42860,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (42869,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(42870,777987)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(184,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 820987  inst.: 14764630 (ipc=27.0) sim_rate=26796 (inst/sec) elapsed = 0:0:09:11 / Sun Mar  6 05:40:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (43002,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(43003,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43099,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43100,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43236,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43237,777987)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43328,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43329,777987)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43400,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43401,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43592,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43593,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43626,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(43627,777987)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43677,777987), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43678,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (43763,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(43764,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43826,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43827,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43891,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(43892,777987)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43939,777987), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(43940,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43997,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(43998,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44013,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44014,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44220,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(44221,777987)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44237,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44238,777987)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44262,777987), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(44263,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44332,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(44333,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44411,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44412,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44440,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44441,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44476,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44477,777987)
GPGPU-Sim uArch: cycles simulated: 822487  inst.: 14854600 (ipc=28.1) sim_rate=26910 (inst/sec) elapsed = 0:0:09:12 / Sun Mar  6 05:40:12 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44510,777987), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44511,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44541,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44542,777987)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (44553,777987), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(44554,777987)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44582,777987), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44583,777987)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44613,777987), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44614,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44615,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(44616,777987)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (44735,777987), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(44736,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44877,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44878,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (44887,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(44888,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44913,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(44914,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44949,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44950,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44959,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44960,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44961,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44962,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45175,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45176,777987)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (45189,777987), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(45190,777987)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45268,777987), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(45269,777987)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45293,777987), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45294,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45298,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45299,777987)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45307,777987), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45308,777987)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45342,777987), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(45343,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45345,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(45346,777987)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45485,777987), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45486,777987)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45505,777987), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45506,777987)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45518,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45543,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45607,777987), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(250,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45712,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45731,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45753,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45790,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45801,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45835,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (45848,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (45859,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (45888,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (45891,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45905,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (45917,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45927,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45955,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45996,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46004,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46020,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (46057,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (46058,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (46099,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46105,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46105,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46117,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46151,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46166,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (46177,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46221,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46245,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (46287,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46393,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46402,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46420,777987), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (46435,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (46468,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46472,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46478,777987), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 824487  inst.: 14967672 (ipc=29.3) sim_rate=27066 (inst/sec) elapsed = 0:0:09:13 / Sun Mar  6 05:40:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (46516,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (46539,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (46558,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (46574,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46703,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46710,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (46723,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46728,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (46734,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (46762,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (46763,777987), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (46789,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46797,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46824,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46846,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (46911,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46974,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (46977,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (46989,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46990,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47015,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (47020,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47042,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (47113,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47138,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (47138,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47194,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47230,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47273,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47328,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (47372,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47378,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47380,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (47414,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (47415,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47427,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47438,777987), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47454,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47461,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47471,777987), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47476,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47488,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (47601,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (47731,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47807,777987), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47826,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (47878,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47956,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47992,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (48000,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48493,777987), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 48494
gpu_sim_insn = 1369694
gpu_ipc =      28.2446
gpu_tot_sim_cycle = 826481
gpu_tot_sim_insn = 14973515
gpu_tot_ipc =      18.1172
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1944846
gpu_stall_icnt2sh    = 5245076
gpu_total_sim_rate=27076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 897462
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 84267, Miss = 75749, Miss_rate = 0.899, Pending_hits = 5292, Reservation_fails = 669907
	L1D_cache_core[1]: Access = 85805, Miss = 77166, Miss_rate = 0.899, Pending_hits = 5362, Reservation_fails = 673941
	L1D_cache_core[2]: Access = 84254, Miss = 75622, Miss_rate = 0.898, Pending_hits = 5229, Reservation_fails = 672386
	L1D_cache_core[3]: Access = 83165, Miss = 74614, Miss_rate = 0.897, Pending_hits = 5194, Reservation_fails = 669574
	L1D_cache_core[4]: Access = 83383, Miss = 74825, Miss_rate = 0.897, Pending_hits = 5243, Reservation_fails = 666032
	L1D_cache_core[5]: Access = 80162, Miss = 71751, Miss_rate = 0.895, Pending_hits = 5072, Reservation_fails = 647065
	L1D_cache_core[6]: Access = 84043, Miss = 75729, Miss_rate = 0.901, Pending_hits = 5151, Reservation_fails = 676014
	L1D_cache_core[7]: Access = 81297, Miss = 72823, Miss_rate = 0.896, Pending_hits = 5199, Reservation_fails = 658886
	L1D_cache_core[8]: Access = 81387, Miss = 73195, Miss_rate = 0.899, Pending_hits = 5116, Reservation_fails = 660643
	L1D_cache_core[9]: Access = 77238, Miss = 69264, Miss_rate = 0.897, Pending_hits = 4957, Reservation_fails = 633170
	L1D_cache_core[10]: Access = 82617, Miss = 74332, Miss_rate = 0.900, Pending_hits = 5167, Reservation_fails = 660853
	L1D_cache_core[11]: Access = 79393, Miss = 71218, Miss_rate = 0.897, Pending_hits = 5074, Reservation_fails = 646539
	L1D_cache_core[12]: Access = 82509, Miss = 74206, Miss_rate = 0.899, Pending_hits = 5170, Reservation_fails = 671642
	L1D_cache_core[13]: Access = 82645, Miss = 74121, Miss_rate = 0.897, Pending_hits = 5223, Reservation_fails = 656773
	L1D_cache_core[14]: Access = 79087, Miss = 71103, Miss_rate = 0.899, Pending_hits = 4966, Reservation_fails = 653371
	L1D_total_cache_accesses = 1231252
	L1D_total_cache_misses = 1105718
	L1D_total_cache_miss_rate = 0.8980
	L1D_total_cache_pending_hits = 77415
	L1D_total_cache_reservation_fails = 9916796
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 127200
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 694844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7303419
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126720
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2613377
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 896465
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2903, 2598, 2727, 2251, 2743, 2892, 2489, 2322, 2125, 2243, 2795, 2142, 2062, 1980, 2276, 2232, 2271, 1983, 2124, 2121, 2416, 1982, 2225, 1980, 2606, 2470, 2510, 2238, 2046, 2235, 2162, 2182, 1607, 1951, 2602, 1940, 2305, 2209, 2227, 2287, 2303, 2030, 2573, 2165, 2534, 2020, 2224, 2062, 
gpgpu_n_tot_thrd_icount = 52687136
gpgpu_n_tot_w_icount = 1646473
gpgpu_n_stall_shd_mem = 10756983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 694844
gpgpu_n_mem_write_global = 413336
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1967565
gpgpu_n_store_insn = 679755
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484989
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10753826
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17890973	W0_Idle:898554	W0_Scoreboard:3364214	W1:419433	W2:191445	W3:122791	W4:91176	W5:68374	W6:58375	W7:51525	W8:46993	W9:43157	W10:37930	W11:36101	W12:31008	W13:26853	W14:24217	W15:19874	W16:17629	W17:16192	W18:13781	W19:13195	W20:13117	W21:11637	W22:13549	W23:13261	W24:13677	W25:11100	W26:9768	W27:6992	W28:5239	W29:2270	W30:588	W31:186	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5558752 {8:694844,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16554336 {40:413063,72:83,136:190,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94498784 {136:694844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306688 {8:413336,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 515 
maxdqlatency = 0 
maxmflatency = 1227 
averagemflatency = 368 
max_icnt2mem_latency = 921 
max_icnt2sh_latency = 824028 
mrq_lat_table:46543 	4163 	1239 	3848 	5450 	899 	465 	178 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207012 	756894 	144263 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	117130 	71875 	121891 	329950 	254696 	210109 	2604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41948 	333415 	301171 	18246 	79 	0 	0 	2 	9 	38 	921 	7948 	14786 	37044 	90554 	166515 	95519 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	113 	1537 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        30        24        24        30        31        32        41        48        32        28        24        32        34        35        34 
dram[1]:        35        27        40        24        22        22        30        26        31        25        23        29        34        34        41        35 
dram[2]:        36        39        53        35        25        30        32        44        34        32        35        28        34        42        39        56 
dram[3]:        22        18        35        30        29        22        30        30        30        22        26        30        32        32        39        36 
dram[4]:        32        25        31        32        28        28        32        32        30        32        24        30        33        37        32        33 
dram[5]:        34        29        30        30        24        22        30        26        23        27        23        32        32        32        32        32 
maximum service time to same row:
dram[0]:     69897     56219     64865     38578     54464     56870     49308     53431     84338     48081     72119     58622     89832     59381    102570    101082 
dram[1]:     70565     68433     73990     52525     69599     35970     60738     44678     44156     84228     71123     82559    105082    106474     68650     97707 
dram[2]:     57798     39014     66066     73204     90989     54855     56279     61773     48641     70677    107569     47950     59805     53023    138203    150931 
dram[3]:     62570     47290     65095     59745     41930     50085     49981     52133     44409     48220     47590     57815     79219    106549     69043     76163 
dram[4]:     63554     67625     63884     56907     67831     79638     49495     71969     53225     48774     46599     75916    115679     93804     68818     99957 
dram[5]:     63488     62253     58849    103178     78674     55209     60553     50738     67078     62472     56179     67065    101388     97842    145516     84611 
average row accesses per activate:
dram[0]:  3.722543  3.450704  3.063745  3.261803  3.947712  4.317567  3.339207  3.714976  5.006849  4.491228  3.326203  3.304813  4.690722  4.616162  7.241379  6.000000 
dram[1]:  3.807106  3.588785  3.720930  3.497653  3.384615  3.246377  3.570136  3.628440  3.093117  3.654378  3.695431  3.518919  3.782946  4.422019  6.066667  6.364865 
dram[2]:  3.250000  3.647959  4.084746  3.978947  3.628742  4.126582  4.314286  4.155080  3.761682  3.319328  3.118182  2.787755  4.471698  4.669903  7.431035  6.411765 
dram[3]:  2.954198  3.188596  3.673171  3.963158  4.113475  3.644809  3.994764  3.574879  3.746412  3.216867  2.737705  2.825726  4.091667  3.911290  5.797468  5.269663 
dram[4]:  3.745856  4.011236  3.555556  3.505263  4.155844  3.578680  3.655000  3.928144  4.748466  3.950980  3.532967  3.807692  4.117647  4.607843  7.781818  9.707317 
dram[5]:  3.152466  3.374468  3.158798  3.185185  3.299517  3.051948  4.741722  4.133690  3.544643  3.038314  3.170732  2.977064  4.679612  4.643564  7.509091  6.476923 
average row locality = 62793/16670 = 3.766827
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       477       521       540       543       478       496       597       590       546       562       502       504       428       427       417       430 
dram[1]:       520       527       542       519       524       527       607       617       577       573       548       506       449       449       452       468 
dram[2]:       502       507       512       524       468       505       577       589       588       581       538       554       446       454       429       433 
dram[3]:       543       516       535       521       451       515       578       571       577       590       529       538       452       446       456       462 
dram[4]:       496       507       529       492       488       528       567       521       581       595       513       479       452       438       424       396 
dram[5]:       505       544       536       552       513       533       550       584       592       584       527       520       440       435       411       418 
total reads: 49200
bank skew: 617/396 = 1.56
chip skew: 8405/8006 = 1.05
number of total write accesses:
dram[0]:       167       214       229       217       126       143       161       179       185       206       120       114        27        30         3         2 
dram[1]:       230       241       258       226       180       145       182       174       187       220       180       145        39        33         3         3 
dram[2]:       213       208       211       232       138       147       178       188       217       209       148       129        28        27         2         3 
dram[3]:       231       211       218       232       129       152       185       169       206       211       139       143        39        39         2         7 
dram[4]:       182       207       207       174       152       177       164       135       193       211       130       115        38        32         4         2 
dram[5]:       198       249       200       222       170       172       166       189       202       209       123       129        42        34         2         3 
total reads: 13593
bank skew: 258/2 = 129.00
chip skew: 2446/2123 = 1.15
average mf latency per bank:
dram[0]:       3169      2796      2954      3049      3798      3535      3287      3089      3056      2927      6515      6741     14076     13895     21869     20966
dram[1]:       2767      2793      2942      3249      3481      3658      3217      3300      3160      2948      5576      6685     13156     13975     21006     20623
dram[2]:       2923      2941      3150      3058      3932      3696      3256      3170      2905      2995      5909      6485     13241     14021     21013     21575
dram[3]:       2690      2799      2966      3063      3901      3598      3179      3353      2910      2836      6084      6168     12819     13483     19869     19922
dram[4]:       4073      2981      4113      3448      5005      3508      4629      3700      4020      2812     38875      7346     17842     14284     29219     23495
dram[5]:       2910      2658      2981      3066      3175      3393      3218      3188      2787      2966      6351      6722     12816     14276     21388     22434
maximum mf latency per bank:
dram[0]:        826       899       851       945      1034       900       869       886       870       911       947       886       947       941       996       945
dram[1]:        892       858       879       910       854       947       939       835       922       908       869       901       813       954       928       835
dram[2]:        845       826       919       930       952       884       862       896       892       898       817       856       906       890       900       942
dram[3]:        870       845       879       886       900       850       843       909       936       918       876       907       932       883       894       817
dram[4]:        979       871      1057       890      1215       889      1148       875      1098      1081      1147       911      1118       879      1227       919
dram[5]:       1020       827       829       880       915       881       900       838       836       915       965       901       820       871       913       897

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090950 n_nop=1066472 n_act=2622 n_pre=2606 n_req=10181 n_rd=16116 n_write=3134 bw_util=0.03529
n_activity=167278 dram_eff=0.2302
bk0: 954a 1081837i bk1: 1042a 1080275i bk2: 1080a 1079401i bk3: 1086a 1078895i bk4: 956a 1082986i bk5: 992a 1082666i bk6: 1194a 1079864i bk7: 1180a 1079354i bk8: 1092a 1081362i bk9: 1124a 1080114i bk10: 1004a 1081747i bk11: 1008a 1080806i bk12: 856a 1085305i bk13: 854a 1084343i bk14: 834a 1087223i bk15: 860a 1086994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0629369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090950 n_nop=1064725 n_act=2926 n_pre=2910 n_req=10851 n_rd=16810 n_write=3579 bw_util=0.03738
n_activity=181062 dram_eff=0.2252
bk0: 1040a 1081206i bk1: 1054a 1080323i bk2: 1084a 1079601i bk3: 1038a 1080121i bk4: 1048a 1080950i bk5: 1054a 1081341i bk6: 1214a 1079810i bk7: 1234a 1079560i bk8: 1154a 1079554i bk9: 1146a 1079402i bk10: 1096a 1080883i bk11: 1012a 1081219i bk12: 898a 1084425i bk13: 898a 1085043i bk14: 904a 1086633i bk15: 936a 1086595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0472405
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090950 n_nop=1065758 n_act=2722 n_pre=2706 n_req=10485 n_rd=16414 n_write=3350 bw_util=0.03623
n_activity=170201 dram_eff=0.2322
bk0: 1004a 1080982i bk1: 1014a 1080948i bk2: 1024a 1080809i bk3: 1048a 1080396i bk4: 936a 1082478i bk5: 1010a 1082210i bk6: 1154a 1080127i bk7: 1178a 1079207i bk8: 1176a 1079922i bk9: 1162a 1078607i bk10: 1076a 1080199i bk11: 1108a 1079434i bk12: 892a 1084843i bk13: 908a 1084750i bk14: 858a 1086900i bk15: 866a 1087008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0639489
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090950 n_nop=1065079 n_act=2962 n_pre=2946 n_req=10593 n_rd=16560 n_write=3403 bw_util=0.0366
n_activity=179166 dram_eff=0.2228
bk0: 1086a 1079289i bk1: 1032a 1080267i bk2: 1070a 1080202i bk3: 1042a 1080411i bk4: 902a 1083419i bk5: 1030a 1081891i bk6: 1156a 1080814i bk7: 1142a 1080461i bk8: 1154a 1080197i bk9: 1180a 1079282i bk10: 1058a 1080242i bk11: 1076a 1080355i bk12: 904a 1084662i bk13: 892a 1084838i bk14: 912a 1086428i bk15: 924a 1086356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0451799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090950 n_nop=1066837 n_act=2496 n_pre=2480 n_req=10129 n_rd=16012 n_write=3125 bw_util=0.03508
n_activity=164996 dram_eff=0.232
bk0: 992a 1081801i bk1: 1014a 1081103i bk2: 1058a 1080879i bk3: 984a 1081709i bk4: 976a 1082488i bk5: 1056a 1080139i bk6: 1134a 1079343i bk7: 1042a 1080625i bk8: 1162a 1080788i bk9: 1190a 1079370i bk10: 1026a 1081406i bk11: 958a 1082413i bk12: 904a 1083870i bk13: 876a 1084282i bk14: 848a 1086738i bk15: 792a 1087553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0713076
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1090950 n_nop=1065186 n_act=2942 n_pre=2926 n_req=10554 n_rd=16488 n_write=3408 bw_util=0.03647
n_activity=178477 dram_eff=0.223
bk0: 1010a 1080852i bk1: 1088a 1079443i bk2: 1072a 1080329i bk3: 1104a 1079063i bk4: 1026a 1081214i bk5: 1066a 1080119i bk6: 1100a 1081299i bk7: 1168a 1079888i bk8: 1184a 1079563i bk9: 1168a 1078662i bk10: 1054a 1081188i bk11: 1040a 1081102i bk12: 880a 1084896i bk13: 870a 1085118i bk14: 822a 1087044i bk15: 836a 1087103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0500206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 88316, Miss = 3985, Miss_rate = 0.045, Pending_hits = 17, Reservation_fails = 224
L2_cache_bank[1]: Access = 88917, Miss = 4073, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 279
L2_cache_bank[2]: Access = 88543, Miss = 4219, Miss_rate = 0.048, Pending_hits = 24, Reservation_fails = 111
L2_cache_bank[3]: Access = 89337, Miss = 4186, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 88180, Miss = 4060, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 154
L2_cache_bank[5]: Access = 89601, Miss = 4147, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 314
L2_cache_bank[6]: Access = 88786, Miss = 4121, Miss_rate = 0.046, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 89487, Miss = 4159, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 128714, Miss = 4050, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[9]: Access = 90215, Miss = 3956, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 337
L2_cache_bank[10]: Access = 88529, Miss = 4074, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[11]: Access = 89630, Miss = 4170, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 1108255
L2_total_cache_misses = 49200
L2_total_cache_miss_rate = 0.0444
L2_total_cache_pending_hits = 151
L2_total_cache_reservation_fails = 1683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 652697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1344
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.307
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3887901
icnt_total_pkts_simt_to_mem=1522244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.5591
	minimum = 6
	maximum = 457
Network latency average = 27.1949
	minimum = 6
	maximum = 437
Slowest packet = 2115807
Flit latency average = 18.7531
	minimum = 6
	maximum = 437
Slowest flit = 5169468
Fragmentation average = 0.0299553
	minimum = 0
	maximum = 347
Injected packet rate average = 0.0881148
	minimum = 0.0759063 (at node 13)
	maximum = 0.108838 (at node 23)
Accepted packet rate average = 0.0881148
	minimum = 0.0759063 (at node 13)
	maximum = 0.108838 (at node 23)
Injected flit rate average = 0.254194
	minimum = 0.0816596 (at node 13)
	maximum = 0.487586 (at node 22)
Accepted flit rate average= 0.254194
	minimum = 0.10193 (at node 19)
	maximum = 0.396317 (at node 1)
Injected packet length average = 2.88481
Accepted packet length average = 2.88481
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.1139 (7 samples)
	minimum = 6 (7 samples)
	maximum = 361.714 (7 samples)
Network latency average = 23.5368 (7 samples)
	minimum = 6 (7 samples)
	maximum = 295.143 (7 samples)
Flit latency average = 17.564 (7 samples)
	minimum = 6 (7 samples)
	maximum = 293 (7 samples)
Fragmentation average = 0.0415259 (7 samples)
	minimum = 0 (7 samples)
	maximum = 188.714 (7 samples)
Injected packet rate average = 0.0577115 (7 samples)
	minimum = 0.0458174 (7 samples)
	maximum = 0.103246 (7 samples)
Accepted packet rate average = 0.0577115 (7 samples)
	minimum = 0.0458174 (7 samples)
	maximum = 0.103246 (7 samples)
Injected flit rate average = 0.143876 (7 samples)
	minimum = 0.0604583 (7 samples)
	maximum = 0.278714 (7 samples)
Accepted flit rate average = 0.143876 (7 samples)
	minimum = 0.0771918 (7 samples)
	maximum = 0.234546 (7 samples)
Injected packet size average = 2.49301 (7 samples)
Accepted packet size average = 2.49301 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 13 sec (553 sec)
gpgpu_simulation_rate = 27076 (inst/sec)
gpgpu_simulation_rate = 1494 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,826481)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,826481)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,826481)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,826481)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,826481)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,826481)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,826481)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(7,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(24,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(37,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (410,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(411,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (413,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(414,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (488,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(489,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (494,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(495,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (495,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(496,826481)
GPGPU-Sim uArch: cycles simulated: 826981  inst.: 15249702 (ipc=552.4) sim_rate=27526 (inst/sec) elapsed = 0:0:09:14 / Sun Mar  6 05:40:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (510,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(511,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (518,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(519,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (520,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(521,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (526,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(527,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (528,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(529,826481)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (537,826481), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(538,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (539,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(540,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (540,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(541,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (544,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(545,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (545,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(546,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (546,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(547,826481)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (549,826481), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(550,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (551,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (551,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(552,826481)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(552,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (553,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(554,826481)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (561,826481), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(562,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (562,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (562,826481), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(563,826481)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(564,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (569,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(570,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (570,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(571,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (577,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (577,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(578,826481)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(578,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (578,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (578,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(579,826481)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(579,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (579,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(580,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (582,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(583,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (588,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(589,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (598,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(599,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (602,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(603,826481)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(118,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (613,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(614,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (653,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(654,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (665,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(666,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (692,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(693,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (695,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(696,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (766,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(767,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (784,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(785,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (796,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(797,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (797,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(798,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (813,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(814,826481)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (821,826481), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(822,826481)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(132,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (833,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(834,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (834,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(835,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (862,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (862,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(863,826481)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(863,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (865,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(866,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (870,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (870,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(871,826481)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(871,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (874,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(875,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (877,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (877,826481), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(878,826481)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(878,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (878,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(879,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (896,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(897,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (908,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(909,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (918,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(919,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (925,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(926,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (930,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(931,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (938,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(939,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (951,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(952,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (962,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(963,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (963,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(964,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (968,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(969,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (979,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(980,826481)
GPGPU-Sim uArch: cycles simulated: 827481  inst.: 15493186 (ipc=519.7) sim_rate=27915 (inst/sec) elapsed = 0:0:09:15 / Sun Mar  6 05:40:15 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1015,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1016,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1017,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1018,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1027,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1028,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1041,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1042,826481)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(155,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1063,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1064,826481)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1065,826481), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1066,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1074,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1075,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1091,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1092,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1092,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1093,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1114,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1115,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1120,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1121,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1123,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1124,826481)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,826481), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1144,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1145,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1146,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1147,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1152,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1153,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1154,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1155,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1161,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1162,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1167,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1168,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1168,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1169,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1170,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1171,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1182,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1183,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1210,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1211,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1212,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1213,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1221,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1222,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1234,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1235,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1243,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1244,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1246,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1247,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1256,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1257,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1264,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1265,826481)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(178,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1271,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1272,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1274,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1275,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1276,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1277,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1278,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1279,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1283,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1284,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1298,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1299,826481)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1310,826481), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1311,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1335,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1336,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1354,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1355,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1360,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1361,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1364,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1365,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1368,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1369,826481)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1371,826481), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1372,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1377,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1378,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1379,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1380,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1380,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1381,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1387,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1388,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1397,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1398,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1411,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1411,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1412,826481)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1412,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1413,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1414,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1431,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1432,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1433,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1434,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1440,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1441,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1446,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1447,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1463,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1464,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1464,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1465,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1473,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1474,826481)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(210,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1486,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1486,826481), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1487,826481)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1488,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1490,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1491,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1499,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1500,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1508,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1509,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1522,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1523,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1529,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1530,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1531,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1532,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1532,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1533,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1535,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1536,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1537,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1538,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1538,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1539,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1548,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1549,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1553,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1554,826481)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1554,826481), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1555,826481)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1565,826481), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1566,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1580,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1581,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1610,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1611,826481)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1612,826481), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1613,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1621,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1622,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1627,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1628,826481)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1635,826481), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1636,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1638,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1639,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1640,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1641,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1641,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1642,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1650,826481), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1651,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1653,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1654,826481)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1654,826481), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1655,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1655,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1656,826481)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(227,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1665,826481), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1666,826481)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1674,826481), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1675,826481)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1677,826481), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1678,826481)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1681,826481), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1682,826481)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1694,826481), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1695,826481)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1700,826481), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1701,826481)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1701,826481), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1702,826481)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1717,826481), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1718,826481)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1723,826481), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1724,826481)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1731,826481), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1732,826481)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1742,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1742,826481), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1743,826481)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1743,826481)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1744,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1761,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1761,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1766,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1768,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1771,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1783,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1791,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1793,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1802,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1803,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1803,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1804,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1806,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1807,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1812,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1813,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1817,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1818,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1828,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1843,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1844,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1859,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1860,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1869,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1880,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1880,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1887,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1890,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1892,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1896,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1897,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1898,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1902,826481), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1906,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1907,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1909,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1920,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1921,826481), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(247,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1945,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1952,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1953,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1957,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1962,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1964,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1965,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1968,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1974,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1991,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1998,826481), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 828481  inst.: 15895250 (ipc=460.9) sim_rate=28588 (inst/sec) elapsed = 0:0:09:16 / Sun Mar  6 05:40:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2005,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2013,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2034,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2037,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2038,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2140,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2156,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2158,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2176,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2202,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2234,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2249,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2267,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2351,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2424,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2440,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2443,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2447,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2474,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2479,826481), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2513,826481), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2519,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2576,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2589,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2593,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2595,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2599,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2619,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2628,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2629,826481), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2664,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2669,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2720,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2781,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2865,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2930,826481), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3174,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3188,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3203,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3218,826481), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3219
gpu_sim_insn = 925163
gpu_ipc =     287.4070
gpu_tot_sim_cycle = 829700
gpu_tot_sim_insn = 15898678
gpu_tot_ipc =      19.1620
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1944846
gpu_stall_icnt2sh    = 5245413
gpu_total_sim_rate=28594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 919747
	L1I_total_cache_misses = 997
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 84572, Miss = 75887, Miss_rate = 0.897, Pending_hits = 5388, Reservation_fails = 669907
	L1D_cache_core[1]: Access = 86069, Miss = 77291, Miss_rate = 0.898, Pending_hits = 5446, Reservation_fails = 673974
	L1D_cache_core[2]: Access = 84536, Miss = 75734, Miss_rate = 0.896, Pending_hits = 5356, Reservation_fails = 672386
	L1D_cache_core[3]: Access = 83351, Miss = 74684, Miss_rate = 0.896, Pending_hits = 5284, Reservation_fails = 669574
	L1D_cache_core[4]: Access = 83577, Miss = 74890, Miss_rate = 0.896, Pending_hits = 5351, Reservation_fails = 666032
	L1D_cache_core[5]: Access = 80348, Miss = 71816, Miss_rate = 0.894, Pending_hits = 5175, Reservation_fails = 647065
	L1D_cache_core[6]: Access = 84261, Miss = 75815, Miss_rate = 0.900, Pending_hits = 5241, Reservation_fails = 676014
	L1D_cache_core[7]: Access = 81549, Miss = 72918, Miss_rate = 0.894, Pending_hits = 5319, Reservation_fails = 658886
	L1D_cache_core[8]: Access = 81589, Miss = 73267, Miss_rate = 0.898, Pending_hits = 5218, Reservation_fails = 660643
	L1D_cache_core[9]: Access = 77438, Miss = 69341, Miss_rate = 0.895, Pending_hits = 5042, Reservation_fails = 633170
	L1D_cache_core[10]: Access = 82819, Miss = 74407, Miss_rate = 0.898, Pending_hits = 5263, Reservation_fails = 660853
	L1D_cache_core[11]: Access = 79663, Miss = 71320, Miss_rate = 0.895, Pending_hits = 5188, Reservation_fails = 646539
	L1D_cache_core[12]: Access = 82733, Miss = 74284, Miss_rate = 0.898, Pending_hits = 5290, Reservation_fails = 671642
	L1D_cache_core[13]: Access = 82885, Miss = 74204, Miss_rate = 0.895, Pending_hits = 5355, Reservation_fails = 656773
	L1D_cache_core[14]: Access = 79342, Miss = 71213, Miss_rate = 0.898, Pending_hits = 5038, Reservation_fails = 653371
	L1D_total_cache_accesses = 1234732
	L1D_total_cache_misses = 1107071
	L1D_total_cache_miss_rate = 0.8966
	L1D_total_cache_pending_hits = 78954
	L1D_total_cache_reservation_fails = 9916829
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 131578
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 78756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 696089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7303452
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131098
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2613377
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 918750
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2993, 2688, 2817, 2341, 2833, 2982, 2579, 2412, 2215, 2333, 2885, 2232, 2152, 2070, 2366, 2322, 2286, 1998, 2139, 2221, 2431, 1997, 2240, 2102, 2621, 2559, 2525, 2253, 2061, 2313, 2177, 2197, 1622, 1966, 2617, 1955, 2320, 2224, 2316, 2302, 2425, 2045, 2588, 2254, 2549, 2087, 2239, 2129, 
gpgpu_n_tot_thrd_icount = 53883264
gpgpu_n_tot_w_icount = 1683852
gpgpu_n_stall_shd_mem = 10757186
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 696089
gpgpu_n_mem_write_global = 413524
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2034389
gpgpu_n_store_insn = 679985
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616406
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10754029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17891788	W0_Idle:907414	W0_Scoreboard:3399072	W1:425073	W2:192275	W3:122906	W4:91187	W5:68437	W6:58375	W7:51525	W8:46993	W9:43157	W10:37930	W11:36101	W12:31008	W13:26853	W14:24217	W15:19874	W16:17629	W17:16192	W18:13781	W19:13195	W20:13117	W21:11637	W22:13549	W23:13261	W24:13677	W25:11100	W26:9768	W27:6992	W28:5239	W29:2270	W30:588	W31:186	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5568712 {8:696089,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16561856 {40:413251,72:83,136:190,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94668104 {136:696089,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308192 {8:413524,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 515 
maxdqlatency = 0 
maxmflatency = 1227 
averagemflatency = 367 
max_icnt2mem_latency = 921 
max_icnt2sh_latency = 827616 
mrq_lat_table:46642 	4173 	1248 	3850 	5473 	921 	474 	178 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	208286 	757053 	144263 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	118556 	71882 	121891 	329950 	254696 	210109 	2604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	42729 	333859 	301191 	18246 	79 	0 	0 	2 	9 	38 	921 	7948 	14786 	37044 	90554 	166515 	95707 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	1537 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        30        24        24        30        31        32        41        48        32        28        24        32        34        35        34 
dram[1]:        35        27        40        24        22        22        30        26        31        25        23        29        34        34        41        35 
dram[2]:        36        39        53        35        25        30        32        44        34        32        35        28        34        42        39        56 
dram[3]:        22        18        35        30        29        22        30        30        30        22        26        30        32        32        39        36 
dram[4]:        32        25        31        32        28        28        32        32        30        32        24        30        33        37        32        33 
dram[5]:        34        29        30        30        24        22        30        26        23        27        23        32        32        32        32        32 
maximum service time to same row:
dram[0]:     69897     56219     64865     38578     54464     56870     49308     53431     84338     48081     72119     58622     89832     59381    102570    101082 
dram[1]:     70565     68433     73990     52525     69599     35970     60738     44678     44156     84228     71123     82559    105082    106474     68650     97707 
dram[2]:     57798     39014     66066     73204     90989     54855     56279     61773     48641     70677    107569     47950     59805     53023    138203    150931 
dram[3]:     62570     47290     65095     59745     41930     50085     49981     52133     44409     48220     47590     57815     79219    106549     69043     76163 
dram[4]:     63554     67625     63884     56907     67831     79638     49495     71969     53225     48774     46599     75916    115679     93804     68818     99957 
dram[5]:     63488     62253     58849    103178     78674     55209     60553     50738     67078     62472     56179     67065    101388     97842    145516     84611 
average row accesses per activate:
dram[0]:  3.722543  3.450704  3.063745  3.260684  3.947712  4.295302  3.339207  3.714976  5.006849  4.491228  3.338624  3.345745  4.653061  4.616162  7.241379  6.000000 
dram[1]:  3.807106  3.588785  3.734884  3.502347  3.384615  3.235577  3.558558  3.628440  3.084677  3.652968  3.727273  3.564516  3.782946  4.422019  6.066667  6.293334 
dram[2]:  3.250000  3.634518  4.084746  3.978947  3.628742  4.126582  4.295455  4.155080  3.761682  3.319328  3.131222  2.817073  4.448598  4.669903  7.431035  6.333333 
dram[3]:  2.954198  3.188596  3.665049  3.952880  4.091549  3.644809  3.994764  3.562500  3.738095  3.212000  2.769231  2.844262  4.100000  3.911290  5.797468  5.269663 
dram[4]:  3.745856  4.000000  3.543269  3.505263  4.155844  3.565657  3.655000  3.928144  4.748466  3.950980  3.543478  3.834395  4.117647  4.607843  7.781818  9.707317 
dram[5]:  3.152466  3.364407  3.149573  3.176229  3.299517  3.051948  4.717105  4.117021  3.533333  3.038314  3.213592  3.013699  4.679612  4.643564  7.509091  6.393939 
average row locality = 62967/16717 = 3.766645
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       477       521       540       543       478       497       597       590       546       562       511       515       429       427       417       430 
dram[1]:       520       527       542       519       524       528       608       617       578       580       558       518       449       449       452       469 
dram[2]:       502       508       512       524       468       505       578       589       588       581       544       564       448       454       429       434 
dram[3]:       543       516       535       521       452       515       578       572       579       592       545       551       453       446       456       462 
dram[4]:       496       509       529       492       488       528       567       521       581       595       522       487       452       438       424       396 
dram[5]:       505       545       536       552       513       533       551       585       593       584       539       531       440       435       411       419 
total reads: 49359
bank skew: 617/396 = 1.56
chip skew: 8438/8025 = 1.05
number of total write accesses:
dram[0]:       167       214       229       220       126       143       161       179       185       206       120       114        27        30         3         2 
dram[1]:       230       241       261       227       180       145       182       174       187       220       180       145        39        33         3         3 
dram[2]:       213       208       211       232       138       147       178       188       217       209       148       129        28        27         2         3 
dram[3]:       231       211       220       234       129       152       185       169       206       211       139       143        39        39         2         7 
dram[4]:       182       207       208       174       152       178       164       135       193       211       130       115        38        32         4         2 
dram[5]:       198       249       201       223       170       172       166       189       202       209       123       129        42        34         2         3 
total reads: 13608
bank skew: 261/2 = 130.50
chip skew: 2450/2125 = 1.15
average mf latency per bank:
dram[0]:       3170      2796      2954      3038      3798      3531      3287      3090      3058      2927      6431      6634     14059     13909     21882     20977
dram[1]:       2767      2793      2931      3245      3481      3653      3214      3300      3156      2925      5508      6574     13168     13990     21017     20588
dram[2]:       2924      2937      3150      3058      3932      3696      3252      3170      2906      2995      5865      6401     13200     14036     21023     21536
dram[3]:       2690      2800      2958      3056      3895      3599      3179      3349      2905      2830      5953      6063     12809     13494     19880     19931
dram[4]:       4074      2974      4108      3448      5005      3504      4630      3701      4020      2812     38348      7258     17858     14300     29227     23507
dram[5]:       2910      2655      2978      3062      3175      3393      3215      3185      2785      2967      6246      6619     12829     14290     21399     22391
maximum mf latency per bank:
dram[0]:        826       899       851       945      1034       900       869       886       870       911       947       886       947       941       996       945
dram[1]:        892       858       879       910       854       947       939       835       922       908       869       901       813       954       928       835
dram[2]:        845       826       919       930       952       884       862       896       892       898       817       856       906       890       900       942
dram[3]:        870       845       879       886       900       850       843       909       936       918       876       907       932       883       894       817
dram[4]:        979       871      1057       890      1215       889      1148       875      1098      1081      1147       911      1118       879      1227       919
dram[5]:       1020       827       829       880       915       881       900       838       836       915       965       901       820       871       913       897

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095198 n_nop=1070658 n_act=2628 n_pre=2612 n_req=10206 n_rd=16160 n_write=3140 bw_util=0.03524
n_activity=167591 dram_eff=0.2303
bk0: 954a 1086085i bk1: 1042a 1084523i bk2: 1080a 1083652i bk3: 1086a 1083042i bk4: 956a 1087234i bk5: 994a 1086882i bk6: 1194a 1084112i bk7: 1180a 1083602i bk8: 1092a 1085611i bk9: 1124a 1084363i bk10: 1022a 1085900i bk11: 1030a 1084929i bk12: 858a 1089521i bk13: 854a 1088588i bk14: 834a 1091471i bk15: 860a 1091242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0631292
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095198 n_nop=1068883 n_act=2934 n_pre=2918 n_req=10888 n_rd=16876 n_write=3587 bw_util=0.03737
n_activity=181666 dram_eff=0.2253
bk0: 1040a 1085452i bk1: 1054a 1084571i bk2: 1084a 1083734i bk3: 1038a 1084246i bk4: 1048a 1085202i bk5: 1056a 1085564i bk6: 1216a 1084032i bk7: 1234a 1083810i bk8: 1156a 1083774i bk9: 1160a 1083557i bk10: 1116a 1085045i bk11: 1036a 1085322i bk12: 898a 1088669i bk13: 898a 1089289i bk14: 904a 1090880i bk15: 938a 1090813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0475421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095198 n_nop=1069952 n_act=2728 n_pre=2712 n_req=10506 n_rd=16456 n_write=3350 bw_util=0.03617
n_activity=170529 dram_eff=0.2323
bk0: 1004a 1085230i bk1: 1016a 1085167i bk2: 1024a 1085055i bk3: 1048a 1084644i bk4: 936a 1086726i bk5: 1010a 1086458i bk6: 1156a 1084346i bk7: 1178a 1083455i bk8: 1176a 1084172i bk9: 1162a 1082857i bk10: 1088a 1084389i bk11: 1128a 1083566i bk12: 896a 1089051i bk13: 908a 1088995i bk14: 858a 1091148i bk15: 868a 1091228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0639483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095198 n_nop=1069223 n_act=2974 n_pre=2958 n_req=10633 n_rd=16632 n_write=3411 bw_util=0.0366
n_activity=179756 dram_eff=0.223
bk0: 1086a 1083538i bk1: 1032a 1084517i bk2: 1070a 1084406i bk3: 1042a 1084500i bk4: 904a 1087641i bk5: 1030a 1086140i bk6: 1156a 1085063i bk7: 1144a 1084681i bk8: 1158a 1084408i bk9: 1184a 1083500i bk10: 1090a 1084325i bk11: 1102a 1084380i bk12: 906a 1088899i bk13: 892a 1089083i bk14: 912a 1090673i bk15: 924a 1090603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0458246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095198 n_nop=1071031 n_act=2502 n_pre=2486 n_req=10150 n_rd=16050 n_write=3129 bw_util=0.03502
n_activity=165301 dram_eff=0.232
bk0: 992a 1086052i bk1: 1018a 1085307i bk2: 1058a 1085040i bk3: 984a 1085955i bk4: 976a 1086735i bk5: 1056a 1084344i bk6: 1134a 1083589i bk7: 1042a 1084871i bk8: 1162a 1085034i bk9: 1190a 1083619i bk10: 1044a 1085549i bk11: 974a 1086559i bk12: 904a 1088116i bk13: 876a 1088530i bk14: 848a 1090988i bk15: 792a 1091803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0712383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1095198 n_nop=1069356 n_act=2951 n_pre=2935 n_req=10584 n_rd=16544 n_write=3412 bw_util=0.03644
n_activity=178979 dram_eff=0.223
bk0: 1010a 1085101i bk1: 1090a 1083664i bk2: 1072a 1084492i bk3: 1104a 1083221i bk4: 1026a 1085461i bk5: 1066a 1084367i bk6: 1102a 1085519i bk7: 1170a 1084108i bk8: 1186a 1083783i bk9: 1168a 1082910i bk10: 1078a 1085350i bk11: 1062a 1085207i bk12: 880a 1089142i bk13: 870a 1089365i bk14: 822a 1091292i bk15: 838a 1091324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0501571

========= L2 cache stats =========
L2_cache_bank[0]: Access = 88443, Miss = 3995, Miss_rate = 0.045, Pending_hits = 17, Reservation_fails = 224
L2_cache_bank[1]: Access = 89041, Miss = 4085, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 279
L2_cache_bank[2]: Access = 88655, Miss = 4231, Miss_rate = 0.048, Pending_hits = 24, Reservation_fails = 111
L2_cache_bank[3]: Access = 89461, Miss = 4207, Miss_rate = 0.047, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 88285, Miss = 4069, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 154
L2_cache_bank[5]: Access = 89726, Miss = 4159, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 314
L2_cache_bank[6]: Access = 88917, Miss = 4141, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 89595, Miss = 4175, Miss_rate = 0.047, Pending_hits = 12, Reservation_fails = 1
L2_cache_bank[8]: Access = 128829, Miss = 4059, Miss_rate = 0.032, Pending_hits = 9, Reservation_fails = 260
L2_cache_bank[9]: Access = 90341, Miss = 3966, Miss_rate = 0.044, Pending_hits = 12, Reservation_fails = 337
L2_cache_bank[10]: Access = 88656, Miss = 4088, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[11]: Access = 89739, Miss = 4184, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 1109688
L2_total_cache_misses = 49359
L2_total_cache_miss_rate = 0.0445
L2_total_cache_pending_hits = 151
L2_total_cache_reservation_fails = 1683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 653783
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1344
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3894314
icnt_total_pkts_simt_to_mem=1523865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.7889
	minimum = 6
	maximum = 46
Network latency average = 9.33357
	minimum = 6
	maximum = 43
Slowest packet = 2218789
Flit latency average = 8.11339
	minimum = 6
	maximum = 39
Slowest flit = 5416236
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0329755
	minimum = 0.0214352 (at node 5)
	maximum = 0.045045 (at node 0)
Accepted packet rate average = 0.0329755
	minimum = 0.0214352 (at node 5)
	maximum = 0.045045 (at node 0)
Injected flit rate average = 0.0924373
	minimum = 0.0242311 (at node 4)
	maximum = 0.18484 (at node 21)
Accepted flit rate average= 0.0924373
	minimum = 0.0363467 (at node 19)
	maximum = 0.202858 (at node 0)
Injected packet length average = 2.80321
Accepted packet length average = 2.80321
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.8233 (8 samples)
	minimum = 6 (8 samples)
	maximum = 322.25 (8 samples)
Network latency average = 21.7614 (8 samples)
	minimum = 6 (8 samples)
	maximum = 263.625 (8 samples)
Flit latency average = 16.3827 (8 samples)
	minimum = 6 (8 samples)
	maximum = 261.25 (8 samples)
Fragmentation average = 0.0363351 (8 samples)
	minimum = 0 (8 samples)
	maximum = 165.125 (8 samples)
Injected packet rate average = 0.0546195 (8 samples)
	minimum = 0.0427696 (8 samples)
	maximum = 0.0959712 (8 samples)
Accepted packet rate average = 0.0546195 (8 samples)
	minimum = 0.0427696 (8 samples)
	maximum = 0.0959712 (8 samples)
Injected flit rate average = 0.137446 (8 samples)
	minimum = 0.0559299 (8 samples)
	maximum = 0.266979 (8 samples)
Accepted flit rate average = 0.137446 (8 samples)
	minimum = 0.0720862 (8 samples)
	maximum = 0.230585 (8 samples)
Injected packet size average = 2.51642 (8 samples)
Accepted packet size average = 2.51642 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 16 sec (556 sec)
gpgpu_simulation_rate = 28594 (inst/sec)
gpgpu_simulation_rate = 1492 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 554396.500000 (ms)
Result stored in result.txt
