#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 17 17:44:42 2024
# Process ID: 5564
# Current directory: C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14300 C:\Users\drifter\Downloads\CPU_design\single_CPU_simulation\CPU.xpr
# Log file: C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/vivado.log
# Journal file: C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 885.105 ; gain = 202.816
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AS_4
INFO: [VRFC 10-311] analyzing module AS_32
INFO: [VRFC 10-311] analyzing module SHIFTER
INFO: [VRFC 10-311] analyzing module MUXALU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/BranchAdd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchAdd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/DATAMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/INSTMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUX2X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXBranch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXBranch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrAddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXWrAddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/MUXWrite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUXWrite
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/PC_ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAddFour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/RIGISTERS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC5T32E
INFO: [VRFC 10-311] analyzing module D_Latch
INFO: [VRFC 10-311] analyzing module D_FFEC
INFO: [VRFC 10-311] analyzing module D_FFEC32
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-311] analyzing module MUX32X32
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SLX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.sim/sim_1/behav/xsim'
"xelab -wto 7229001302ff4fed97bb8111287f071f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7229001302ff4fed97bb8111287f071f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.AS_4
Compiling module xil_defaultlib.AS_32
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.INSTMEM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.MUXWrAddr
Compiling module xil_defaultlib.DEC5T32E
Compiling module xil_defaultlib.D_Latch
Compiling module xil_defaultlib.D_FFEC
Compiling module xil_defaultlib.D_FFEC32
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.MUX32X32
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.SHIFTER
Compiling module xil_defaultlib.MUXALU
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DATAMEM
Compiling module xil_defaultlib.MUXWrite
Compiling module xil_defaultlib.SLX2
Compiling module xil_defaultlib.BranchAdd
Compiling module xil_defaultlib.MUXBranch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/drifter/Downloads/CPU_design/single_CPU_simulation/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 961.344 ; gain = 60.867
update_compile_order -fileset sources_1
