---
title: "TFT Backplane"
company: "LG Display"
country: "South Korea"
selling_price: 45.0
inputs:
  - name: "Glass Substrate"
    cost: 12.0
    link: "display-glass"
  - name: "IGZO Sputtering"
    cost: 8.0
    link: "igzo-sputtering"
  - name: "Metal Gate Layers"
    cost: 6.0
    link: "metal-gate"
  - name: "Photolithography"
    cost: 10.0
    link: "tft-lithography"
  - name: "Passivation Layers"
    cost: 4.0
    link: "passivation"
value_created: 5.0
lead_time_days: 60
minimum_order_quantity: 1000
transportation_method: "ocean"
geopolitical_risk: "low"
price_volatility: "medium"

certifications:
  - "ISO9001"
  - "ISO14001"
data_quality: "estimated"
---

# TFT Backplane Fabrication for Mac LCD Displays

**Market Leader:** [LG Display](/companies/lg-display)



## Substrate Preparation and Incoming Inspection

1. Receive Gen 8.5 glass substrates (2200mm x 2500mm) from glass manufacturing facility
2. Inspect glass substrates for surface defects using automated optical inspection system
3. Measure substrate thickness uniformity across entire surface using laser interferometry
4. Check for warpage and flatness within specification of less than 200 micrometers
5. Verify substrate cleanliness levels meet Class 10 clean room standards
6. Document substrate lot numbers and traceability information in manufacturing execution system
7. Transport substrates to pre-cleaning station using automated overhead hoist transport system
8. Load substrates into megasonic cleaning tank with DI water and surfactant solution
9. Apply 1 MHz ultrasonic energy for 5 minutes to remove particulate contamination
10. Rinse substrates with cascading DI water at 18.2 megohm-cm resistivity
11. Dry substrates using high-velocity filtered nitrogen gas at controlled flow rate
12. Perform post-clean particle count inspection using laser surface scanner
13. Transfer cleaned substrates to buffer storage in Class 10 clean room environment
14. Verify substrate temperature stabilization at 23 degrees Celsius before processing
15. Load substrates onto processing cassettes with anti-static handling protocols

## Buffer Layer Deposition

16. Transfer substrates to PECVD chamber for buffer layer deposition
17. Pump down PECVD chamber to base pressure of 1x10^-6 Torr
18. Leak check chamber and verify process gas manifold integrity
19. Set substrate temperature to 350 degrees Celsius for silicon nitride deposition
20. Introduce silane (SiH4) and ammonia (NH3) precursor gases at controlled flow rates
21. Add nitrogen carrier gas to achieve desired deposition pressure of 1.5 Torr
22. Strike RF plasma at 13.56 MHz frequency with 2000 Watt power density
23. Deposit 300nm silicon nitride (SiNx) buffer layer at 50nm per minute rate
24. Monitor film thickness uniformity using in-situ optical interferometry
25. Maintain substrate rotation at 10 RPM to ensure uniform coverage
26. Complete deposition and allow chamber to cool to 150 degrees Celsius
27. Vent chamber with filtered nitrogen gas to atmospheric pressure
28. Unload substrates and transfer to optical measurement station
29. Measure buffer layer thickness at 121 points across substrate using spectroscopic ellipsometry
30. Verify refractive index of 1.9 and stress within acceptable compression limits
31. Inspect for pinholes and defects using automated defect review microscope

## Gate Metal Layer Deposition (Mask 1 Preparation)

32. Transfer substrates to DC magnetron sputtering system for gate metal deposition
33. Load substrates onto heated platen in vacuum load lock chamber
34. Pump load lock to intermediate vacuum of 1x10^-5 Torr
35. Transfer substrates into main process chamber at base pressure 5x10^-8 Torr
36. Position molybdenum-tungsten (MoW) alloy target for uniform deposition
37. Pre-sputter target for 60 seconds with substrate shutter closed to remove surface contamination
38. Set substrate temperature to 200 degrees Celsius for optimal film adhesion
39. Introduce high-purity argon process gas at 30 sccm flow rate
40. Establish DC power at 8 kW to initiate sputtering process
41. Deposit 200nm MoW gate metal layer at deposition rate of 100nm per minute
42. Monitor film stress using in-situ wafer curvature measurement system
43. Control DC power to maintain target utilization and deposition uniformity
44. Complete gate metal deposition with thickness uniformity better than 3 percent
45. Allow chamber to cool and transfer substrates to photolithography area
46. Measure sheet resistance of gate metal layer using four-point probe system
47. Verify sheet resistance of 0.3 ohms per square meets specification

## Gate Metal Patterning (Mask 1 Process)

48. Transfer substrates to HMDS vapor prime chamber for adhesion promotion
49. Expose substrates to hexamethyldisilazane vapor at 150 degrees Celsius for 90 seconds
50. Cool substrates to room temperature in controlled nitrogen atmosphere
51. Load substrates onto photoresist coating track system
52. Dispense positive-tone photoresist at substrate center using precision pump
53. Spin coat photoresist at 1500 RPM for 30 seconds to achieve 1.5 micrometer thickness
54. Soft bake photoresist at 90 degrees Celsius for 90 seconds on vacuum hotplate
55. Allow substrates to cool and equilibrate for defect-free exposure
56. Load substrates into i-line stepper exposure tool with 365nm wavelength
57. Align first layer gate metal mask pattern using precision alignment marks
58. Expose photoresist with optimized dose of 180 mJ per square centimeter
59. Step and repeat exposure pattern across entire substrate surface
60. Unload exposed substrates and transfer to post-exposure bake station
61. Apply post-exposure bake at 110 degrees Celsius for 90 seconds
62. Develop photoresist using 2.38 percent TMAH aqueous developer solution
63. Immerse substrates in developer for 60 seconds with gentle agitation
64. Rinse substrates thoroughly with cascading DI water to halt development
65. Inspect developed pattern using optical microscope for critical dimension control
66. Measure gate line width at multiple locations verifying 4 micrometer target
67. Dry substrates and transfer to wet etch station for gate metal patterning
68. Immerse substrates in phosphoric acid-based MoW etchant at 40 degrees Celsius
69. Etch gate metal layer with end point detection using optical reflectance
70. Achieve 200nm etch depth with controlled lateral etch of less than 0.5 micrometers
71. Rinse substrates in DI water cascade to remove residual etchant
72. Strip photoresist using oxygen plasma ashing at 300 Watts for 10 minutes
73. Clean substrates in sulfuric acid-hydrogen peroxide mixture to remove organic residue
74. Rinse and dry substrates with filtered nitrogen gas
75. Inspect patterned gate metal using automated optical inspection system
76. Verify gate line continuity and absence of shorts using electrical probe testing

## Gate Insulator Deposition

77. Transfer substrates to PECVD system for gate insulator deposition
78. Pump chamber to base pressure and perform leak check protocol
79. Set substrate temperature to 350 degrees Celsius for silicon nitride deposition
80. Introduce silane and ammonia precursor gases with optimized flow ratio
81. Deposit 400nm silicon nitride gate insulator layer using RF plasma
82. Maintain deposition pressure at 1.5 Torr with continuous substrate rotation
83. Monitor film stress to ensure tensile stress below 200 MPa
84. Complete gate insulator deposition with thickness uniformity better than 2 percent
85. Cool chamber and unload substrates for metrology verification
86. Measure gate insulator thickness using spectroscopic ellipsometry at 121 points
87. Verify dielectric constant of 7.0 and breakdown voltage greater than 8 MV per centimeter
88. Inspect for particle contamination using laser surface scanner
89. Measure surface roughness using atomic force microscopy confirming Ra less than 0.5nm
90. Document all process parameters and film properties in quality control database

## IGZO Active Layer Deposition

91. Transfer substrates to ultra-high vacuum RF magnetron sputtering system
92. Load substrates into load lock and pump to 1x10^-6 Torr
93. Transfer into main chamber with base pressure of 1x10^-8 Torr
94. Position indium-gallium-zinc-oxide (IGZO) ceramic target for deposition
95. Pre-sputter IGZO target for 120 seconds to stabilize target surface
96. Set substrate temperature to room temperature for amorphous IGZO film
97. Introduce high-purity argon and oxygen gas mixture at controlled partial pressure
98. Optimize oxygen partial pressure to 2 percent for desired carrier concentration
99. Apply RF power at 13.56 MHz with 3 kW power to initiate sputtering
100. Deposit 50nm IGZO active layer at slow rate of 10nm per minute
101. Monitor oxygen flow and partial pressure to control film stoichiometry
102. Maintain substrate rotation at 15 RPM for excellent thickness uniformity
103. Complete IGZO deposition with carrier concentration of 1x10^16 per cubic centimeter
104. Allow chamber to cool and transfer substrates without air exposure
105. Measure IGZO film thickness using X-ray reflectometry for precision verification
106. Characterize film composition using X-ray photoelectron spectroscopy
107. Verify In:Ga:Zn atomic ratio of 1:1:1 meets target specification
108. Measure Hall mobility confirming greater than 10 square centimeters per volt-second
109. Inspect IGZO surface using scanning electron microscopy for uniformity

## IGZO Active Layer Patterning (Mask 2 Process)

110. Apply HMDS adhesion promoter treatment in vapor prime chamber
111. Coat photoresist at optimized thickness of 1.5 micrometers using spin coating
112. Soft bake photoresist at 90 degrees Celsius for 90 seconds
113. Load substrates into i-line stepper for active layer pattern exposure
114. Align Mask 2 pattern to gate metal pattern using automated alignment system
115. Verify alignment accuracy within 1 micrometer tolerance using overlay measurement
116. Expose photoresist with optimized dose of 180 mJ per square centimeter
117. Post-exposure bake at 110 degrees Celsius to complete photochemical reaction
118. Develop photoresist in TMAH developer with precise timing control
119. Rinse and inspect developed pattern for critical dimension verification
120. Measure IGZO island dimensions confirming proper channel length and width
121. Transfer substrates to dry etch chamber for IGZO pattern transfer
122. Load substrates and pump chamber to base pressure of 5x10^-6 Torr
123. Introduce chlorine and argon gas mixture for IGZO reactive ion etching
124. Strike ICP plasma at 2 MHz frequency with 1000 Watt source power
125. Apply 100 Watt bias power to substrate for controlled anisotropic etching
126. Etch IGZO layer with end point detection using optical emission spectroscopy
127. Over-etch 20 percent to ensure complete removal from field regions
128. Vent chamber and unload substrates for photoresist stripping
129. Strip photoresist using oxygen plasma ashing followed by wet chemical clean
130. Inspect patterned IGZO islands using optical microscope and SEM imaging
131. Verify IGZO island profile angle greater than 80 degrees for optimal device performance

## Source/Drain Metal Deposition and Patterning (Mask 3 Process)

132. Transfer substrates to multi-target sputtering system for source/drain metal
133. Sequentially deposit titanium adhesion layer (30nm) and aluminum conductor (300nm)
134. Deposit final titanium capping layer (30nm) to prevent aluminum oxidation
135. Complete tri-layer source/drain metal stack without breaking vacuum
136. Measure sheet resistance confirming less than 0.1 ohms per square
137. Apply photoresist and pattern using Mask 3 for source/drain electrode definition
138. Align source/drain pattern to gate and active layer with overlay tolerance
139. Expose and develop photoresist following established process recipe
140. Inspect critical dimensions of source/drain contact openings
141. Wet etch titanium capping layer using hydrogen peroxide-based chemistry
142. Wet etch aluminum layer using phosphoric acid-based etchant at 40 degrees Celsius
143. Wet etch titanium adhesion layer using dilute hydrofluoric acid solution
144. Monitor etch end point using optical reflectance measurement
145. Rinse substrates thoroughly to remove all etchant residue
146. Strip photoresist and clean substrates using standard solvent process
147. Inspect source/drain metal pattern using automated optical inspection
148. Verify electrical continuity of source and drain electrodes using probe testing
149. Measure contact resistance between source/drain metal and IGZO layer

## Passivation Layer Deposition and Via Formation (Mask 4 Process)

150. Transfer substrates to PECVD chamber for passivation layer deposition
151. Deposit 300nm silicon nitride passivation layer at 350 degrees Celsius
152. Optimize deposition parameters for low hydrogen content and excellent step coverage
153. Cool substrates and measure passivation layer thickness uniformity
154. Apply photoresist and pattern using Mask 4 for via hole formation
155. Align via pattern to source/drain electrodes with precision alignment
156. Expose and develop photoresist to define via openings
157. Inspect via opening dimensions using optical microscopy
158. Dry etch passivation layer using CF4/O2 plasma chemistry
159. Apply ICP plasma etch with high selectivity to underlying metal
160. Detect etch end point using laser interferometry or OES monitoring
161. Over-etch 30 percent to ensure complete via opening
162. Strip photoresist and clean substrates removing etch residue
163. Inspect via profiles using SEM cross-section analysis
164. Verify via sidewall angle and absence of passivation residue at via bottom

## Pixel Electrode ITO Deposition and Patterning (Mask 5 Process)

165. Transfer substrates to ITO sputtering system for transparent electrode deposition
166. Load substrates and pump chamber to base pressure of 5x10^-7 Torr
167. Set substrate temperature to 200 degrees Celsius for optimal ITO properties
168. Introduce high-purity argon and oxygen gas mixture at optimized ratio
169. Sputter deposit indium-tin-oxide (ITO) layer to 100nm thickness
170. Monitor deposition rate and maintain uniform sputtering conditions
171. Control oxygen partial pressure for desired ITO resistivity and transparency
172. Complete ITO deposition with sheet resistance less than 100 ohms per square
173. Measure ITO transmittance confirming greater than 85 percent in visible spectrum
174. Apply photoresist and pattern using Mask 5 for pixel electrode definition
175. Align pixel electrode pattern to underlying TFT structures
176. Expose and develop photoresist creating pixel electrode pattern
177. Wet etch ITO using oxalic acid-based etchant at room temperature
178. Monitor etch progress and stop when underlying passivation layer exposed
179. Rinse substrates and strip photoresist completely
180. Inspect pixel electrode pattern for continuity and proper isolation
181. Measure pixel aperture ratio confirming meets display design specification

## Organic Passivation and Planarization

182. Transfer substrates to organic coating system for planarization layer
183. Dispense photosensitive polyimide or acrylic polymer material
184. Spin coat organic layer at controlled speed to achieve 2 micrometer thickness
185. Soft bake organic layer at 100 degrees Celsius to remove solvent
186. Expose organic layer using Mask 6 for via opening if additional patterning required
187. Develop exposed organic layer and rinse with appropriate solvent
188. Hard cure organic layer at 230 degrees Celsius for 60 minutes in nitrogen
189. Cool substrates gradually to prevent thermal stress and cracking
190. Measure organic layer thickness and verify planarization effectiveness
191. Inspect surface smoothness using optical profilometry or AFM

## Electrical Testing and Final Inspection

192. Transfer substrates to electrical probe testing station
193. Contact individual TFT devices using automated probe card system
194. Measure TFT threshold voltage, on-current, off-current, and mobility parameters
195. Generate electrical test maps showing device uniformity across substrate
196. Identify and mark defective pixels or TFT devices for repair or rejection
197. Verify TFT performance meets specification: mobility greater than 10 cmÂ²/V-s, threshold voltage 0-3V, on/off ratio greater than 10^7
198. Test storage capacitor values using capacitance-voltage measurements
199. Measure pixel electrode resistance and verify continuity to source electrode
200. Inspect final backplane surface for particles, scratches, or contamination
201. Document all electrical test results in manufacturing database
202. Generate certificate of analysis with process and electrical parameters
203. Sort substrates into grade categories based on pixel defect density
204. Transfer accepted substrates to packaging area for shipment to LCD module assembly
205. Package backplane substrates in controlled environment with protective interleaving
206. Maintain clean room conditions and ESD protection throughout packaging process
207. Apply humidity indicator cards and desiccant packs to substrate containers
208. Seal substrate containers and label with lot number and traceability information
209. Store packaged substrates in temperature and humidity controlled warehouse
210. Prepare shipment documentation and quality certificates for customer delivery

## Process Control and Yield Management

211. Continuously monitor critical process parameters using statistical process control
212. Track defect density trends across processing steps to identify excursions
213. Perform root cause analysis on yield detractors using Pareto analysis
214. Implement corrective actions for process deviations exceeding control limits
215. Maintain equipment preventive maintenance schedules to ensure uptime
216. Calibrate metrology tools regularly against certified reference standards
217. Document all process changes and qualify through design of experiments
218. Archive process data for long-term trending and capability analysis
