// Seed: 3432522518
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  input id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_8;
  logic id_9;
  logic id_10;
  type_0 id_11 (
      1,
      id_8,
      id_1
  );
  logic id_12;
  assign id_4 = id_9;
endmodule
