Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 26 10:58:33 2020
| Host         : cheese running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_Partie1_timing_summary_routed.rpt -pb Top_Level_Partie1_timing_summary_routed.pb -rpx Top_Level_Partie1_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_Partie1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: MP3_FSM/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MP3_FSM/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MP3_FSM/FSM_sequential_current_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.823        0.000                      0                  349        0.228        0.000                      0                  349        4.500        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.823        0.000                      0                  349        0.228        0.000                      0                  349        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 BP_R/count_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[22]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.957ns  (logic 1.132ns (28.606%)  route 2.825ns (71.394%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.008 - 15.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 10.303 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700    10.303    BP_R/clk_IBUF_BUFG
    SLICE_X74Y77         FDCE                                         r  BP_R/count_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.524    10.827 r  BP_R/count_reg[20]/Q
                         net (fo=3, routed)           0.932    11.758    BP_R/count_reg_n_0_[20]
    SLICE_X74Y78         LUT4 (Prop_lut4_I1_O)        0.153    11.911 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.430    12.341    BP_R/count[26]_i_9__3_n_0
    SLICE_X73Y77         LUT5 (Prop_lut5_I4_O)        0.331    12.672 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.672    13.344    BP_R/count[26]_i_4_n_0
    SLICE_X76Y74         LUT5 (Prop_lut5_I2_O)        0.124    13.468 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.792    14.260    BP_R/count
    SLICE_X76Y78         FDCE                                         r  BP_R/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.585    20.008    BP_R/clk_IBUF_BUFG
    SLICE_X76Y78         FDCE                                         r  BP_R/count_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.283    
                         clock uncertainty           -0.035    20.247    
    SLICE_X76Y78         FDCE (Setup_fdce_C_CE)      -0.164    20.083    BP_R/count_reg[22]
  -------------------------------------------------------------------
                         required time                         20.083    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 BP_R/count_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[24]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.957ns  (logic 1.132ns (28.606%)  route 2.825ns (71.394%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.008 - 15.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 10.303 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700    10.303    BP_R/clk_IBUF_BUFG
    SLICE_X74Y77         FDCE                                         r  BP_R/count_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.524    10.827 r  BP_R/count_reg[20]/Q
                         net (fo=3, routed)           0.932    11.758    BP_R/count_reg_n_0_[20]
    SLICE_X74Y78         LUT4 (Prop_lut4_I1_O)        0.153    11.911 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.430    12.341    BP_R/count[26]_i_9__3_n_0
    SLICE_X73Y77         LUT5 (Prop_lut5_I4_O)        0.331    12.672 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.672    13.344    BP_R/count[26]_i_4_n_0
    SLICE_X76Y74         LUT5 (Prop_lut5_I2_O)        0.124    13.468 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.792    14.260    BP_R/count
    SLICE_X76Y78         FDCE                                         r  BP_R/count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.585    20.008    BP_R/clk_IBUF_BUFG
    SLICE_X76Y78         FDCE                                         r  BP_R/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.283    
                         clock uncertainty           -0.035    20.247    
    SLICE_X76Y78         FDCE (Setup_fdce_C_CE)      -0.164    20.083    BP_R/count_reg[24]
  -------------------------------------------------------------------
                         required time                         20.083    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 BP_R/count_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[25]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.957ns  (logic 1.132ns (28.606%)  route 2.825ns (71.394%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 20.008 - 15.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 10.303 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700    10.303    BP_R/clk_IBUF_BUFG
    SLICE_X74Y77         FDCE                                         r  BP_R/count_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.524    10.827 r  BP_R/count_reg[20]/Q
                         net (fo=3, routed)           0.932    11.758    BP_R/count_reg_n_0_[20]
    SLICE_X74Y78         LUT4 (Prop_lut4_I1_O)        0.153    11.911 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.430    12.341    BP_R/count[26]_i_9__3_n_0
    SLICE_X73Y77         LUT5 (Prop_lut5_I4_O)        0.331    12.672 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.672    13.344    BP_R/count[26]_i_4_n_0
    SLICE_X76Y74         LUT5 (Prop_lut5_I2_O)        0.124    13.468 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.792    14.260    BP_R/count
    SLICE_X76Y78         FDCE                                         r  BP_R/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.585    20.008    BP_R/clk_IBUF_BUFG
    SLICE_X76Y78         FDCE                                         r  BP_R/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.283    
                         clock uncertainty           -0.035    20.247    
    SLICE_X76Y78         FDCE (Setup_fdce_C_CE)      -0.164    20.083    BP_R/count_reg[25]
  -------------------------------------------------------------------
                         required time                         20.083    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 BP_L/count_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.894ns  (logic 0.969ns (24.884%)  route 2.925ns (75.116%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 20.009 - 15.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.707    10.310    BP_L/clk_IBUF_BUFG
    SLICE_X81Y77         FDCE                                         r  BP_L/count_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.422    10.732 r  BP_L/count_reg[24]/Q
                         net (fo=2, routed)           0.879    11.611    BP_L/count_reg_n_0_[24]
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.299    11.910 r  BP_L/count[26]_i_8__2/O
                         net (fo=1, routed)           0.641    12.551    BP_L/count[26]_i_8__2_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  BP_L/count[26]_i_3__2/O
                         net (fo=29, routed)          0.474    13.149    BP_L/count[26]_i_3__2_n_0
    SLICE_X78Y78         LUT5 (Prop_lut5_I0_O)        0.124    13.273 r  BP_L/count[26]_i_1__2/O
                         net (fo=27, routed)          0.931    14.204    BP_L/count
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.586    20.009    BP_L/clk_IBUF_BUFG
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.285    
                         clock uncertainty           -0.035    20.249    
    SLICE_X81Y75         FDCE (Setup_fdce_C_CE)      -0.202    20.047    BP_L/count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 BP_L/count_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.894ns  (logic 0.969ns (24.884%)  route 2.925ns (75.116%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 20.009 - 15.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.707    10.310    BP_L/clk_IBUF_BUFG
    SLICE_X81Y77         FDCE                                         r  BP_L/count_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.422    10.732 r  BP_L/count_reg[24]/Q
                         net (fo=2, routed)           0.879    11.611    BP_L/count_reg_n_0_[24]
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.299    11.910 r  BP_L/count[26]_i_8__2/O
                         net (fo=1, routed)           0.641    12.551    BP_L/count[26]_i_8__2_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  BP_L/count[26]_i_3__2/O
                         net (fo=29, routed)          0.474    13.149    BP_L/count[26]_i_3__2_n_0
    SLICE_X78Y78         LUT5 (Prop_lut5_I0_O)        0.124    13.273 r  BP_L/count[26]_i_1__2/O
                         net (fo=27, routed)          0.931    14.204    BP_L/count
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.586    20.009    BP_L/clk_IBUF_BUFG
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.285    
                         clock uncertainty           -0.035    20.249    
    SLICE_X81Y75         FDCE (Setup_fdce_C_CE)      -0.202    20.047    BP_L/count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 BP_L/count_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.894ns  (logic 0.969ns (24.884%)  route 2.925ns (75.116%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 20.009 - 15.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.707    10.310    BP_L/clk_IBUF_BUFG
    SLICE_X81Y77         FDCE                                         r  BP_L/count_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.422    10.732 r  BP_L/count_reg[24]/Q
                         net (fo=2, routed)           0.879    11.611    BP_L/count_reg_n_0_[24]
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.299    11.910 r  BP_L/count[26]_i_8__2/O
                         net (fo=1, routed)           0.641    12.551    BP_L/count[26]_i_8__2_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  BP_L/count[26]_i_3__2/O
                         net (fo=29, routed)          0.474    13.149    BP_L/count[26]_i_3__2_n_0
    SLICE_X78Y78         LUT5 (Prop_lut5_I0_O)        0.124    13.273 r  BP_L/count[26]_i_1__2/O
                         net (fo=27, routed)          0.931    14.204    BP_L/count
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.586    20.009    BP_L/clk_IBUF_BUFG
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.285    
                         clock uncertainty           -0.035    20.249    
    SLICE_X81Y75         FDCE (Setup_fdce_C_CE)      -0.202    20.047    BP_L/count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 BP_L/count_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.894ns  (logic 0.969ns (24.884%)  route 2.925ns (75.116%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 20.009 - 15.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.707    10.310    BP_L/clk_IBUF_BUFG
    SLICE_X81Y77         FDCE                                         r  BP_L/count_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDCE (Prop_fdce_C_Q)         0.422    10.732 r  BP_L/count_reg[24]/Q
                         net (fo=2, routed)           0.879    11.611    BP_L/count_reg_n_0_[24]
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.299    11.910 r  BP_L/count[26]_i_8__2/O
                         net (fo=1, routed)           0.641    12.551    BP_L/count[26]_i_8__2_n_0
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.675 r  BP_L/count[26]_i_3__2/O
                         net (fo=29, routed)          0.474    13.149    BP_L/count[26]_i_3__2_n_0
    SLICE_X78Y78         LUT5 (Prop_lut5_I0_O)        0.124    13.273 r  BP_L/count[26]_i_1__2/O
                         net (fo=27, routed)          0.931    14.204    BP_L/count
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.586    20.009    BP_L/clk_IBUF_BUFG
    SLICE_X81Y75         FDCE                                         r  BP_L/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.276    20.285    
                         clock uncertainty           -0.035    20.249    
    SLICE_X81Y75         FDCE (Setup_fdce_C_CE)      -0.202    20.047    BP_L/count_reg[4]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.204    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 BP_R/count_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.909ns  (logic 1.132ns (28.960%)  route 2.777ns (71.040%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 20.006 - 15.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 10.303 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700    10.303    BP_R/clk_IBUF_BUFG
    SLICE_X74Y77         FDCE                                         r  BP_R/count_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.524    10.827 r  BP_R/count_reg[20]/Q
                         net (fo=3, routed)           0.932    11.758    BP_R/count_reg_n_0_[20]
    SLICE_X74Y78         LUT4 (Prop_lut4_I1_O)        0.153    11.911 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.430    12.341    BP_R/count[26]_i_9__3_n_0
    SLICE_X73Y77         LUT5 (Prop_lut5_I4_O)        0.331    12.672 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.672    13.344    BP_R/count[26]_i_4_n_0
    SLICE_X76Y74         LUT5 (Prop_lut5_I2_O)        0.124    13.468 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.744    14.212    BP_R/count
    SLICE_X76Y77         FDCE                                         r  BP_R/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.583    20.006    BP_R/clk_IBUF_BUFG
    SLICE_X76Y77         FDCE                                         r  BP_R/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.281    
                         clock uncertainty           -0.035    20.245    
    SLICE_X76Y77         FDCE (Setup_fdce_C_CE)      -0.164    20.081    BP_R/count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.081    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 BP_R/count_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/count_reg[17]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.909ns  (logic 1.132ns (28.960%)  route 2.777ns (71.040%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 20.006 - 15.000 ) 
    Source Clock Delay      (SCD):    5.303ns = ( 10.303 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.700    10.303    BP_R/clk_IBUF_BUFG
    SLICE_X74Y77         FDCE                                         r  BP_R/count_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDCE (Prop_fdce_C_Q)         0.524    10.827 r  BP_R/count_reg[20]/Q
                         net (fo=3, routed)           0.932    11.758    BP_R/count_reg_n_0_[20]
    SLICE_X74Y78         LUT4 (Prop_lut4_I1_O)        0.153    11.911 r  BP_R/count[26]_i_9__3/O
                         net (fo=1, routed)           0.430    12.341    BP_R/count[26]_i_9__3_n_0
    SLICE_X73Y77         LUT5 (Prop_lut5_I4_O)        0.331    12.672 r  BP_R/count[26]_i_4/O
                         net (fo=28, routed)          0.672    13.344    BP_R/count[26]_i_4_n_0
    SLICE_X76Y74         LUT5 (Prop_lut5_I2_O)        0.124    13.468 r  BP_R/count[26]_i_1__3/O
                         net (fo=27, routed)          0.744    14.212    BP_R/count
    SLICE_X76Y77         FDCE                                         r  BP_R/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.583    20.006    BP_R/clk_IBUF_BUFG
    SLICE_X76Y77         FDCE                                         r  BP_R/count_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.281    
                         clock uncertainty           -0.035    20.245    
    SLICE_X76Y77         FDCE (Setup_fdce_C_CE)      -0.164    20.081    BP_R/count_reg[17]
  -------------------------------------------------------------------
                         required time                         20.081    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 BP_U/count_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_U/count_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.866ns  (logic 0.831ns (21.496%)  route 3.035ns (78.504%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 20.020 - 15.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 10.318 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.715    10.318    BP_U/clk_IBUF_BUFG
    SLICE_X89Y77         FDCE                                         r  BP_U/count_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDCE (Prop_fdce_C_Q)         0.459    10.777 r  BP_U/count_reg[16]/Q
                         net (fo=2, routed)           0.858    11.634    BP_U/count_reg_n_0_[16]
    SLICE_X89Y77         LUT6 (Prop_lut6_I2_O)        0.124    11.758 r  BP_U/count[26]_i_8__1/O
                         net (fo=1, routed)           0.645    12.404    BP_U/count[26]_i_8__1_n_0
    SLICE_X89Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  BP_U/count[26]_i_3__1/O
                         net (fo=29, routed)          0.656    13.184    BP_U/count[26]_i_3__1_n_0
    SLICE_X86Y79         LUT5 (Prop_lut5_I0_O)        0.124    13.308 r  BP_U/count[26]_i_1__1/O
                         net (fo=27, routed)          0.876    14.183    BP_U/count
    SLICE_X89Y76         FDCE                                         r  BP_U/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.597    20.020    BP_U/clk_IBUF_BUFG
    SLICE_X89Y76         FDCE                                         r  BP_U/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.295    
                         clock uncertainty           -0.035    20.259    
    SLICE_X89Y76         FDCE (Setup_fdce_C_CE)      -0.202    20.057    BP_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.057    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  5.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/output_3k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_mod8/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.927%)  route 0.161ns (46.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  MP3_gestion_freq/output_3k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MP3_gestion_freq/output_3k_reg/Q
                         net (fo=4, routed)           0.161     1.824    MP3_mod8/output_3k
    SLICE_X87Y84         LUT4 (Prop_lut4_I2_O)        0.048     1.872 r  MP3_mod8/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    MP3_mod8/counter[2]_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  MP3_mod8/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.038    MP3_mod8/clk_IBUF_BUFG
    SLICE_X87Y84         FDCE                                         r  MP3_mod8/counter_reg[2]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X87Y84         FDCE (Hold_fdce_C_D)         0.107     1.643    MP3_mod8/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 BP_U/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_U/output_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.106%)  route 0.156ns (44.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     6.517    BP_U/clk_IBUF_BUFG
    SLICE_X87Y79         FDCE                                         r  BP_U/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.146     6.663 f  BP_U/count_reg[0]/Q
                         net (fo=32, routed)          0.156     6.819    BP_U/count_reg_n_0_[0]
    SLICE_X86Y79         LUT5 (Prop_lut5_I1_O)        0.045     6.864 r  BP_U/output_i_1__1/O
                         net (fo=1, routed)           0.000     6.864    BP_U/output
    SLICE_X86Y79         FDRE                                         r  BP_U/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.868     7.033    BP_U/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  BP_U/output_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.530    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.098     6.628    BP_U/output_reg
  -------------------------------------------------------------------
                         required time                         -6.628    
                         arrival time                           6.864    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/output_3k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_mod8/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.529%)  route 0.161ns (46.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  MP3_gestion_freq/output_3k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MP3_gestion_freq/output_3k_reg/Q
                         net (fo=4, routed)           0.161     1.824    MP3_mod8/output_3k
    SLICE_X87Y84         LUT3 (Prop_lut3_I1_O)        0.045     1.869 r  MP3_mod8/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    MP3_mod8/counter[1]_i_1_n_0
    SLICE_X87Y84         FDCE                                         r  MP3_mod8/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.038    MP3_mod8/clk_IBUF_BUFG
    SLICE_X87Y84         FDCE                                         r  MP3_mod8/counter_reg[1]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X87Y84         FDCE (Hold_fdce_C_D)         0.091     1.627    MP3_mod8/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/output_3k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_mod8/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.189ns (51.162%)  route 0.180ns (48.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.602     1.521    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  MP3_gestion_freq/output_3k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MP3_gestion_freq/output_3k_reg/Q
                         net (fo=4, routed)           0.180     1.843    MP3_mod8/output_3k
    SLICE_X86Y85         LUT2 (Prop_lut2_I0_O)        0.048     1.891 r  MP3_mod8/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    MP3_mod8/counter[0]_i_1_n_0
    SLICE_X86Y85         FDCE                                         r  MP3_mod8/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.874     2.039    MP3_mod8/clk_IBUF_BUFG
    SLICE_X86Y85         FDCE                                         r  MP3_mod8/counter_reg[0]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X86Y85         FDCE (Hold_fdce_C_D)         0.105     1.642    MP3_mod8/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BP_C/count_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_C/count_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.191ns (50.526%)  route 0.187ns (49.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 7.030 - 5.000 ) 
    Source Clock Delay      (SCD):    1.512ns = ( 6.512 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.593     6.512    BP_C/clk_IBUF_BUFG
    SLICE_X83Y74         FDCE                                         r  BP_C/count_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.146     6.658 f  BP_C/count_reg[12]/Q
                         net (fo=7, routed)           0.187     6.845    BP_C/count[12]
    SLICE_X83Y72         LUT6 (Prop_lut6_I4_O)        0.045     6.890 r  BP_C/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.890    BP_C/p_1_in[0]
    SLICE_X83Y72         FDCE                                         r  BP_C/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.865     7.030    BP_C/clk_IBUF_BUFG
    SLICE_X83Y72         FDCE                                         r  BP_C/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.528    
    SLICE_X83Y72         FDCE (Hold_fdce_C_D)         0.099     6.627    BP_C/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           6.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BP_R/count_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_R/output_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.073%)  route 0.166ns (43.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 7.019 - 5.000 ) 
    Source Clock Delay      (SCD):    1.503ns = ( 6.503 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.584     6.503    BP_R/clk_IBUF_BUFG
    SLICE_X76Y75         FDCE                                         r  BP_R/count_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y75         FDCE (Prop_fdce_C_Q)         0.167     6.670 f  BP_R/count_reg[12]/Q
                         net (fo=30, routed)          0.166     6.836    BP_R/count_reg_n_0_[12]
    SLICE_X77Y75         LUT5 (Prop_lut5_I3_O)        0.045     6.881 r  BP_R/output_i_1__3/O
                         net (fo=1, routed)           0.000     6.881    BP_R/output
    SLICE_X77Y75         FDRE                                         r  BP_R/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.854     7.019    BP_R/clk_IBUF_BUFG
    SLICE_X77Y75         FDRE                                         r  BP_R/output_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.516    
    SLICE_X77Y75         FDRE (Hold_fdre_C_D)         0.098     6.614    BP_R/output_reg
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 BP_U/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_U/count_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.397ns  (logic 0.195ns (49.058%)  route 0.202ns (50.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.598     6.517    BP_U/clk_IBUF_BUFG
    SLICE_X87Y79         FDCE                                         r  BP_U/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDCE (Prop_fdce_C_Q)         0.146     6.663 r  BP_U/count_reg[0]/Q
                         net (fo=32, routed)          0.202     6.866    BP_U/count_reg_n_0_[0]
    SLICE_X89Y78         LUT4 (Prop_lut4_I1_O)        0.049     6.915 r  BP_U/count[15]_i_1__1/O
                         net (fo=1, routed)           0.000     6.915    BP_U/count[15]_i_1__1_n_0
    SLICE_X89Y78         FDCE                                         r  BP_U/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.867     7.032    BP_U/clk_IBUF_BUFG
    SLICE_X89Y78         FDCE                                         r  BP_U/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.530    
    SLICE_X89Y78         FDCE (Hold_fdce_C_D)         0.114     6.644    BP_U/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.644    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 BP_L/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BP_L/count_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.197ns (46.171%)  route 0.230ns (53.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 7.028 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 6.509 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.590     6.509    BP_L/clk_IBUF_BUFG
    SLICE_X79Y78         FDCE                                         r  BP_L/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDCE (Prop_fdce_C_Q)         0.146     6.655 r  BP_L/count_reg[0]/Q
                         net (fo=32, routed)          0.230     6.885    BP_L/count_reg_n_0_[0]
    SLICE_X81Y79         LUT4 (Prop_lut4_I1_O)        0.051     6.936 r  BP_L/count[20]_i_1__2/O
                         net (fo=1, routed)           0.000     6.936    BP_L/count[20]_i_1__2_n_0
    SLICE_X81Y79         FDCE                                         r  BP_L/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.863     7.028    BP_L/clk_IBUF_BUFG
    SLICE_X81Y79         FDCE                                         r  BP_L/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.548    
    SLICE_X81Y79         FDCE (Hold_fdce_C_D)         0.114     6.662    BP_L/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.662    
                         arrival time                           6.936    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MP3_gestion_freq/count_3k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_gestion_freq/output_3k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.872%)  route 0.195ns (51.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.601     1.520    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X87Y82         FDCE                                         r  MP3_gestion_freq/count_3k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDCE (Prop_fdce_C_Q)         0.141     1.661 f  MP3_gestion_freq/count_3k_reg[0]/Q
                         net (fo=18, routed)          0.195     1.856    MP3_gestion_freq/count_3k_reg_n_0_[0]
    SLICE_X87Y83         LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  MP3_gestion_freq/output_3k_i_1/O
                         net (fo=1, routed)           0.000     1.901    MP3_gestion_freq/output_3k_i_1_n_0
    SLICE_X87Y83         FDRE                                         r  MP3_gestion_freq/output_3k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.872     2.037    MP3_gestion_freq/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  MP3_gestion_freq/output_3k_reg/C
                         clock pessimism             -0.501     1.535    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.091     1.626    MP3_gestion_freq/output_3k_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 MP3_cpt_1_599/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MP3_cpt_1_599/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.275%)  route 0.184ns (49.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.601     1.520    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X82Y83         FDCE                                         r  MP3_cpt_1_599/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  MP3_cpt_1_599/count_reg[8]/Q
                         net (fo=16, routed)          0.184     1.845    MP3_cpt_1_599/Q[8]
    SLICE_X82Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.890 r  MP3_cpt_1_599/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.890    MP3_cpt_1_599/count[8]_i_1_n_0
    SLICE_X82Y83         FDCE                                         r  MP3_cpt_1_599/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.871     2.036    MP3_cpt_1_599/clk_IBUF_BUFG
    SLICE_X82Y83         FDCE                                         r  MP3_cpt_1_599/count_reg[8]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X82Y83         FDCE (Hold_fdce_C_D)         0.092     1.612    MP3_cpt_1_599/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y75    BP_C/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X79Y78    BP_L/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X76Y77    BP_R/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y75    BP_R/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y75    BP_R/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X76Y75    BP_R/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X74Y76    BP_R/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y79    BP_U/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    BP_U/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    BP_L/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y75    BP_R/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y75    BP_R/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y75    BP_R/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_L/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_L/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_L/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    BP_L/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y76    BP_R/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y79    BP_U/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    BP_U/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    BP_U/count_reg[16]/C



