#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c9fc02fa40 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001c9fc0a4800_0 .net "PC", 31 0, v000001c9fc069cf0_0;  1 drivers
v000001c9fc0a5980_0 .var "clk", 0 0;
v000001c9fc0a5160_0 .net "clkout", 0 0, L_000001c9fc0a6e40;  1 drivers
v000001c9fc0a5840_0 .net "cycles_consumed", 31 0, v000001c9fc0a4f80_0;  1 drivers
v000001c9fc0a52a0_0 .var "rst", 0 0;
S_000001c9fc02fd60 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001c9fc02fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c9fc04dac0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c9fc04daf8 .param/l "add" 0 4 5, C4<100000>;
P_000001c9fc04db30 .param/l "addi" 0 4 8, C4<001000>;
P_000001c9fc04db68 .param/l "addu" 0 4 5, C4<100001>;
P_000001c9fc04dba0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c9fc04dbd8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c9fc04dc10 .param/l "beq" 0 4 10, C4<000100>;
P_000001c9fc04dc48 .param/l "bne" 0 4 10, C4<000101>;
P_000001c9fc04dc80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c9fc04dcb8 .param/l "j" 0 4 12, C4<000010>;
P_000001c9fc04dcf0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c9fc04dd28 .param/l "jr" 0 4 6, C4<001000>;
P_000001c9fc04dd60 .param/l "lw" 0 4 8, C4<100011>;
P_000001c9fc04dd98 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c9fc04ddd0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c9fc04de08 .param/l "ori" 0 4 8, C4<001101>;
P_000001c9fc04de40 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c9fc04de78 .param/l "sll" 0 4 6, C4<000000>;
P_000001c9fc04deb0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c9fc04dee8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c9fc04df20 .param/l "srl" 0 4 6, C4<000010>;
P_000001c9fc04df58 .param/l "sub" 0 4 5, C4<100010>;
P_000001c9fc04df90 .param/l "subu" 0 4 5, C4<100011>;
P_000001c9fc04dfc8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c9fc04e000 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c9fc04e038 .param/l "xori" 0 4 8, C4<001110>;
L_000001c9fc0a7310 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a6cf0 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a6eb0 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a66d0 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a73f0 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a71c0 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a7460 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a7000 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a6e40 .functor OR 1, v000001c9fc0a5980_0, v000001c9fc036bc0_0, C4<0>, C4<0>;
L_000001c9fc0a7540 .functor OR 1, L_000001c9fc0efb50, L_000001c9fc0efd30, C4<0>, C4<0>;
L_000001c9fc0a6f20 .functor AND 1, L_000001c9fc0f1270, L_000001c9fc0f09b0, C4<1>, C4<1>;
L_000001c9fc0a6c10 .functor NOT 1, v000001c9fc0a52a0_0, C4<0>, C4<0>, C4<0>;
L_000001c9fc0a7150 .functor OR 1, L_000001c9fc0efc90, L_000001c9fc0f0410, C4<0>, C4<0>;
L_000001c9fc0a74d0 .functor OR 1, L_000001c9fc0a7150, L_000001c9fc0effb0, C4<0>, C4<0>;
L_000001c9fc0a6ac0 .functor OR 1, L_000001c9fc0f0c30, L_000001c9fc106620, C4<0>, C4<0>;
L_000001c9fc0a6970 .functor AND 1, L_000001c9fc0f0b90, L_000001c9fc0a6ac0, C4<1>, C4<1>;
L_000001c9fc0a6b30 .functor OR 1, L_000001c9fc106580, L_000001c9fc106bc0, C4<0>, C4<0>;
L_000001c9fc0a6dd0 .functor AND 1, L_000001c9fc105cc0, L_000001c9fc0a6b30, C4<1>, C4<1>;
L_000001c9fc0a6740 .functor NOT 1, L_000001c9fc0a6e40, C4<0>, C4<0>, C4<0>;
v000001c9fc068e90_0 .net "ALUOp", 3 0, v000001c9fc0372a0_0;  1 drivers
v000001c9fc0692f0_0 .net "ALUResult", 31 0, v000001c9fc0694d0_0;  1 drivers
v000001c9fc068b70_0 .net "ALUSrc", 0 0, v000001c9fc036760_0;  1 drivers
v000001c9fc0a24a0_0 .net "ALUin2", 31 0, L_000001c9fc107480;  1 drivers
v000001c9fc0a1e60_0 .net "MemReadEn", 0 0, v000001c9fc038380_0;  1 drivers
v000001c9fc0a15a0_0 .net "MemWriteEn", 0 0, v000001c9fc037340_0;  1 drivers
v000001c9fc0a2360_0 .net "MemtoReg", 0 0, v000001c9fc0369e0_0;  1 drivers
v000001c9fc0a1f00_0 .net "PC", 31 0, v000001c9fc069cf0_0;  alias, 1 drivers
v000001c9fc0a13c0_0 .net "PCPlus1", 31 0, L_000001c9fc0f07d0;  1 drivers
v000001c9fc0a2540_0 .net "PCsrc", 0 0, v000001c9fc069570_0;  1 drivers
v000001c9fc0a0920_0 .net "RegDst", 0 0, v000001c9fc036a80_0;  1 drivers
v000001c9fc0a1aa0_0 .net "RegWriteEn", 0 0, v000001c9fc036b20_0;  1 drivers
v000001c9fc0a09c0_0 .net "WriteRegister", 4 0, L_000001c9fc0f02d0;  1 drivers
v000001c9fc0a2220_0 .net *"_ivl_0", 0 0, L_000001c9fc0a7310;  1 drivers
L_000001c9fc0a76e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a0ec0_0 .net/2u *"_ivl_10", 4 0, L_000001c9fc0a76e0;  1 drivers
L_000001c9fc0a7ad0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a06a0_0 .net *"_ivl_101", 15 0, L_000001c9fc0a7ad0;  1 drivers
v000001c9fc0a1780_0 .net *"_ivl_102", 31 0, L_000001c9fc0f1450;  1 drivers
L_000001c9fc0a7b18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a1b40_0 .net *"_ivl_105", 25 0, L_000001c9fc0a7b18;  1 drivers
L_000001c9fc0a7b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a1460_0 .net/2u *"_ivl_106", 31 0, L_000001c9fc0a7b60;  1 drivers
v000001c9fc0a0880_0 .net *"_ivl_108", 0 0, L_000001c9fc0f1270;  1 drivers
L_000001c9fc0a7ba8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a0c40_0 .net/2u *"_ivl_110", 5 0, L_000001c9fc0a7ba8;  1 drivers
v000001c9fc0a1fa0_0 .net *"_ivl_112", 0 0, L_000001c9fc0f09b0;  1 drivers
v000001c9fc0a2040_0 .net *"_ivl_115", 0 0, L_000001c9fc0a6f20;  1 drivers
v000001c9fc0a16e0_0 .net *"_ivl_116", 47 0, L_000001c9fc0f0d70;  1 drivers
L_000001c9fc0a7bf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a0a60_0 .net *"_ivl_119", 15 0, L_000001c9fc0a7bf0;  1 drivers
L_000001c9fc0a7728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a1500_0 .net/2u *"_ivl_12", 5 0, L_000001c9fc0a7728;  1 drivers
v000001c9fc0a2400_0 .net *"_ivl_120", 47 0, L_000001c9fc0f11d0;  1 drivers
L_000001c9fc0a7c38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a22c0_0 .net *"_ivl_123", 15 0, L_000001c9fc0a7c38;  1 drivers
v000001c9fc0a20e0_0 .net *"_ivl_125", 0 0, L_000001c9fc0f0690;  1 drivers
v000001c9fc0a1be0_0 .net *"_ivl_126", 31 0, L_000001c9fc0ef8d0;  1 drivers
v000001c9fc0a2180_0 .net *"_ivl_128", 47 0, L_000001c9fc0ef6f0;  1 drivers
v000001c9fc0a0740_0 .net *"_ivl_130", 47 0, L_000001c9fc0f0190;  1 drivers
v000001c9fc0a07e0_0 .net *"_ivl_132", 47 0, L_000001c9fc0f1310;  1 drivers
v000001c9fc0a0e20_0 .net *"_ivl_134", 47 0, L_000001c9fc0efa10;  1 drivers
v000001c9fc0a0b00_0 .net *"_ivl_14", 0 0, L_000001c9fc0a58e0;  1 drivers
v000001c9fc0a0ba0_0 .net *"_ivl_140", 0 0, L_000001c9fc0a6c10;  1 drivers
L_000001c9fc0a7cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a1a00_0 .net/2u *"_ivl_142", 31 0, L_000001c9fc0a7cc8;  1 drivers
L_000001c9fc0a7da0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a0ce0_0 .net/2u *"_ivl_146", 5 0, L_000001c9fc0a7da0;  1 drivers
v000001c9fc0a1c80_0 .net *"_ivl_148", 0 0, L_000001c9fc0efc90;  1 drivers
L_000001c9fc0a7de8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a0d80_0 .net/2u *"_ivl_150", 5 0, L_000001c9fc0a7de8;  1 drivers
v000001c9fc0a0f60_0 .net *"_ivl_152", 0 0, L_000001c9fc0f0410;  1 drivers
v000001c9fc0a1d20_0 .net *"_ivl_155", 0 0, L_000001c9fc0a7150;  1 drivers
L_000001c9fc0a7e30 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a1000_0 .net/2u *"_ivl_156", 5 0, L_000001c9fc0a7e30;  1 drivers
v000001c9fc0a10a0_0 .net *"_ivl_158", 0 0, L_000001c9fc0effb0;  1 drivers
L_000001c9fc0a7770 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a1820_0 .net/2u *"_ivl_16", 4 0, L_000001c9fc0a7770;  1 drivers
v000001c9fc0a1640_0 .net *"_ivl_161", 0 0, L_000001c9fc0a74d0;  1 drivers
L_000001c9fc0a7e78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a18c0_0 .net/2u *"_ivl_162", 15 0, L_000001c9fc0a7e78;  1 drivers
v000001c9fc0a1140_0 .net *"_ivl_164", 31 0, L_000001c9fc0efdd0;  1 drivers
v000001c9fc0a11e0_0 .net *"_ivl_167", 0 0, L_000001c9fc0efe70;  1 drivers
v000001c9fc0a1960_0 .net *"_ivl_168", 15 0, L_000001c9fc0eff10;  1 drivers
v000001c9fc0a1280_0 .net *"_ivl_170", 31 0, L_000001c9fc0f04b0;  1 drivers
v000001c9fc0a1320_0 .net *"_ivl_174", 31 0, L_000001c9fc0f0af0;  1 drivers
L_000001c9fc0a7ec0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a1dc0_0 .net *"_ivl_177", 25 0, L_000001c9fc0a7ec0;  1 drivers
L_000001c9fc0a7f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a44b0_0 .net/2u *"_ivl_178", 31 0, L_000001c9fc0a7f08;  1 drivers
v000001c9fc0a3e70_0 .net *"_ivl_180", 0 0, L_000001c9fc0f0b90;  1 drivers
L_000001c9fc0a7f50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3f10_0 .net/2u *"_ivl_182", 5 0, L_000001c9fc0a7f50;  1 drivers
v000001c9fc0a4370_0 .net *"_ivl_184", 0 0, L_000001c9fc0f0c30;  1 drivers
L_000001c9fc0a7f98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3970_0 .net/2u *"_ivl_186", 5 0, L_000001c9fc0a7f98;  1 drivers
v000001c9fc0a3330_0 .net *"_ivl_188", 0 0, L_000001c9fc106620;  1 drivers
v000001c9fc0a36f0_0 .net *"_ivl_19", 4 0, L_000001c9fc0a6100;  1 drivers
v000001c9fc0a2f70_0 .net *"_ivl_191", 0 0, L_000001c9fc0a6ac0;  1 drivers
v000001c9fc0a27f0_0 .net *"_ivl_193", 0 0, L_000001c9fc0a6970;  1 drivers
L_000001c9fc0a7fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3a10_0 .net/2u *"_ivl_194", 5 0, L_000001c9fc0a7fe0;  1 drivers
v000001c9fc0a4230_0 .net *"_ivl_196", 0 0, L_000001c9fc106f80;  1 drivers
L_000001c9fc0a8028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3290_0 .net/2u *"_ivl_198", 31 0, L_000001c9fc0a8028;  1 drivers
L_000001c9fc0a7698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a33d0_0 .net/2u *"_ivl_2", 5 0, L_000001c9fc0a7698;  1 drivers
v000001c9fc0a3510_0 .net *"_ivl_20", 4 0, L_000001c9fc0a5a20;  1 drivers
v000001c9fc0a3650_0 .net *"_ivl_200", 31 0, L_000001c9fc107020;  1 drivers
v000001c9fc0a4550_0 .net *"_ivl_204", 31 0, L_000001c9fc105c20;  1 drivers
L_000001c9fc0a8070 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3470_0 .net *"_ivl_207", 25 0, L_000001c9fc0a8070;  1 drivers
L_000001c9fc0a80b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a35b0_0 .net/2u *"_ivl_208", 31 0, L_000001c9fc0a80b8;  1 drivers
v000001c9fc0a26b0_0 .net *"_ivl_210", 0 0, L_000001c9fc105cc0;  1 drivers
L_000001c9fc0a8100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a2890_0 .net/2u *"_ivl_212", 5 0, L_000001c9fc0a8100;  1 drivers
v000001c9fc0a2cf0_0 .net *"_ivl_214", 0 0, L_000001c9fc106580;  1 drivers
L_000001c9fc0a8148 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3790_0 .net/2u *"_ivl_216", 5 0, L_000001c9fc0a8148;  1 drivers
v000001c9fc0a2750_0 .net *"_ivl_218", 0 0, L_000001c9fc106bc0;  1 drivers
v000001c9fc0a2d90_0 .net *"_ivl_221", 0 0, L_000001c9fc0a6b30;  1 drivers
v000001c9fc0a29d0_0 .net *"_ivl_223", 0 0, L_000001c9fc0a6dd0;  1 drivers
L_000001c9fc0a8190 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a2930_0 .net/2u *"_ivl_224", 5 0, L_000001c9fc0a8190;  1 drivers
v000001c9fc0a2a70_0 .net *"_ivl_226", 0 0, L_000001c9fc105fe0;  1 drivers
v000001c9fc0a40f0_0 .net *"_ivl_228", 31 0, L_000001c9fc106e40;  1 drivers
v000001c9fc0a2b10_0 .net *"_ivl_24", 0 0, L_000001c9fc0a6eb0;  1 drivers
L_000001c9fc0a77b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3ab0_0 .net/2u *"_ivl_26", 4 0, L_000001c9fc0a77b8;  1 drivers
v000001c9fc0a4410_0 .net *"_ivl_29", 4 0, L_000001c9fc0a5c00;  1 drivers
v000001c9fc0a3b50_0 .net *"_ivl_32", 0 0, L_000001c9fc0a66d0;  1 drivers
L_000001c9fc0a7800 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a2bb0_0 .net/2u *"_ivl_34", 4 0, L_000001c9fc0a7800;  1 drivers
v000001c9fc0a3150_0 .net *"_ivl_37", 4 0, L_000001c9fc0a61a0;  1 drivers
v000001c9fc0a4190_0 .net *"_ivl_40", 0 0, L_000001c9fc0a73f0;  1 drivers
L_000001c9fc0a7848 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a2c50_0 .net/2u *"_ivl_42", 15 0, L_000001c9fc0a7848;  1 drivers
v000001c9fc0a30b0_0 .net *"_ivl_45", 15 0, L_000001c9fc0f1130;  1 drivers
v000001c9fc0a3fb0_0 .net *"_ivl_48", 0 0, L_000001c9fc0a71c0;  1 drivers
v000001c9fc0a4050_0 .net *"_ivl_5", 5 0, L_000001c9fc0a5fc0;  1 drivers
L_000001c9fc0a7890 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a2e30_0 .net/2u *"_ivl_50", 36 0, L_000001c9fc0a7890;  1 drivers
L_000001c9fc0a78d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3830_0 .net/2u *"_ivl_52", 31 0, L_000001c9fc0a78d8;  1 drivers
v000001c9fc0a2ed0_0 .net *"_ivl_55", 4 0, L_000001c9fc0f0ff0;  1 drivers
v000001c9fc0a3010_0 .net *"_ivl_56", 36 0, L_000001c9fc0f0050;  1 drivers
v000001c9fc0a31f0_0 .net *"_ivl_58", 36 0, L_000001c9fc0f0870;  1 drivers
v000001c9fc0a38d0_0 .net *"_ivl_62", 0 0, L_000001c9fc0a7460;  1 drivers
L_000001c9fc0a7920 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3bf0_0 .net/2u *"_ivl_64", 5 0, L_000001c9fc0a7920;  1 drivers
v000001c9fc0a3c90_0 .net *"_ivl_67", 5 0, L_000001c9fc0f1590;  1 drivers
v000001c9fc0a3d30_0 .net *"_ivl_70", 0 0, L_000001c9fc0a7000;  1 drivers
L_000001c9fc0a7968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a3dd0_0 .net/2u *"_ivl_72", 57 0, L_000001c9fc0a7968;  1 drivers
L_000001c9fc0a79b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a42d0_0 .net/2u *"_ivl_74", 31 0, L_000001c9fc0a79b0;  1 drivers
v000001c9fc0a4a80_0 .net *"_ivl_77", 25 0, L_000001c9fc0efab0;  1 drivers
v000001c9fc0a4c60_0 .net *"_ivl_78", 57 0, L_000001c9fc0f0910;  1 drivers
v000001c9fc0a6240_0 .net *"_ivl_8", 0 0, L_000001c9fc0a6cf0;  1 drivers
v000001c9fc0a5d40_0 .net *"_ivl_80", 57 0, L_000001c9fc0f1090;  1 drivers
L_000001c9fc0a79f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a5b60_0 .net/2u *"_ivl_84", 31 0, L_000001c9fc0a79f8;  1 drivers
L_000001c9fc0a7a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a4760_0 .net/2u *"_ivl_88", 5 0, L_000001c9fc0a7a40;  1 drivers
v000001c9fc0a62e0_0 .net *"_ivl_90", 0 0, L_000001c9fc0efb50;  1 drivers
L_000001c9fc0a7a88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c9fc0a55c0_0 .net/2u *"_ivl_92", 5 0, L_000001c9fc0a7a88;  1 drivers
v000001c9fc0a5020_0 .net *"_ivl_94", 0 0, L_000001c9fc0efd30;  1 drivers
v000001c9fc0a5340_0 .net *"_ivl_97", 0 0, L_000001c9fc0a7540;  1 drivers
v000001c9fc0a48a0_0 .net *"_ivl_98", 47 0, L_000001c9fc0f0cd0;  1 drivers
v000001c9fc0a6380_0 .net "adderResult", 31 0, L_000001c9fc0f13b0;  1 drivers
v000001c9fc0a64c0_0 .net "address", 31 0, L_000001c9fc0f14f0;  1 drivers
v000001c9fc0a4940_0 .net "clk", 0 0, L_000001c9fc0a6e40;  alias, 1 drivers
v000001c9fc0a4f80_0 .var "cycles_consumed", 31 0;
v000001c9fc0a5de0_0 .net "extImm", 31 0, L_000001c9fc0f0550;  1 drivers
v000001c9fc0a49e0_0 .net "funct", 5 0, L_000001c9fc0f00f0;  1 drivers
v000001c9fc0a53e0_0 .net "hlt", 0 0, v000001c9fc036bc0_0;  1 drivers
v000001c9fc0a6420_0 .net "imm", 15 0, L_000001c9fc0f05f0;  1 drivers
v000001c9fc0a4b20_0 .net "immediate", 31 0, L_000001c9fc107520;  1 drivers
v000001c9fc0a5480_0 .net "input_clk", 0 0, v000001c9fc0a5980_0;  1 drivers
v000001c9fc0a4bc0_0 .net "instruction", 31 0, L_000001c9fc0ef970;  1 drivers
v000001c9fc0a5ca0_0 .net "memoryReadData", 31 0, v000001c9fc068f30_0;  1 drivers
v000001c9fc0a6560_0 .net "nextPC", 31 0, L_000001c9fc0f0e10;  1 drivers
v000001c9fc0a5e80_0 .net "opcode", 5 0, L_000001c9fc0a5520;  1 drivers
v000001c9fc0a4d00_0 .net "rd", 4 0, L_000001c9fc0a5ac0;  1 drivers
v000001c9fc0a5f20_0 .net "readData1", 31 0, L_000001c9fc0a7380;  1 drivers
v000001c9fc0a4da0_0 .net "readData1_w", 31 0, L_000001c9fc106da0;  1 drivers
v000001c9fc0a4e40_0 .net "readData2", 31 0, L_000001c9fc0a75b0;  1 drivers
v000001c9fc0a46c0_0 .net "rs", 4 0, L_000001c9fc0a6060;  1 drivers
v000001c9fc0a4ee0_0 .net "rst", 0 0, v000001c9fc0a52a0_0;  1 drivers
v000001c9fc0a5700_0 .net "rt", 4 0, L_000001c9fc0f0eb0;  1 drivers
v000001c9fc0a50c0_0 .net "shamt", 31 0, L_000001c9fc0f0f50;  1 drivers
v000001c9fc0a5200_0 .net "wire_instruction", 31 0, L_000001c9fc0a6c80;  1 drivers
v000001c9fc0a5660_0 .net "writeData", 31 0, L_000001c9fc1066c0;  1 drivers
v000001c9fc0a57a0_0 .net "zero", 0 0, L_000001c9fc106ee0;  1 drivers
L_000001c9fc0a5fc0 .part L_000001c9fc0ef970, 26, 6;
L_000001c9fc0a5520 .functor MUXZ 6, L_000001c9fc0a5fc0, L_000001c9fc0a7698, L_000001c9fc0a7310, C4<>;
L_000001c9fc0a58e0 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a7728;
L_000001c9fc0a6100 .part L_000001c9fc0ef970, 11, 5;
L_000001c9fc0a5a20 .functor MUXZ 5, L_000001c9fc0a6100, L_000001c9fc0a7770, L_000001c9fc0a58e0, C4<>;
L_000001c9fc0a5ac0 .functor MUXZ 5, L_000001c9fc0a5a20, L_000001c9fc0a76e0, L_000001c9fc0a6cf0, C4<>;
L_000001c9fc0a5c00 .part L_000001c9fc0ef970, 21, 5;
L_000001c9fc0a6060 .functor MUXZ 5, L_000001c9fc0a5c00, L_000001c9fc0a77b8, L_000001c9fc0a6eb0, C4<>;
L_000001c9fc0a61a0 .part L_000001c9fc0ef970, 16, 5;
L_000001c9fc0f0eb0 .functor MUXZ 5, L_000001c9fc0a61a0, L_000001c9fc0a7800, L_000001c9fc0a66d0, C4<>;
L_000001c9fc0f1130 .part L_000001c9fc0ef970, 0, 16;
L_000001c9fc0f05f0 .functor MUXZ 16, L_000001c9fc0f1130, L_000001c9fc0a7848, L_000001c9fc0a73f0, C4<>;
L_000001c9fc0f0ff0 .part L_000001c9fc0ef970, 6, 5;
L_000001c9fc0f0050 .concat [ 5 32 0 0], L_000001c9fc0f0ff0, L_000001c9fc0a78d8;
L_000001c9fc0f0870 .functor MUXZ 37, L_000001c9fc0f0050, L_000001c9fc0a7890, L_000001c9fc0a71c0, C4<>;
L_000001c9fc0f0f50 .part L_000001c9fc0f0870, 0, 32;
L_000001c9fc0f1590 .part L_000001c9fc0ef970, 0, 6;
L_000001c9fc0f00f0 .functor MUXZ 6, L_000001c9fc0f1590, L_000001c9fc0a7920, L_000001c9fc0a7460, C4<>;
L_000001c9fc0efab0 .part L_000001c9fc0ef970, 0, 26;
L_000001c9fc0f0910 .concat [ 26 32 0 0], L_000001c9fc0efab0, L_000001c9fc0a79b0;
L_000001c9fc0f1090 .functor MUXZ 58, L_000001c9fc0f0910, L_000001c9fc0a7968, L_000001c9fc0a7000, C4<>;
L_000001c9fc0f14f0 .part L_000001c9fc0f1090, 0, 32;
L_000001c9fc0f07d0 .arith/sum 32, v000001c9fc069cf0_0, L_000001c9fc0a79f8;
L_000001c9fc0efb50 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a7a40;
L_000001c9fc0efd30 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a7a88;
L_000001c9fc0f0cd0 .concat [ 32 16 0 0], L_000001c9fc0f14f0, L_000001c9fc0a7ad0;
L_000001c9fc0f1450 .concat [ 6 26 0 0], L_000001c9fc0a5520, L_000001c9fc0a7b18;
L_000001c9fc0f1270 .cmp/eq 32, L_000001c9fc0f1450, L_000001c9fc0a7b60;
L_000001c9fc0f09b0 .cmp/eq 6, L_000001c9fc0f00f0, L_000001c9fc0a7ba8;
L_000001c9fc0f0d70 .concat [ 32 16 0 0], L_000001c9fc0a7380, L_000001c9fc0a7bf0;
L_000001c9fc0f11d0 .concat [ 32 16 0 0], v000001c9fc069cf0_0, L_000001c9fc0a7c38;
L_000001c9fc0f0690 .part L_000001c9fc0f05f0, 15, 1;
LS_000001c9fc0ef8d0_0_0 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_0_4 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_0_8 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_0_12 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_0_16 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_0_20 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_0_24 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_0_28 .concat [ 1 1 1 1], L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690, L_000001c9fc0f0690;
LS_000001c9fc0ef8d0_1_0 .concat [ 4 4 4 4], LS_000001c9fc0ef8d0_0_0, LS_000001c9fc0ef8d0_0_4, LS_000001c9fc0ef8d0_0_8, LS_000001c9fc0ef8d0_0_12;
LS_000001c9fc0ef8d0_1_4 .concat [ 4 4 4 4], LS_000001c9fc0ef8d0_0_16, LS_000001c9fc0ef8d0_0_20, LS_000001c9fc0ef8d0_0_24, LS_000001c9fc0ef8d0_0_28;
L_000001c9fc0ef8d0 .concat [ 16 16 0 0], LS_000001c9fc0ef8d0_1_0, LS_000001c9fc0ef8d0_1_4;
L_000001c9fc0ef6f0 .concat [ 16 32 0 0], L_000001c9fc0f05f0, L_000001c9fc0ef8d0;
L_000001c9fc0f0190 .arith/sum 48, L_000001c9fc0f11d0, L_000001c9fc0ef6f0;
L_000001c9fc0f1310 .functor MUXZ 48, L_000001c9fc0f0190, L_000001c9fc0f0d70, L_000001c9fc0a6f20, C4<>;
L_000001c9fc0efa10 .functor MUXZ 48, L_000001c9fc0f1310, L_000001c9fc0f0cd0, L_000001c9fc0a7540, C4<>;
L_000001c9fc0f13b0 .part L_000001c9fc0efa10, 0, 32;
L_000001c9fc0f0e10 .functor MUXZ 32, L_000001c9fc0f07d0, L_000001c9fc0f13b0, v000001c9fc069570_0, C4<>;
L_000001c9fc0ef970 .functor MUXZ 32, L_000001c9fc0a6c80, L_000001c9fc0a7cc8, L_000001c9fc0a6c10, C4<>;
L_000001c9fc0efc90 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a7da0;
L_000001c9fc0f0410 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a7de8;
L_000001c9fc0effb0 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a7e30;
L_000001c9fc0efdd0 .concat [ 16 16 0 0], L_000001c9fc0f05f0, L_000001c9fc0a7e78;
L_000001c9fc0efe70 .part L_000001c9fc0f05f0, 15, 1;
LS_000001c9fc0eff10_0_0 .concat [ 1 1 1 1], L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70;
LS_000001c9fc0eff10_0_4 .concat [ 1 1 1 1], L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70;
LS_000001c9fc0eff10_0_8 .concat [ 1 1 1 1], L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70;
LS_000001c9fc0eff10_0_12 .concat [ 1 1 1 1], L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70, L_000001c9fc0efe70;
L_000001c9fc0eff10 .concat [ 4 4 4 4], LS_000001c9fc0eff10_0_0, LS_000001c9fc0eff10_0_4, LS_000001c9fc0eff10_0_8, LS_000001c9fc0eff10_0_12;
L_000001c9fc0f04b0 .concat [ 16 16 0 0], L_000001c9fc0f05f0, L_000001c9fc0eff10;
L_000001c9fc0f0550 .functor MUXZ 32, L_000001c9fc0f04b0, L_000001c9fc0efdd0, L_000001c9fc0a74d0, C4<>;
L_000001c9fc0f0af0 .concat [ 6 26 0 0], L_000001c9fc0a5520, L_000001c9fc0a7ec0;
L_000001c9fc0f0b90 .cmp/eq 32, L_000001c9fc0f0af0, L_000001c9fc0a7f08;
L_000001c9fc0f0c30 .cmp/eq 6, L_000001c9fc0f00f0, L_000001c9fc0a7f50;
L_000001c9fc106620 .cmp/eq 6, L_000001c9fc0f00f0, L_000001c9fc0a7f98;
L_000001c9fc106f80 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a7fe0;
L_000001c9fc107020 .functor MUXZ 32, L_000001c9fc0f0550, L_000001c9fc0a8028, L_000001c9fc106f80, C4<>;
L_000001c9fc107520 .functor MUXZ 32, L_000001c9fc107020, L_000001c9fc0f0f50, L_000001c9fc0a6970, C4<>;
L_000001c9fc105c20 .concat [ 6 26 0 0], L_000001c9fc0a5520, L_000001c9fc0a8070;
L_000001c9fc105cc0 .cmp/eq 32, L_000001c9fc105c20, L_000001c9fc0a80b8;
L_000001c9fc106580 .cmp/eq 6, L_000001c9fc0f00f0, L_000001c9fc0a8100;
L_000001c9fc106bc0 .cmp/eq 6, L_000001c9fc0f00f0, L_000001c9fc0a8148;
L_000001c9fc105fe0 .cmp/eq 6, L_000001c9fc0a5520, L_000001c9fc0a8190;
L_000001c9fc106e40 .functor MUXZ 32, L_000001c9fc0a7380, v000001c9fc069cf0_0, L_000001c9fc105fe0, C4<>;
L_000001c9fc106da0 .functor MUXZ 32, L_000001c9fc106e40, L_000001c9fc0a75b0, L_000001c9fc0a6dd0, C4<>;
S_000001c9fc02fef0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c9fc0259f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c9fc0a6d60 .functor NOT 1, v000001c9fc036760_0, C4<0>, C4<0>, C4<0>;
v000001c9fc038420_0 .net *"_ivl_0", 0 0, L_000001c9fc0a6d60;  1 drivers
v000001c9fc0382e0_0 .net "in1", 31 0, L_000001c9fc0a75b0;  alias, 1 drivers
v000001c9fc037d40_0 .net "in2", 31 0, L_000001c9fc107520;  alias, 1 drivers
v000001c9fc036940_0 .net "out", 31 0, L_000001c9fc107480;  alias, 1 drivers
v000001c9fc038100_0 .net "s", 0 0, v000001c9fc036760_0;  alias, 1 drivers
L_000001c9fc107480 .functor MUXZ 32, L_000001c9fc107520, L_000001c9fc0a75b0, L_000001c9fc0a6d60, C4<>;
S_000001c9fc044b90 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c9fc068100 .param/l "RType" 0 4 2, C4<000000>;
P_000001c9fc068138 .param/l "add" 0 4 5, C4<100000>;
P_000001c9fc068170 .param/l "addi" 0 4 8, C4<001000>;
P_000001c9fc0681a8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c9fc0681e0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c9fc068218 .param/l "andi" 0 4 8, C4<001100>;
P_000001c9fc068250 .param/l "beq" 0 4 10, C4<000100>;
P_000001c9fc068288 .param/l "bne" 0 4 10, C4<000101>;
P_000001c9fc0682c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c9fc0682f8 .param/l "j" 0 4 12, C4<000010>;
P_000001c9fc068330 .param/l "jal" 0 4 12, C4<000011>;
P_000001c9fc068368 .param/l "jr" 0 4 6, C4<001000>;
P_000001c9fc0683a0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c9fc0683d8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c9fc068410 .param/l "or_" 0 4 5, C4<100101>;
P_000001c9fc068448 .param/l "ori" 0 4 8, C4<001101>;
P_000001c9fc068480 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c9fc0684b8 .param/l "sll" 0 4 6, C4<000000>;
P_000001c9fc0684f0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c9fc068528 .param/l "slti" 0 4 8, C4<101010>;
P_000001c9fc068560 .param/l "srl" 0 4 6, C4<000010>;
P_000001c9fc068598 .param/l "sub" 0 4 5, C4<100010>;
P_000001c9fc0685d0 .param/l "subu" 0 4 5, C4<100011>;
P_000001c9fc068608 .param/l "sw" 0 4 8, C4<101011>;
P_000001c9fc068640 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c9fc068678 .param/l "xori" 0 4 8, C4<001110>;
v000001c9fc0372a0_0 .var "ALUOp", 3 0;
v000001c9fc036760_0 .var "ALUSrc", 0 0;
v000001c9fc038380_0 .var "MemReadEn", 0 0;
v000001c9fc037340_0 .var "MemWriteEn", 0 0;
v000001c9fc0369e0_0 .var "MemtoReg", 0 0;
v000001c9fc036a80_0 .var "RegDst", 0 0;
v000001c9fc036b20_0 .var "RegWriteEn", 0 0;
v000001c9fc0384c0_0 .net "funct", 5 0, L_000001c9fc0f00f0;  alias, 1 drivers
v000001c9fc036bc0_0 .var "hlt", 0 0;
v000001c9fc036c60_0 .net "opcode", 5 0, L_000001c9fc0a5520;  alias, 1 drivers
v000001c9fc037de0_0 .net "rst", 0 0, v000001c9fc0a52a0_0;  alias, 1 drivers
E_000001c9fc025f70 .event anyedge, v000001c9fc037de0_0, v000001c9fc036c60_0, v000001c9fc0384c0_0;
S_000001c9fbfd4550 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c9fc026030 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c9fc0a6c80 .functor BUFZ 32, L_000001c9fc0ef790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c9fc0373e0_0 .net "Data_Out", 31 0, L_000001c9fc0a6c80;  alias, 1 drivers
v000001c9fc0377a0 .array "InstMem", 2047 0, 31 0;
v000001c9fc036e40_0 .net *"_ivl_0", 31 0, L_000001c9fc0ef790;  1 drivers
v000001c9fc037520_0 .net *"_ivl_3", 10 0, L_000001c9fc0ef830;  1 drivers
v000001c9fc036ee0_0 .net *"_ivl_4", 12 0, L_000001c9fc0f0730;  1 drivers
L_000001c9fc0a7c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c9fc0375c0_0 .net *"_ivl_7", 1 0, L_000001c9fc0a7c80;  1 drivers
v000001c9fc036f80_0 .net "addr", 31 0, v000001c9fc069cf0_0;  alias, 1 drivers
v000001c9fc037700_0 .var/i "i", 31 0;
L_000001c9fc0ef790 .array/port v000001c9fc0377a0, L_000001c9fc0f0730;
L_000001c9fc0ef830 .part v000001c9fc069cf0_0, 0, 11;
L_000001c9fc0f0730 .concat [ 11 2 0 0], L_000001c9fc0ef830, L_000001c9fc0a7c80;
S_000001c9fbfd46e0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c9fc0a7380 .functor BUFZ 32, L_000001c9fc0f0a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c9fc0a75b0 .functor BUFZ 32, L_000001c9fc0efbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c9fc037e80_0 .net *"_ivl_0", 31 0, L_000001c9fc0f0a50;  1 drivers
v000001c9fc037fc0_0 .net *"_ivl_10", 6 0, L_000001c9fc0f0370;  1 drivers
L_000001c9fc0a7d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c9fc016ad0_0 .net *"_ivl_13", 1 0, L_000001c9fc0a7d58;  1 drivers
v000001c9fc015950_0 .net *"_ivl_2", 6 0, L_000001c9fc0f0230;  1 drivers
L_000001c9fc0a7d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c9fc068fd0_0 .net *"_ivl_5", 1 0, L_000001c9fc0a7d10;  1 drivers
v000001c9fc069610_0 .net *"_ivl_8", 31 0, L_000001c9fc0efbf0;  1 drivers
v000001c9fc069070_0 .net "clk", 0 0, L_000001c9fc0a6e40;  alias, 1 drivers
v000001c9fc069390_0 .var/i "i", 31 0;
v000001c9fc0688f0_0 .net "readData1", 31 0, L_000001c9fc0a7380;  alias, 1 drivers
v000001c9fc069e30_0 .net "readData2", 31 0, L_000001c9fc0a75b0;  alias, 1 drivers
v000001c9fc068a30_0 .net "readRegister1", 4 0, L_000001c9fc0a6060;  alias, 1 drivers
v000001c9fc069430_0 .net "readRegister2", 4 0, L_000001c9fc0f0eb0;  alias, 1 drivers
v000001c9fc06a3d0 .array "registers", 31 0, 31 0;
v000001c9fc068ad0_0 .net "rst", 0 0, v000001c9fc0a52a0_0;  alias, 1 drivers
v000001c9fc0699d0_0 .net "we", 0 0, v000001c9fc036b20_0;  alias, 1 drivers
v000001c9fc06a0b0_0 .net "writeData", 31 0, L_000001c9fc1066c0;  alias, 1 drivers
v000001c9fc069c50_0 .net "writeRegister", 4 0, L_000001c9fc0f02d0;  alias, 1 drivers
E_000001c9fc026930/0 .event negedge, v000001c9fc037de0_0;
E_000001c9fc026930/1 .event posedge, v000001c9fc069070_0;
E_000001c9fc026930 .event/or E_000001c9fc026930/0, E_000001c9fc026930/1;
L_000001c9fc0f0a50 .array/port v000001c9fc06a3d0, L_000001c9fc0f0230;
L_000001c9fc0f0230 .concat [ 5 2 0 0], L_000001c9fc0a6060, L_000001c9fc0a7d10;
L_000001c9fc0efbf0 .array/port v000001c9fc06a3d0, L_000001c9fc0f0370;
L_000001c9fc0f0370 .concat [ 5 2 0 0], L_000001c9fc0f0eb0, L_000001c9fc0a7d58;
S_000001c9fbf829c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c9fbfd46e0;
 .timescale 0 0;
v000001c9fc037f20_0 .var/i "i", 31 0;
S_000001c9fbf82b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c9fc024070 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c9fc0a70e0 .functor NOT 1, v000001c9fc036a80_0, C4<0>, C4<0>, C4<0>;
v000001c9fc069110_0 .net *"_ivl_0", 0 0, L_000001c9fc0a70e0;  1 drivers
v000001c9fc0696b0_0 .net "in1", 4 0, L_000001c9fc0f0eb0;  alias, 1 drivers
v000001c9fc069f70_0 .net "in2", 4 0, L_000001c9fc0a5ac0;  alias, 1 drivers
v000001c9fc06a010_0 .net "out", 4 0, L_000001c9fc0f02d0;  alias, 1 drivers
v000001c9fc06a5b0_0 .net "s", 0 0, v000001c9fc036a80_0;  alias, 1 drivers
L_000001c9fc0f02d0 .functor MUXZ 5, L_000001c9fc0a5ac0, L_000001c9fc0f0eb0, L_000001c9fc0a70e0, C4<>;
S_000001c9fbfd2c00 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c9fc023770 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c9fc0a7230 .functor NOT 1, v000001c9fc0369e0_0, C4<0>, C4<0>, C4<0>;
v000001c9fc068710_0 .net *"_ivl_0", 0 0, L_000001c9fc0a7230;  1 drivers
v000001c9fc068d50_0 .net "in1", 31 0, v000001c9fc0694d0_0;  alias, 1 drivers
v000001c9fc06a1f0_0 .net "in2", 31 0, v000001c9fc068f30_0;  alias, 1 drivers
v000001c9fc06a330_0 .net "out", 31 0, L_000001c9fc1066c0;  alias, 1 drivers
v000001c9fc068cb0_0 .net "s", 0 0, v000001c9fc0369e0_0;  alias, 1 drivers
L_000001c9fc1066c0 .functor MUXZ 32, v000001c9fc068f30_0, v000001c9fc0694d0_0, L_000001c9fc0a7230, C4<>;
S_000001c9fbfd2d90 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c9fbfbddb0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c9fbfbdde8 .param/l "AND" 0 9 12, C4<0010>;
P_000001c9fbfbde20 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c9fbfbde58 .param/l "OR" 0 9 12, C4<0011>;
P_000001c9fbfbde90 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c9fbfbdec8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c9fbfbdf00 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c9fbfbdf38 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c9fbfbdf70 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c9fbfbdfa8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c9fbfbdfe0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c9fbfbe018 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c9fc0a81d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c9fc069890_0 .net/2u *"_ivl_0", 31 0, L_000001c9fc0a81d8;  1 drivers
v000001c9fc0697f0_0 .net "opSel", 3 0, v000001c9fc0372a0_0;  alias, 1 drivers
v000001c9fc069750_0 .net "operand1", 31 0, L_000001c9fc106da0;  alias, 1 drivers
v000001c9fc069a70_0 .net "operand2", 31 0, L_000001c9fc107480;  alias, 1 drivers
v000001c9fc0694d0_0 .var "result", 31 0;
v000001c9fc069930_0 .net "zero", 0 0, L_000001c9fc106ee0;  alias, 1 drivers
E_000001c9fc023f70 .event anyedge, v000001c9fc0372a0_0, v000001c9fc069750_0, v000001c9fc036940_0;
L_000001c9fc106ee0 .cmp/eq 32, v000001c9fc0694d0_0, L_000001c9fc0a81d8;
S_000001c9fbfbe060 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001c9fc0a0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001c9fc0a00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001c9fc0a0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001c9fc0a0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001c9fc0a0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001c9fc0a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c9fc0a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c9fc0a0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001c9fc0a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c9fc0a0288 .param/l "j" 0 4 12, C4<000010>;
P_000001c9fc0a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c9fc0a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c9fc0a0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001c9fc0a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c9fc0a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c9fc0a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c9fc0a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c9fc0a0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001c9fc0a0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001c9fc0a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c9fc0a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c9fc0a0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001c9fc0a0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001c9fc0a0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001c9fc0a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c9fc0a0608 .param/l "xori" 0 4 8, C4<001110>;
v000001c9fc069570_0 .var "PCsrc", 0 0;
v000001c9fc068c10_0 .net "funct", 5 0, L_000001c9fc0f00f0;  alias, 1 drivers
v000001c9fc068df0_0 .net "opcode", 5 0, L_000001c9fc0a5520;  alias, 1 drivers
v000001c9fc06a150_0 .net "operand1", 31 0, L_000001c9fc0a7380;  alias, 1 drivers
v000001c9fc0687b0_0 .net "operand2", 31 0, L_000001c9fc107480;  alias, 1 drivers
v000001c9fc069250_0 .net "rst", 0 0, v000001c9fc0a52a0_0;  alias, 1 drivers
E_000001c9fc024570/0 .event anyedge, v000001c9fc037de0_0, v000001c9fc036c60_0, v000001c9fc0688f0_0, v000001c9fc036940_0;
E_000001c9fc024570/1 .event anyedge, v000001c9fc0384c0_0;
E_000001c9fc024570 .event/or E_000001c9fc024570/0, E_000001c9fc024570/1;
S_000001c9fc005a50 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c9fc069b10 .array "DataMem", 2047 0, 31 0;
v000001c9fc069ed0_0 .net "address", 31 0, v000001c9fc0694d0_0;  alias, 1 drivers
v000001c9fc06a470_0 .net "clock", 0 0, L_000001c9fc0a6740;  1 drivers
v000001c9fc06a290_0 .net "data", 31 0, L_000001c9fc0a75b0;  alias, 1 drivers
v000001c9fc068850_0 .var/i "i", 31 0;
v000001c9fc068f30_0 .var "q", 31 0;
v000001c9fc0691b0_0 .net "rden", 0 0, v000001c9fc038380_0;  alias, 1 drivers
v000001c9fc069bb0_0 .net "wren", 0 0, v000001c9fc037340_0;  alias, 1 drivers
E_000001c9fc0250b0 .event posedge, v000001c9fc06a470_0;
S_000001c9fc005be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001c9fc02fd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c9fc0243b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c9fc06a510_0 .net "PCin", 31 0, L_000001c9fc0f0e10;  alias, 1 drivers
v000001c9fc069cf0_0 .var "PCout", 31 0;
v000001c9fc068990_0 .net "clk", 0 0, L_000001c9fc0a6e40;  alias, 1 drivers
v000001c9fc069d90_0 .net "rst", 0 0, v000001c9fc0a52a0_0;  alias, 1 drivers
    .scope S_000001c9fbfbe060;
T_0 ;
    %wait E_000001c9fc024570;
    %load/vec4 v000001c9fc069250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c9fc069570_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c9fc068df0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001c9fc06a150_0;
    %load/vec4 v000001c9fc0687b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001c9fc068df0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001c9fc06a150_0;
    %load/vec4 v000001c9fc0687b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001c9fc068df0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001c9fc068df0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001c9fc068df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001c9fc068c10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001c9fc069570_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c9fc005be0;
T_1 ;
    %wait E_000001c9fc026930;
    %load/vec4 v000001c9fc069d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c9fc069cf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c9fc06a510_0;
    %assign/vec4 v000001c9fc069cf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c9fbfd4550;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9fc037700_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c9fc037700_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c9fc037700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %load/vec4 v000001c9fc037700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c9fc037700_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc0377a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c9fc044b90;
T_3 ;
    %wait E_000001c9fc025f70;
    %load/vec4 v000001c9fc037de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c9fc036bc0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c9fc037340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c9fc0369e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c9fc038380_0, 0;
    %assign/vec4 v000001c9fc036a80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c9fc036bc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c9fc0372a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c9fc036760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c9fc036b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c9fc037340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c9fc0369e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c9fc038380_0, 0, 1;
    %store/vec4 v000001c9fc036a80_0, 0, 1;
    %load/vec4 v000001c9fc036c60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036bc0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %load/vec4 v000001c9fc0384c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c9fc036a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc038380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc0369e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc037340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c9fc036760_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c9fc0372a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c9fbfd46e0;
T_4 ;
    %wait E_000001c9fc026930;
    %fork t_1, S_000001c9fbf829c0;
    %jmp t_0;
    .scope S_000001c9fbf829c0;
t_1 ;
    %load/vec4 v000001c9fc068ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9fc037f20_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c9fc037f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c9fc037f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc06a3d0, 0, 4;
    %load/vec4 v000001c9fc037f20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c9fc037f20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c9fc0699d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c9fc06a0b0_0;
    %load/vec4 v000001c9fc069c50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc06a3d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc06a3d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c9fbfd46e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c9fbfd46e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9fc069390_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c9fc069390_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c9fc069390_0;
    %ix/getv/s 4, v000001c9fc069390_0;
    %load/vec4a v000001c9fc06a3d0, 4;
    %ix/getv/s 4, v000001c9fc069390_0;
    %load/vec4a v000001c9fc06a3d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c9fc069390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c9fc069390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c9fbfd2d90;
T_6 ;
    %wait E_000001c9fc023f70;
    %load/vec4 v000001c9fc0697f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c9fc069750_0;
    %load/vec4 v000001c9fc069a70_0;
    %add;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c9fc069750_0;
    %load/vec4 v000001c9fc069a70_0;
    %sub;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c9fc069750_0;
    %load/vec4 v000001c9fc069a70_0;
    %and;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c9fc069750_0;
    %load/vec4 v000001c9fc069a70_0;
    %or;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c9fc069750_0;
    %load/vec4 v000001c9fc069a70_0;
    %xor;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c9fc069750_0;
    %load/vec4 v000001c9fc069a70_0;
    %or;
    %inv;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c9fc069750_0;
    %load/vec4 v000001c9fc069a70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c9fc069a70_0;
    %load/vec4 v000001c9fc069750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c9fc069750_0;
    %ix/getv 4, v000001c9fc069a70_0;
    %shiftl 4;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c9fc069750_0;
    %ix/getv 4, v000001c9fc069a70_0;
    %shiftr 4;
    %assign/vec4 v000001c9fc0694d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c9fc005a50;
T_7 ;
    %wait E_000001c9fc0250b0;
    %load/vec4 v000001c9fc0691b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c9fc069ed0_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001c9fc069b10, 4;
    %assign/vec4 v000001c9fc068f30_0, 0;
T_7.0 ;
    %load/vec4 v000001c9fc069bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c9fc06a290_0;
    %ix/getv 3, v000001c9fc069ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c9fc005a50;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9fc068850_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001c9fc068850_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c9fc068850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %load/vec4 v000001c9fc068850_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c9fc068850_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c9fc069b10, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001c9fc005a50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c9fc068850_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c9fc068850_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c9fc068850_0;
    %load/vec4a v000001c9fc069b10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001c9fc068850_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c9fc068850_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c9fc068850_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c9fc02fd60;
T_10 ;
    %wait E_000001c9fc026930;
    %load/vec4 v000001c9fc0a4ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c9fc0a4f80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c9fc0a4f80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c9fc0a4f80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c9fc02fa40;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9fc0a5980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9fc0a52a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c9fc02fa40;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c9fc0a5980_0;
    %inv;
    %assign/vec4 v000001c9fc0a5980_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c9fc02fa40;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./ScalarMultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c9fc0a52a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c9fc0a52a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001c9fc0a5840_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
