

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Sun Sep 15 03:27:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_2  |       10|       10|         7|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    269|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|      0|    117|    -|
|Memory           |        0|   -|     61|     32|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    575|    160|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    636|    623|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U158  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  48|    0|
    |mul_25ns_25ns_50_1_1_U156  |mul_25ns_25ns_50_1_1  |        0|   2|  0|  48|    0|
    |mux_5_3_16_1_1_U157        |mux_5_3_16_1_1        |        0|   0|  0|  21|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0| 117|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                                   Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_U      |neural_network_Pipeline_VITIS_LOOP_29_2_exp_x_msb_1_table_ROM_AUTO_1R      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_U  |neural_network_Pipeline_VITIS_LOOP_29_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_U          |neural_network_Pipeline_VITIS_LOOP_29_2_f_x_lsb_table_ROM_AUTO_1R          |        0|  11|   6|    0|    32|   11|     1|          352|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                                           |        0|  61|  32|    0|    96|   61|     3|         1952|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_590_p2            |         +|   0|  0|  27|          20|          20|
    |add_ln29_fu_304_p2             |         +|   0|  0|  11|           3|           1|
    |exp_x_msb_2_lsb_m_1_fu_600_p2  |         +|   0|  0|  32|          25|          25|
    |sum_4_fu_713_p2                |         +|   0|  0|  23|          16|          16|
    |y_l_fu_636_p2                  |         +|   0|  0|  32|          25|          25|
    |x_fu_330_p2                    |         -|   0|  0|  24|          17|          17|
    |and_ln202_fu_448_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln202_1_fu_442_p2         |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln202_fu_436_p2           |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln29_fu_298_p2            |      icmp|   0|  0|  11|           3|           3|
    |overf_1_fu_667_p2              |      icmp|   0|  0|  10|           2|           1|
    |or_ln202_1_fu_502_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_508_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_514_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_4_fu_520_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_496_p2             |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_681_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln190_fu_628_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln274_fu_697_p3         |    select|   0|  0|  16|           1|           2|
    |y_2_fu_650_p3                  |    select|   0|  0|  22|           1|          22|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |overf_fu_374_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_1_fu_402_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_2_fu_416_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_3_fu_430_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_fu_388_p2            |       xor|   0|  0|   2|           1|           1|
    |y_fu_623_p2                    |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 269|         143|         164|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_3_fu_156               |   9|          2|    3|          6|
    |sum_fu_152               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |exp_x_msb_1_reg_809                    |  25|   0|   25|          0|
    |exp_x_msb_1_reg_809_pp0_iter4_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_reg_804            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_788                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_788_pp0_iter2_reg  |  25|   0|   25|          0|
    |f_x_lsb_reg_782                        |  11|   0|   11|          0|
    |f_x_lsb_reg_782_pp0_iter2_reg          |  11|   0|   11|          0|
    |i_3_fu_156                             |   3|   0|    3|          0|
    |i_reg_742                              |   3|   0|    3|          0|
    |icmp_ln29_reg_746                      |   1|   0|    1|          0|
    |or_ln202_4_reg_777                     |   1|   0|    1|          0|
    |select_ln274_reg_820                   |  16|   0|   16|          0|
    |sum_fu_152                             |  16|   0|   16|          0|
    |tmp_5_reg_756                          |   4|   0|    4|          0|
    |tmp_5_reg_756_pp0_iter1_reg            |   4|   0|    4|          0|
    |tmp_reg_750                            |   1|   0|    1|          0|
    |trunc_ln217_reg_761                    |   2|   0|    2|          0|
    |trunc_ln2_reg_794                      |  19|   0|   19|          0|
    |y_lo_s_reg_815                         |  25|   0|   25|          0|
    |i_reg_742                              |  64|  32|    3|          0|
    |icmp_ln29_reg_746                      |  64|  32|    1|          0|
    |or_ln202_4_reg_777                     |  64|  32|    1|          0|
    |tmp_reg_750                            |  64|  32|    1|          0|
    |trunc_ln217_reg_761                    |  64|  32|    2|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 575| 160|  263|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|output_0                |  out|   16|      ap_vld|                                 output_0|       pointer|
|output_0_ap_vld         |  out|    1|      ap_vld|                                 output_0|       pointer|
|output_4                |  out|   16|      ap_vld|                                 output_4|       pointer|
|output_4_ap_vld         |  out|    1|      ap_vld|                                 output_4|       pointer|
|output_3                |  out|   16|      ap_vld|                                 output_3|       pointer|
|output_3_ap_vld         |  out|    1|      ap_vld|                                 output_3|       pointer|
|output_2                |  out|   16|      ap_vld|                                 output_2|       pointer|
|output_2_ap_vld         |  out|    1|      ap_vld|                                 output_2|       pointer|
|output_1                |  out|   16|      ap_vld|                                 output_1|       pointer|
|output_1_ap_vld         |  out|    1|      ap_vld|                                 output_1|       pointer|
|layer2_output_reload    |   in|   16|     ap_none|                     layer2_output_reload|        scalar|
|layer2_output_1_reload  |   in|   16|     ap_none|                   layer2_output_1_reload|        scalar|
|layer2_output_2_reload  |   in|   16|     ap_none|                   layer2_output_2_reload|        scalar|
|layer2_output_3_reload  |   in|   16|     ap_none|                   layer2_output_3_reload|        scalar|
|layer2_output_4_reload  |   in|   16|     ap_none|                   layer2_output_4_reload|        scalar|
|conv_i_i13_i_i8         |   in|   16|     ap_none|                          conv_i_i13_i_i8|        scalar|
|sum_4_out               |  out|   16|      ap_vld|                                sum_4_out|       pointer|
|sum_4_out_ap_vld        |  out|    1|      ap_vld|                                sum_4_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.95>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 10 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 11 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i8"   --->   Operation 12 'read' 'conv_i_i13_i_i8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_4_reload"   --->   Operation 13 'read' 'layer2_output_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_3_reload"   --->   Operation 14 'read' 'layer2_output_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_reload"   --->   Operation 15 'read' 'layer2_output_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_reload"   --->   Operation 16 'read' 'layer2_output_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_output_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_reload"   --->   Operation 17 'read' 'layer2_output_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_cast = sext i16 %conv_i_i13_i_i8_read"   --->   Operation 18 'sext' 'conv_i_i13_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %i_3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i3 %i_3" [nn.cpp:29->nn.cpp:82]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.68ns)   --->   "%icmp_ln29 = icmp_eq  i3 %i, i3 5" [nn.cpp:29->nn.cpp:82]   --->   Operation 23 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.68ns)   --->   "%add_ln29 = add i3 %i, i3 1" [nn.cpp:29->nn.cpp:82]   --->   Operation 24 'add' 'add_ln29' <Predicate = true> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub" [nn.cpp:29->nn.cpp:82]   --->   Operation 25 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.5i16.i3, i16 %layer2_output_reload_read, i16 %layer2_output_1_reload_read, i16 %layer2_output_2_reload_read, i16 %layer2_output_3_reload_read, i16 %layer2_output_4_reload_read, i3 %i" [nn.cpp:31->nn.cpp:82]   --->   Operation 26 'mux' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i16 %tmp_1" [nn.cpp:31->nn.cpp:82]   --->   Operation 27 'sext' 'sext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln31, i17 %conv_i_i13_i_i8_cast" [nn.cpp:31->nn.cpp:82]   --->   Operation 28 'sub' 'x' <Predicate = (!icmp_ln29)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:192->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 29 'partselect' 'x_l_int' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 30 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 31 'bitconcatenate' 'x_l_fract' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16" [nn.cpp:31->nn.cpp:82]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 33 'bitselect' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %tmp, i1 %tmp_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 34 'xor' 'overf' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 35 'bitselect' 'tmp_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln198 = xor i1 %tmp, i1 %tmp_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 36 'xor' 'xor_ln198' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 37 'bitselect' 'tmp_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_1 = xor i1 %tmp, i1 %tmp_4" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 38 'xor' 'xor_ln198_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 39 'bitselect' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_2 = xor i1 %tmp, i1 %tmp_6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 40 'xor' 'xor_ln198_2' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 41 'bitselect' 'tmp_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%xor_ln198_3 = xor i1 %tmp, i1 %tmp_7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 42 'xor' 'xor_ln198_3' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 43 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln29)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.12ns)   --->   "%icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 44 'icmp' 'icmp_ln202_1' <Predicate = (!icmp_ln29)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 45 'and' 'and_ln202' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 46 'partselect' 'tmp_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:214->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 47 'partselect' 'x_msb_ind_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 48 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 49 'bitconcatenate' 'x_lsb_ind' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %x_lsb_ind" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 50 'zext' 'zext_ln230' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 51 'getelementptr' 'f_x_lsb_table_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 52 'load' 'f_x_lsb' <Predicate = (!icmp_ln29)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %x_msb_ind_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 53 'zext' 'zext_ln245' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 54 'getelementptr' 'exp_x_msb_2_m_1_table_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 55 'load' 'exp_x_msb_2_m_1' <Predicate = (!icmp_ln29)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln198, i1 %overf" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 56 'or' 'or_ln202' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 57 'or' 'or_ln202_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 58 'or' 'or_ln202_2' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 59 'or' 'or_ln202_3' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 60 'or' 'or_ln202_4' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.85ns)   --->   "%switch_ln31 = switch i3 %i, void %arrayidx13.i25.case.4, i3 0, void %arrayidx13.i25.case.0, i3 1, void %arrayidx13.i25.case.1, i3 2, void %arrayidx13.i25.case.2, i3 3, void %arrayidx13.i25.case.3" [nn.cpp:31->nn.cpp:82]   --->   Operation 61 'switch' 'switch_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.85>
ST_1 : Operation 62 [1/1] (1.61ns)   --->   "%store_ln29 = store i3 %add_ln29, i3 %i_3" [nn.cpp:29->nn.cpp:82]   --->   Operation 62 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 63 [1/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 63 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 64 [1/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 64 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 %tmp_5" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 65 'bitconcatenate' 'x_msb_ind_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:233->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 66 'bitconcatenate' 'exp_x_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i25 %exp_x_msb_2_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 67 'zext' 'zext_ln247' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %exp_x_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 68 'zext' 'zext_ln247_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (6.77ns)   --->   "%f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 69 'mul' 'f_x_msb_2_lsb' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 70 'partselect' 'trunc_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %x_msb_ind_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 71 'zext' 'zext_ln261' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 72 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 73 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i19 %trunc_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 74 'zext' 'zext_ln249' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 75 'bitconcatenate' 'shl_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i19 %shl_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 76 'zext' 'zext_ln249_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.25ns)   --->   "%add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 77 'add' 'add_ln249' <Predicate = (!or_ln202_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i20 %add_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 78 'zext' 'zext_ln249_2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.45ns)   --->   "%exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 79 'add' 'exp_x_msb_2_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 80 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i25 %exp_x_msb_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 81 'zext' 'zext_ln262' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 82 'zext' 'zext_ln262_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (6.77ns)   --->   "%y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 83 'mul' 'y_lo' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:263->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 84 'partselect' 'y_lo_s' <Predicate = (!or_ln202_4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.45>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:30->nn.cpp:82]   --->   Operation 85 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:31->nn.cpp:82]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [nn.cpp:29->nn.cpp:82]   --->   Operation 87 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = xor i1 %tmp, i1 1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:203->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 88 'xor' 'y' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln190 = select i1 %y, i22 4194303, i22 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:190->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 89 'select' 'select_ln190' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (2.45ns)   --->   "%y_l = add i25 %exp_x_msb_1, i25 %y_lo_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 90 'add' 'y_l' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:265->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 91 'partselect' 'y_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.11ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 92 'select' 'y_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 93 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.58ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_8, i2 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 94 'icmp' 'overf_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 95 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %tmp_9, i1 %overf_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 96 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18" [nn.cpp:31->nn.cpp:82]   --->   Operation 97 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 98 'select' 'select_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_3, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 99 'write' 'write_ln31' <Predicate = (i == 3)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i25.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 100 'br' 'br_ln31' <Predicate = (i == 3)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 101 'write' 'write_ln31' <Predicate = (i == 2)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i25.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 102 'br' 'br_ln31' <Predicate = (i == 2)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 103 'write' 'write_ln31' <Predicate = (i == 1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i25.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 104 'br' 'br_ln31' <Predicate = (i == 1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 105 'write' 'write_ln31' <Predicate = (i == 0)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i25.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 106 'br' 'br_ln31' <Predicate = (i == 0)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_4, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 107 'write' 'write_ln31' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i25.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 108 'br' 'br_ln31' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 113 'load' 'sum_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_4_out, i16 %sum_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sum_load_1 = load i16 %sum" [nn.cpp:32->nn.cpp:82]   --->   Operation 109 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.14ns)   --->   "%sum_4 = add i16 %select_ln274, i16 %sum_load_1" [nn.cpp:32->nn.cpp:82]   --->   Operation 110 'add' 'sum_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.61ns)   --->   "%store_ln29 = store i16 %sum_4, i16 %sum" [nn.cpp:29->nn.cpp:82]   --->   Operation 111 'store' 'store_ln29' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body8.i" [nn.cpp:29->nn.cpp:82]   --->   Operation 112 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i13_i_i8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                         (alloca           ) [ 01111111]
i_3                         (alloca           ) [ 01000000]
conv_i_i13_i_i8_read        (read             ) [ 00000000]
layer2_output_4_reload_read (read             ) [ 00000000]
layer2_output_3_reload_read (read             ) [ 00000000]
layer2_output_2_reload_read (read             ) [ 00000000]
layer2_output_1_reload_read (read             ) [ 00000000]
layer2_output_reload_read   (read             ) [ 00000000]
conv_i_i13_i_i8_cast        (sext             ) [ 00000000]
store_ln0                   (store            ) [ 00000000]
store_ln0                   (store            ) [ 00000000]
br_ln0                      (br               ) [ 00000000]
i                           (load             ) [ 01111110]
icmp_ln29                   (icmp             ) [ 01111110]
add_ln29                    (add              ) [ 00000000]
br_ln29                     (br               ) [ 00000000]
tmp_1                       (mux              ) [ 00000000]
sext_ln31                   (sext             ) [ 00000000]
x                           (sub              ) [ 00000000]
x_l_int                     (partselect       ) [ 00000000]
trunc_ln194                 (trunc            ) [ 00000000]
x_l_fract                   (bitconcatenate   ) [ 00000000]
tmp                         (bitselect        ) [ 01111110]
tmp_2                       (bitselect        ) [ 00000000]
overf                       (xor              ) [ 00000000]
tmp_3                       (bitselect        ) [ 00000000]
xor_ln198                   (xor              ) [ 00000000]
tmp_4                       (bitselect        ) [ 00000000]
xor_ln198_1                 (xor              ) [ 00000000]
tmp_6                       (bitselect        ) [ 00000000]
xor_ln198_2                 (xor              ) [ 00000000]
tmp_7                       (bitselect        ) [ 00000000]
xor_ln198_3                 (xor              ) [ 00000000]
icmp_ln202                  (icmp             ) [ 00000000]
icmp_ln202_1                (icmp             ) [ 00000000]
and_ln202                   (and              ) [ 00000000]
tmp_5                       (partselect       ) [ 01110000]
x_msb_ind_2                 (partselect       ) [ 00000000]
trunc_ln217                 (trunc            ) [ 01111000]
x_lsb_ind                   (bitconcatenate   ) [ 00000000]
zext_ln230                  (zext             ) [ 00000000]
f_x_lsb_table_addr          (getelementptr    ) [ 01100000]
zext_ln245                  (zext             ) [ 00000000]
exp_x_msb_2_m_1_table_addr  (getelementptr    ) [ 01100000]
or_ln202                    (or               ) [ 00000000]
or_ln202_1                  (or               ) [ 00000000]
or_ln202_2                  (or               ) [ 00000000]
or_ln202_3                  (or               ) [ 00000000]
or_ln202_4                  (or               ) [ 01111110]
switch_ln31                 (switch           ) [ 00000000]
store_ln29                  (store            ) [ 00000000]
f_x_lsb                     (load             ) [ 01011000]
exp_x_msb_2_m_1             (load             ) [ 01011000]
x_msb_ind_1                 (bitconcatenate   ) [ 00000000]
exp_x_lsb_m_1               (bitconcatenate   ) [ 00000000]
zext_ln247                  (zext             ) [ 00000000]
zext_ln247_1                (zext             ) [ 00000000]
f_x_msb_2_lsb               (mul              ) [ 00000000]
trunc_ln2                   (partselect       ) [ 01001000]
zext_ln261                  (zext             ) [ 00000000]
exp_x_msb_1_table_addr      (getelementptr    ) [ 01001000]
zext_ln249                  (zext             ) [ 00000000]
shl_ln2                     (bitconcatenate   ) [ 00000000]
zext_ln249_1                (zext             ) [ 00000000]
add_ln249                   (add              ) [ 00000000]
zext_ln249_2                (zext             ) [ 00000000]
exp_x_msb_2_lsb_m_1         (add              ) [ 01000100]
exp_x_msb_1                 (load             ) [ 01000110]
zext_ln262                  (zext             ) [ 00000000]
zext_ln262_1                (zext             ) [ 00000000]
y_lo                        (mul              ) [ 00000000]
y_lo_s                      (partselect       ) [ 01000010]
specpipeline_ln30           (specpipeline     ) [ 00000000]
speclooptripcount_ln31      (speclooptripcount) [ 00000000]
specloopname_ln29           (specloopname     ) [ 00000000]
y                           (xor              ) [ 00000000]
select_ln190                (select           ) [ 00000000]
y_l                         (add              ) [ 00000000]
y_1                         (partselect       ) [ 00000000]
y_2                         (select           ) [ 00000000]
tmp_8                       (partselect       ) [ 00000000]
overf_1                     (icmp             ) [ 00000000]
tmp_9                       (bitselect        ) [ 00000000]
overf_2                     (or               ) [ 00000000]
tmp_s                       (partselect       ) [ 00000000]
select_ln274                (select           ) [ 01000001]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
sum_load_1                  (load             ) [ 00000000]
sum_4                       (add              ) [ 00000000]
store_ln29                  (store            ) [ 00000000]
br_ln29                     (br               ) [ 00000000]
sum_load                    (load             ) [ 00000000]
write_ln0                   (write            ) [ 00000000]
ret_ln0                     (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_output_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_output_1_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_output_2_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_3_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_3_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_4_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_4_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_i_i13_i_i8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i13_i_i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sum_4_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_4_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i16.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="sum_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv_i_i13_i_i8_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i13_i_i8_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="layer2_output_4_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_4_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="layer2_output_3_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_3_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="layer2_output_2_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_2_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer2_output_1_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_1_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="layer2_output_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln31_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln31_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln31_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln31_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln31_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln0_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="0" index="2" bw="16" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="f_x_lsb_table_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_addr/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="exp_x_msb_2_m_1_table_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="25" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="exp_x_msb_1_table_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="25" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="y_lo_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="25" slack="0"/>
<pin id="279" dir="0" index="1" bw="25" slack="0"/>
<pin id="280" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_lo/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="conv_i_i13_i_i8_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i_i8_cast/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln0_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln0_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="3" slack="0"/>
<pin id="297" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln29_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln29_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="0" index="2" bw="16" slack="0"/>
<pin id="314" dir="0" index="3" bw="16" slack="0"/>
<pin id="315" dir="0" index="4" bw="16" slack="0"/>
<pin id="316" dir="0" index="5" bw="16" slack="0"/>
<pin id="317" dir="0" index="6" bw="3" slack="0"/>
<pin id="318" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln31_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="x_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="x_l_int_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="17" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="5" slack="0"/>
<pin id="341" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln194_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="17" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="x_l_fract_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="17" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="17" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="overf_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="17" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="xor_ln198_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="17" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="xor_ln198_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln198_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_2/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_7_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="17" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln198_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_3/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln202_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln202_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202_1/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="and_ln202_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="17" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="x_msb_ind_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="17" slack="0"/>
<pin id="467" dir="0" index="2" bw="3" slack="0"/>
<pin id="468" dir="0" index="3" bw="4" slack="0"/>
<pin id="469" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_2/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln217_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="17" slack="0"/>
<pin id="476" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="x_lsb_ind_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_lsb_ind/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln230_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln245_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln202_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_ln202_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln202_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln202_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln202_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln29_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="x_msb_ind_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="2"/>
<pin id="534" dir="0" index="2" bw="4" slack="2"/>
<pin id="535" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_ind_1/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="exp_x_lsb_m_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="18" slack="0"/>
<pin id="539" dir="0" index="1" bw="2" slack="2"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="0" index="3" bw="11" slack="1"/>
<pin id="542" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_lsb_m_1/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln247_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="25" slack="1"/>
<pin id="547" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln247_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="18" slack="0"/>
<pin id="550" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="f_x_msb_2_lsb_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="25" slack="0"/>
<pin id="554" dir="0" index="1" bw="18" slack="0"/>
<pin id="555" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="f_x_msb_2_lsb/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="19" slack="0"/>
<pin id="560" dir="0" index="1" bw="43" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="0" index="3" bw="7" slack="0"/>
<pin id="563" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln261_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln249_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="19" slack="1"/>
<pin id="575" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="19" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="3"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="11" slack="2"/>
<pin id="581" dir="0" index="4" bw="1" slack="0"/>
<pin id="582" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln249_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="19" slack="0"/>
<pin id="588" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln249_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="19" slack="0"/>
<pin id="592" dir="0" index="1" bw="19" slack="0"/>
<pin id="593" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln249_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="20" slack="0"/>
<pin id="598" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_2/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="exp_x_msb_2_lsb_m_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="25" slack="2"/>
<pin id="602" dir="0" index="1" bw="20" slack="0"/>
<pin id="603" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln262_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="25" slack="1"/>
<pin id="607" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln262_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="25" slack="1"/>
<pin id="611" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_1/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="y_lo_s_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="25" slack="0"/>
<pin id="615" dir="0" index="1" bw="50" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="0" index="3" bw="7" slack="0"/>
<pin id="618" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="y_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="5"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln190_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="22" slack="0"/>
<pin id="631" dir="0" index="2" bw="22" slack="0"/>
<pin id="632" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="y_l_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="25" slack="2"/>
<pin id="638" dir="0" index="1" bw="25" slack="1"/>
<pin id="639" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="y_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="22" slack="0"/>
<pin id="642" dir="0" index="1" bw="25" slack="0"/>
<pin id="643" dir="0" index="2" bw="3" slack="0"/>
<pin id="644" dir="0" index="3" bw="6" slack="0"/>
<pin id="645" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="y_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="5"/>
<pin id="652" dir="0" index="1" bw="22" slack="0"/>
<pin id="653" dir="0" index="2" bw="22" slack="0"/>
<pin id="654" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_8_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="0" index="1" bw="22" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="overf_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="0" index="1" bw="2" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_9_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="22" slack="0"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="overf_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="22" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln274_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="0"/>
<pin id="700" dir="0" index="2" bw="16" slack="0"/>
<pin id="701" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sum_load_1_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="6"/>
<pin id="712" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sum_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="1"/>
<pin id="715" dir="0" index="1" bw="16" slack="0"/>
<pin id="716" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln29_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="0" index="1" bw="16" slack="6"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/7 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sum_load_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="5"/>
<pin id="725" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="727" class="1005" name="sum_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="735" class="1005" name="i_3_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="i_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="5"/>
<pin id="744" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="746" class="1005" name="icmp_ln29_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="5"/>
<pin id="748" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="2"/>
<pin id="752" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="756" class="1005" name="tmp_5_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="2"/>
<pin id="758" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="761" class="1005" name="trunc_ln217_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="2"/>
<pin id="763" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="767" class="1005" name="f_x_lsb_table_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="1"/>
<pin id="769" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="exp_x_msb_2_m_1_table_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="or_ln202_4_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="2"/>
<pin id="779" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_4 "/>
</bind>
</comp>

<comp id="782" class="1005" name="f_x_lsb_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="11" slack="1"/>
<pin id="784" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb "/>
</bind>
</comp>

<comp id="788" class="1005" name="exp_x_msb_2_m_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="25" slack="1"/>
<pin id="790" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="trunc_ln2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="19" slack="1"/>
<pin id="796" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="exp_x_msb_1_table_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="1"/>
<pin id="801" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="exp_x_msb_2_lsb_m_1_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="25" slack="1"/>
<pin id="806" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1 "/>
</bind>
</comp>

<comp id="809" class="1005" name="exp_x_msb_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="25" slack="1"/>
<pin id="811" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1 "/>
</bind>
</comp>

<comp id="815" class="1005" name="y_lo_s_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="25" slack="1"/>
<pin id="817" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s "/>
</bind>
</comp>

<comp id="820" class="1005" name="select_ln274_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="1"/>
<pin id="822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln274 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="150" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="150" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="150" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="150" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="150" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="150" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="284"><net_src comp="160" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="295" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="190" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="184" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="178" pin="2"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="172" pin="2"/><net_sink comp="310" pin=4"/></net>

<net id="324"><net_src comp="166" pin="2"/><net_sink comp="310" pin=5"/></net>

<net id="325"><net_src comp="295" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="329"><net_src comp="310" pin="7"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="281" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="330" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="52" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="330" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="330" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="358" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="366" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="330" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="392"><net_src comp="358" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="380" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="330" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="58" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="358" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="394" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="330" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="358" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="408" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="330" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="358" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="422" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="336" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="350" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="436" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="330" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="470"><net_src comp="72" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="330" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="477"><net_src comp="330" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="78" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="494"><net_src comp="464" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="500"><net_src comp="388" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="374" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="402" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="416" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="496" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="448" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="430" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="508" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="304" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="86" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="88" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="90" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="551"><net_src comp="537" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="545" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="92" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="96" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="571"><net_src comp="531" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="583"><net_src comp="98" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="90" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="100" pin="0"/><net_sink comp="576" pin=4"/></net>

<net id="589"><net_src comp="576" pin="5"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="573" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="612"><net_src comp="609" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="619"><net_src comp="102" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="277" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="104" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="627"><net_src comp="122" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="124" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="126" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="646"><net_src comp="128" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="130" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="94" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="655"><net_src comp="628" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="656"><net_src comp="640" pin="4"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="132" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="650" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="134" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="136" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="671"><net_src comp="657" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="138" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="140" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="650" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="142" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="667" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="144" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="650" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="130" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="146" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="702"><net_src comp="681" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="148" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="687" pin="4"/><net_sink comp="697" pin=2"/></net>

<net id="705"><net_src comp="697" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="706"><net_src comp="697" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="707"><net_src comp="697" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="709"><net_src comp="697" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="730"><net_src comp="152" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="738"><net_src comp="156" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="745"><net_src comp="295" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="298" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="358" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="759"><net_src comp="454" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="764"><net_src comp="474" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="770"><net_src comp="238" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="775"><net_src comp="251" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="780"><net_src comp="520" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="785"><net_src comp="245" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="537" pin=3"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="576" pin=3"/></net>

<net id="791"><net_src comp="258" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="797"><net_src comp="558" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="802"><net_src comp="264" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="807"><net_src comp="600" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="812"><net_src comp="271" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="818"><net_src comp="613" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="823"><net_src comp="697" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="713" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {6 }
	Port: output_4 | {6 }
	Port: output_3 | {6 }
	Port: output_2 | {6 }
	Port: output_1 | {6 }
	Port: sum_4_out | {6 }
	Port: f_x_lsb_table | {}
	Port: exp_x_msb_2_m_1_table | {}
	Port: exp_x_msb_1_table | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_0 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_4 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_3 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_2 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_1 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_1_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_2_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_3_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_4_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : conv_i_i13_i_i8 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : f_x_lsb_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : exp_x_msb_2_m_1_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : exp_x_msb_1_table | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		tmp_1 : 2
		sext_ln31 : 3
		x : 4
		x_l_int : 5
		trunc_ln194 : 5
		x_l_fract : 6
		tmp : 5
		tmp_2 : 5
		overf : 6
		tmp_3 : 5
		xor_ln198 : 6
		tmp_4 : 5
		xor_ln198_1 : 6
		tmp_6 : 5
		xor_ln198_2 : 6
		tmp_7 : 5
		xor_ln198_3 : 6
		icmp_ln202 : 6
		icmp_ln202_1 : 7
		and_ln202 : 8
		tmp_5 : 5
		x_msb_ind_2 : 5
		trunc_ln217 : 5
		x_lsb_ind : 6
		zext_ln230 : 7
		f_x_lsb_table_addr : 8
		f_x_lsb : 9
		zext_ln245 : 6
		exp_x_msb_2_m_1_table_addr : 7
		exp_x_msb_2_m_1 : 8
		or_ln202 : 6
		or_ln202_1 : 6
		or_ln202_2 : 6
		or_ln202_3 : 8
		or_ln202_4 : 8
		switch_ln31 : 2
		store_ln29 : 3
	State 2
	State 3
		zext_ln247_1 : 1
		f_x_msb_2_lsb : 2
		trunc_ln2 : 3
		zext_ln261 : 1
		exp_x_msb_1_table_addr : 2
		exp_x_msb_1 : 3
	State 4
		zext_ln249_1 : 1
		add_ln249 : 2
		zext_ln249_2 : 3
		exp_x_msb_2_lsb_m_1 : 4
	State 5
		y_lo : 1
		y_lo_s : 2
	State 6
		y_1 : 1
		y_2 : 2
		tmp_8 : 3
		overf_1 : 4
		tmp_9 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln0 : 1
	State 7
		sum_4 : 1
		store_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln29_fu_304             |    0    |    0    |    11   |
|          |             add_ln249_fu_590            |    0    |    0    |    26   |
|    add   |        exp_x_msb_2_lsb_m_1_fu_600       |    0    |    0    |    32   |
|          |                y_l_fu_636               |    0    |    0    |    32   |
|          |               sum_4_fu_713              |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |               y_lo_fu_277               |    2    |    0    |    48   |
|          |           f_x_msb_2_lsb_fu_552          |    1    |    0    |    48   |
|----------|-----------------------------------------|---------|---------|---------|
|          |           select_ln190_fu_628           |    0    |    0    |    22   |
|  select  |                y_2_fu_650               |    0    |    0    |    22   |
|          |           select_ln274_fu_697           |    0    |    0    |    16   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             icmp_ln29_fu_298            |    0    |    0    |    11   |
|   icmp   |            icmp_ln202_fu_436            |    0    |    0    |    13   |
|          |           icmp_ln202_1_fu_442           |    0    |    0    |    18   |
|          |              overf_1_fu_667             |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |                 x_fu_330                |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|    mux   |               tmp_1_fu_310              |    0    |    0    |    21   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               overf_fu_374              |    0    |    0    |    2    |
|          |             xor_ln198_fu_388            |    0    |    0    |    2    |
|    xor   |            xor_ln198_1_fu_402           |    0    |    0    |    2    |
|          |            xor_ln198_2_fu_416           |    0    |    0    |    2    |
|          |            xor_ln198_3_fu_430           |    0    |    0    |    2    |
|          |                 y_fu_623                |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             or_ln202_fu_496             |    0    |    0    |    2    |
|          |            or_ln202_1_fu_502            |    0    |    0    |    2    |
|    or    |            or_ln202_2_fu_508            |    0    |    0    |    2    |
|          |            or_ln202_3_fu_514            |    0    |    0    |    2    |
|          |            or_ln202_4_fu_520            |    0    |    0    |    2    |
|          |              overf_2_fu_681             |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|    and   |             and_ln202_fu_448            |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |     conv_i_i13_i_i8_read_read_fu_160    |    0    |    0    |    0    |
|          | layer2_output_4_reload_read_read_fu_166 |    0    |    0    |    0    |
|   read   | layer2_output_3_reload_read_read_fu_172 |    0    |    0    |    0    |
|          | layer2_output_2_reload_read_read_fu_178 |    0    |    0    |    0    |
|          | layer2_output_1_reload_read_read_fu_184 |    0    |    0    |    0    |
|          |  layer2_output_reload_read_read_fu_190  |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         write_ln31_write_fu_196         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_203         |    0    |    0    |    0    |
|   write  |         write_ln31_write_fu_210         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_217         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_224         |    0    |    0    |    0    |
|          |          write_ln0_write_fu_231         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   sext   |       conv_i_i13_i_i8_cast_fu_281       |    0    |    0    |    0    |
|          |             sext_ln31_fu_326            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              x_l_int_fu_336             |    0    |    0    |    0    |
|          |               tmp_5_fu_454              |    0    |    0    |    0    |
|          |            x_msb_ind_2_fu_464           |    0    |    0    |    0    |
|partselect|             trunc_ln2_fu_558            |    0    |    0    |    0    |
|          |              y_lo_s_fu_613              |    0    |    0    |    0    |
|          |                y_1_fu_640               |    0    |    0    |    0    |
|          |               tmp_8_fu_657              |    0    |    0    |    0    |
|          |               tmp_s_fu_687              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln194_fu_346           |    0    |    0    |    0    |
|          |            trunc_ln217_fu_474           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             x_l_fract_fu_350            |    0    |    0    |    0    |
|          |             x_lsb_ind_fu_478            |    0    |    0    |    0    |
|bitconcatenate|            x_msb_ind_1_fu_531           |    0    |    0    |    0    |
|          |           exp_x_lsb_m_1_fu_537          |    0    |    0    |    0    |
|          |              shl_ln2_fu_576             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_358               |    0    |    0    |    0    |
|          |               tmp_2_fu_366              |    0    |    0    |    0    |
|          |               tmp_3_fu_380              |    0    |    0    |    0    |
| bitselect|               tmp_4_fu_394              |    0    |    0    |    0    |
|          |               tmp_6_fu_408              |    0    |    0    |    0    |
|          |               tmp_7_fu_422              |    0    |    0    |    0    |
|          |               tmp_9_fu_673              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln230_fu_486            |    0    |    0    |    0    |
|          |            zext_ln245_fu_491            |    0    |    0    |    0    |
|          |            zext_ln247_fu_545            |    0    |    0    |    0    |
|          |           zext_ln247_1_fu_548           |    0    |    0    |    0    |
|   zext   |            zext_ln261_fu_568            |    0    |    0    |    0    |
|          |            zext_ln249_fu_573            |    0    |    0    |    0    |
|          |           zext_ln249_1_fu_586           |    0    |    0    |    0    |
|          |           zext_ln249_2_fu_596           |    0    |    0    |    0    |
|          |            zext_ln262_fu_605            |    0    |    0    |    0    |
|          |           zext_ln262_1_fu_609           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    3    |    0    |   402   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        exp_x_msb_1_reg_809       |   25   |
|  exp_x_msb_1_table_addr_reg_799  |    5   |
|    exp_x_msb_2_lsb_m_1_reg_804   |   25   |
|      exp_x_msb_2_m_1_reg_788     |   25   |
|exp_x_msb_2_m_1_table_addr_reg_772|    5   |
|          f_x_lsb_reg_782         |   11   |
|    f_x_lsb_table_addr_reg_767    |    5   |
|            i_3_reg_735           |    3   |
|             i_reg_742            |    3   |
|         icmp_ln29_reg_746        |    1   |
|        or_ln202_4_reg_777        |    1   |
|       select_ln274_reg_820       |   16   |
|            sum_reg_727           |   16   |
|           tmp_5_reg_756          |    4   |
|            tmp_reg_750           |    1   |
|        trunc_ln217_reg_761       |    2   |
|         trunc_ln2_reg_794        |   19   |
|          y_lo_s_reg_815          |   25   |
+----------------------------------+--------+
|               Total              |   192  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_245 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_258 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_271 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||   4.83  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   402  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   192  |   429  |
+-----------+--------+--------+--------+--------+
