loadCdf -file "/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ipf"
setMode -bs
setcable -port auto
program -target
exit
