Analysis & Synthesis report for sinepin
Fri May 22 23:33:45 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next
 11. State Machine - |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current
 12. State Machine - |sinepin|envelope:env|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated
 19. Source assignments for frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated
 20. Source assignments for midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated
 21. Source assignments for midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated
 22. Source assignments for musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0|altsyncram_2hv:auto_generated
 23. Parameter Settings for User Entity Instance: Top-level Entity: |sinepin
 24. Parameter Settings for User Entity Instance: blink:blinker
 25. Parameter Settings for User Entity Instance: frequencyGenerator:freqGen1
 26. Parameter Settings for User Entity Instance: frequencyGenerator:freqGen1|sineROM:rom
 27. Parameter Settings for User Entity Instance: frequencyGeneratorLog:freqGen2
 28. Parameter Settings for User Entity Instance: frequencyGeneratorQuart:modfreqGen
 29. Parameter Settings for User Entity Instance: frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom
 30. Parameter Settings for User Entity Instance: frequencyGeneratorQuart:freqGen3
 31. Parameter Settings for User Entity Instance: frequencyGeneratorQuart:freqGen3|sineQuartROM:rom
 32. Parameter Settings for User Entity Instance: midiSelection:generateStepSizeForNote4
 33. Parameter Settings for User Entity Instance: midiSelection:generateStepSizeForNote3
 34. Parameter Settings for User Entity Instance: pwm:pwmspeaker
 35. Parameter Settings for User Entity Instance: envelope:env
 36. Parameter Settings for User Entity Instance: blink:_1secblinker
 37. Parameter Settings for User Entity Instance: lcdandsegtest:lcddispl
 38. Parameter Settings for User Entity Instance: lcdandsegtest:lcddispl|lcd1602String:lcdDisplay
 39. Parameter Settings for User Entity Instance: mypll:pll1|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: blink:musicbeat
 41. Parameter Settings for Inferred Entity Instance: frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0
 42. Parameter Settings for Inferred Entity Instance: frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0
 43. Parameter Settings for Inferred Entity Instance: midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0
 44. Parameter Settings for Inferred Entity Instance: midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0
 45. Parameter Settings for Inferred Entity Instance: musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0
 46. altpll Parameter Settings by Entity Instance
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "blink:musicbeat"
 49. Port Connectivity Checks: "lcdandsegtest:lcddispl|lcd1602String:lcdDisplay"
 50. Port Connectivity Checks: "lcdandsegtest:lcddispl|shexseg:shexseg"
 51. Port Connectivity Checks: "lcdandsegtest:lcddispl|hexdisplay:segdisplay"
 52. Port Connectivity Checks: "envelope:env"
 53. Port Connectivity Checks: "frequencyGeneratorQuart:freqGen3"
 54. Port Connectivity Checks: "frequencyGeneratorQuart:modfreqGen"
 55. Port Connectivity Checks: "frequencyGeneratorLog:freqGen2|powerROM:powrom"
 56. Port Connectivity Checks: "frequencyGeneratorLog:freqGen2"
 57. Port Connectivity Checks: "frequencyGenerator:freqGen1"
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 22 23:33:45 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; sinepin                                         ;
; Top-level Entity Name              ; sinepin                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 425                                             ;
;     Total combinational functions  ; 422                                             ;
;     Dedicated logic registers      ; 143                                             ;
; Total registers                    ; 143                                             ;
; Total pins                         ; 45                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 19,456                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; sinepin            ; sinepin            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; sinepin.v                                      ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/sinepin.v                                      ;         ;
; blink.v                                        ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/blink.v                                        ;         ;
; pwm.v                                          ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/pwm.v                                          ;         ;
; midiSelection.v                                ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/midiSelection.v                                ;         ;
; sineROM.v                                      ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/sineROM.v                                      ;         ;
; frequencyGenerator.v                           ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/frequencyGenerator.v                           ;         ;
; logsineROM.v                                   ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/logsineROM.v                                   ;         ;
; powerROM.v                                     ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/powerROM.v                                     ;         ;
; frequencyGeneratorLog.v                        ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/frequencyGeneratorLog.v                        ;         ;
; sineQuartROM.v                                 ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/sineQuartROM.v                                 ;         ;
; frequencyGeneratorQuart.v                      ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/frequencyGeneratorQuart.v                      ;         ;
; envelope.v                                     ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/envelope.v                                     ;         ;
; hexseg.v                                       ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/hexseg.v                                       ;         ;
; hexdisplay.v                                   ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/hexdisplay.v                                   ;         ;
; shexseg.v                                      ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/shexseg.v                                      ;         ;
; lcdstring.v                                    ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/lcdstring.v                                    ;         ;
; mypll.v                                        ; yes             ; User Wizard-Generated File                            ; /home/johnny/fpga projects/sinepin/mypll.v                                        ;         ;
; lcdtest.v                                      ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/lcdtest.v                                      ;         ;
; musicMarioROM.v                                ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/musicMarioROM.v                                ;         ;
; musicMarioROM2.v                               ; yes             ; User Verilog HDL File                                 ; /home/johnny/fpga projects/sinepin/musicMarioROM2.v                               ;         ;
; altpll.tdf                                     ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                                 ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                                ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                              ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; /home/johnny/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ud71.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/johnny/fpga projects/sinepin/db/altsyncram_ud71.tdf                         ;         ;
; db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/johnny/fpga projects/sinepin/db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif  ;         ;
; db/altsyncram_ji71.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/johnny/fpga projects/sinepin/db/altsyncram_ji71.tdf                         ;         ;
; db/sinepin.rom0_midiSelection_da532bcb.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/johnny/fpga projects/sinepin/db/sinepin.rom0_midiSelection_da532bcb.hdl.mif ;         ;
; db/altsyncram_2hv.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/johnny/fpga projects/sinepin/db/altsyncram_2hv.tdf                          ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimated Total logic elements              ; 425                                      ;
;                                             ;                                          ;
; Total combinational functions               ; 422                                      ;
; Logic element usage by number of LUT inputs ;                                          ;
;     -- 4 input functions                    ; 162                                      ;
;     -- 3 input functions                    ; 121                                      ;
;     -- <=2 input functions                  ; 139                                      ;
;                                             ;                                          ;
; Logic elements by mode                      ;                                          ;
;     -- normal mode                          ; 257                                      ;
;     -- arithmetic mode                      ; 165                                      ;
;                                             ;                                          ;
; Total registers                             ; 143                                      ;
;     -- Dedicated logic registers            ; 143                                      ;
;     -- I/O registers                        ; 0                                        ;
;                                             ;                                          ;
; I/O pins                                    ; 45                                       ;
; Total memory bits                           ; 19456                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                        ;
; Total PLLs                                  ; 1                                        ;
;     -- PLLs                                 ; 1                                        ;
;                                             ;                                          ;
; Maximum fan-out node                        ; mypll:pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 162                                      ;
; Total fan-out                               ; 2331                                     ;
; Average fan-out                             ; 3.38                                     ;
+---------------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |sinepin                                     ; 422 (106)         ; 143 (32)     ; 19456       ; 0            ; 0       ; 0         ; 45   ; 0            ; |sinepin                                                                                                          ; work         ;
;    |blink:_1secblinker|                      ; 30 (30)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|blink:_1secblinker                                                                                       ; work         ;
;    |frequencyGeneratorQuart:freqGen3|        ; 34 (34)           ; 26 (26)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:freqGen3                                                                         ; work         ;
;       |sineQuartROM:rom|                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:freqGen3|sineQuartROM:rom                                                        ; work         ;
;          |altsyncram:Ram0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0                                  ; work         ;
;             |altsyncram_ud71:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated   ; work         ;
;    |frequencyGeneratorQuart:modfreqGen|      ; 34 (34)           ; 26 (26)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:modfreqGen                                                                       ; work         ;
;       |sineQuartROM:rom|                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom                                                      ; work         ;
;          |altsyncram:Ram0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0                                ; work         ;
;             |altsyncram_ud71:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated ; work         ;
;    |lcdandsegtest:lcddispl|                  ; 210 (12)          ; 47 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|lcdandsegtest:lcddispl                                                                                   ; work         ;
;       |hexdisplay:segdisplay|                ; 27 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|lcdandsegtest:lcddispl|hexdisplay:segdisplay                                                             ; work         ;
;          |hexseg:seg0|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|lcdandsegtest:lcddispl|hexdisplay:segdisplay|hexseg:seg0                                                 ; work         ;
;       |lcd1602String:lcdDisplay|             ; 164 (164)         ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay                                                          ; work         ;
;       |shexseg:shexseg|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|lcdandsegtest:lcddispl|shexseg:shexseg                                                                   ; work         ;
;    |midiSelection:generateStepSizeForNote3|  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|midiSelection:generateStepSizeForNote3                                                                   ; work         ;
;       |altsyncram:Ram0_rtl_0|                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0                                             ; work         ;
;          |altsyncram_ji71:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated              ; work         ;
;    |midiSelection:generateStepSizeForNote4|  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|midiSelection:generateStepSizeForNote4                                                                   ; work         ;
;       |altsyncram:Ram0_rtl_0|                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0                                             ; work         ;
;          |altsyncram_ji71:auto_generated|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated              ; work         ;
;    |musicMarioROM:get_fullnotechn1|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|musicMarioROM:get_fullnotechn1                                                                           ; work         ;
;       |altsyncram:WideOr0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0                                                  ; work         ;
;          |altsyncram_2hv:auto_generated|     ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0|altsyncram_2hv:auto_generated                    ; work         ;
;    |mypll:pll1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|mypll:pll1                                                                                               ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|mypll:pll1|altpll:altpll_component                                                                       ; work         ;
;    |pwm:pwmspeaker|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sinepin|pwm:pwmspeaker                                                                                           ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif  ;
; frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif  ;
; midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated|ALTSYNCRAM              ; AUTO ; ROM  ; 128          ; 16           ; --           ; --           ; 2048 ; db/sinepin.rom0_midiSelection_da532bcb.hdl.mif ;
; midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated|ALTSYNCRAM              ; AUTO ; ROM  ; 128          ; 16           ; --           ; --           ; 2048 ; db/sinepin.rom0_midiSelection_da532bcb.hdl.mif ;
; musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0|altsyncram_2hv:auto_generated|ALTSYNCRAM                    ; AUTO ; ROM  ; 512          ; 14           ; --           ; --           ; 7168 ; sinepin.sinepin0.rtl.mif                       ;
+---------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                            ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |sinepin|mypll:pll1 ; /home/johnny/fpga projects/sinepin/mypll.v ;
+--------+--------------+---------+--------------+--------------+---------------------+--------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next                                                                                                                           ;
+---------------------+------------------+---------------------+---------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+
; Name                ; next.STATE_RESET ; next.STATE_RESETCUR ; next.STATE_NEXTLINE ; next.STATE_FINISH ; next.STATE_SENDSTR ; next.STATE_INIT3 ; next.STATE_INIT2 ; next.STATE_INIT1 ; next.STATE_INIT0 ;
+---------------------+------------------+---------------------+---------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+
; next.STATE_INIT0    ; 0                ; 0                   ; 0                   ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ;
; next.STATE_INIT1    ; 0                ; 0                   ; 0                   ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 1                ;
; next.STATE_INIT2    ; 0                ; 0                   ; 0                   ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 1                ;
; next.STATE_INIT3    ; 0                ; 0                   ; 0                   ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 1                ;
; next.STATE_SENDSTR  ; 0                ; 0                   ; 0                   ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 1                ;
; next.STATE_FINISH   ; 0                ; 0                   ; 0                   ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 1                ;
; next.STATE_NEXTLINE ; 0                ; 0                   ; 1                   ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                ;
; next.STATE_RESETCUR ; 0                ; 1                   ; 0                   ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                ;
; next.STATE_RESET    ; 1                ; 0                   ; 0                   ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                ;
+---------------------+------------------+---------------------+---------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current                                                                                                                                                      ;
+------------------------+---------------------+------------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+---------------------+
; Name                   ; current.STATE_RESET ; current.STATE_RESETCUR ; current.STATE_NEXTLINE ; current.STATE_FINISH ; current.STATE_SENDSTR ; current.STATE_INIT3 ; current.STATE_INIT2 ; current.STATE_INIT1 ; current.STATE_INIT0 ;
+------------------------+---------------------+------------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+---------------------+
; current.STATE_INIT0    ; 0                   ; 0                      ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                   ;
; current.STATE_INIT1    ; 0                   ; 0                      ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ; 1                   ; 1                   ;
; current.STATE_INIT2    ; 0                   ; 0                      ; 0                      ; 0                    ; 0                     ; 0                   ; 1                   ; 0                   ; 1                   ;
; current.STATE_INIT3    ; 0                   ; 0                      ; 0                      ; 0                    ; 0                     ; 1                   ; 0                   ; 0                   ; 1                   ;
; current.STATE_SENDSTR  ; 0                   ; 0                      ; 0                      ; 0                    ; 1                     ; 0                   ; 0                   ; 0                   ; 1                   ;
; current.STATE_FINISH   ; 0                   ; 0                      ; 0                      ; 1                    ; 0                     ; 0                   ; 0                   ; 0                   ; 1                   ;
; current.STATE_NEXTLINE ; 0                   ; 0                      ; 1                      ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 1                   ;
; current.STATE_RESETCUR ; 0                   ; 1                      ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 1                   ;
; current.STATE_RESET    ; 1                   ; 0                      ; 0                      ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 1                   ;
+------------------------+---------------------+------------------------+------------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sinepin|envelope:env|state                                                                                 ;
+---------------------+---------------------+-------------------+--------------------+------------------+---------------------+
; Name                ; state.STATE_SUSTAIN ; state.STATE_DECAY ; state.STATE_ATTACK ; state.STATE_IDLE ; state.STATE_RELEASE ;
+---------------------+---------------------+-------------------+--------------------+------------------+---------------------+
; state.STATE_IDLE    ; 0                   ; 0                 ; 0                  ; 0                ; 0                   ;
; state.STATE_ATTACK  ; 0                   ; 0                 ; 1                  ; 1                ; 0                   ;
; state.STATE_DECAY   ; 0                   ; 1                 ; 0                  ; 1                ; 0                   ;
; state.STATE_SUSTAIN ; 1                   ; 0                 ; 0                  ; 1                ; 0                   ;
; state.STATE_RELEASE ; 0                   ; 0                 ; 0                  ; 1                ; 1                   ;
+---------------------+---------------------+-------------------+--------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                   ;
+------------------------------------------------------------------------+----------------------------------------------------------------------+
; musicMarioROM2:get_fullnotechn2|note[4]                                ; Merged with musicMarioROM2:get_fullnotechn2|note[5]                  ;
; musicMarioROM:get_fullnotechn1|note[5]                                 ; Merged with musicMarioROM:get_fullnotechn1|note[7]                   ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[0]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[0]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[1]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[1]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[2]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[2]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[3]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[3]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[4]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[4]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[5]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[5]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[6]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[6]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[7]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[7]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[8]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[8]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[9]             ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[9]  ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[10]            ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[10] ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[11]            ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[11] ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[12]            ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[12] ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[13]            ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[13] ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[14]            ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[14] ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|counter[15]            ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[15] ;
; blink:blinker|rled                                                     ; Merged with blink:_1secblinker|rled                                  ;
; blink:blinker|divcounter[0]                                            ; Merged with blink:_1secblinker|divcounter[0]                         ;
; blink:blinker|divcounter[1]                                            ; Merged with blink:_1secblinker|divcounter[1]                         ;
; blink:blinker|divcounter[2]                                            ; Merged with blink:_1secblinker|divcounter[2]                         ;
; blink:blinker|divcounter[3]                                            ; Merged with blink:_1secblinker|divcounter[3]                         ;
; blink:blinker|divcounter[4]                                            ; Merged with blink:_1secblinker|divcounter[4]                         ;
; blink:blinker|divcounter[5]                                            ; Merged with blink:_1secblinker|divcounter[5]                         ;
; blink:blinker|divcounter[6]                                            ; Merged with blink:_1secblinker|divcounter[6]                         ;
; blink:blinker|divcounter[7]                                            ; Merged with blink:_1secblinker|divcounter[7]                         ;
; blink:blinker|divcounter[8]                                            ; Merged with blink:_1secblinker|divcounter[8]                         ;
; blink:blinker|divcounter[9]                                            ; Merged with blink:_1secblinker|divcounter[9]                         ;
; blink:blinker|divcounter[10]                                           ; Merged with blink:_1secblinker|divcounter[10]                        ;
; blink:blinker|divcounter[11]                                           ; Merged with blink:_1secblinker|divcounter[11]                        ;
; blink:blinker|divcounter[12]                                           ; Merged with blink:_1secblinker|divcounter[12]                        ;
; blink:blinker|divcounter[13]                                           ; Merged with blink:_1secblinker|divcounter[13]                        ;
; blink:blinker|divcounter[14]                                           ; Merged with blink:_1secblinker|divcounter[14]                        ;
; blink:blinker|divcounter[15]                                           ; Merged with blink:_1secblinker|divcounter[15]                        ;
; blink:blinker|divcounter[16]                                           ; Merged with blink:_1secblinker|divcounter[16]                        ;
; blink:blinker|divcounter[17]                                           ; Merged with blink:_1secblinker|divcounter[17]                        ;
; blink:blinker|divcounter[18]                                           ; Merged with blink:_1secblinker|divcounter[18]                        ;
; blink:blinker|divcounter[19]                                           ; Merged with blink:_1secblinker|divcounter[19]                        ;
; blink:blinker|divcounter[20]                                           ; Merged with blink:_1secblinker|divcounter[20]                        ;
; blink:blinker|divcounter[21]                                           ; Merged with blink:_1secblinker|divcounter[21]                        ;
; blink:blinker|divcounter[22]                                           ; Merged with blink:_1secblinker|divcounter[22]                        ;
; blink:blinker|divcounter[23]                                           ; Merged with blink:_1secblinker|divcounter[23]                        ;
; blink:blinker|divcounter[24]                                           ; Merged with blink:_1secblinker|divcounter[24]                        ;
; blink:blinker|divcounter[25]                                           ; Merged with blink:_1secblinker|divcounter[25]                        ;
; blink:blinker|divcounter[26]                                           ; Merged with blink:_1secblinker|divcounter[26]                        ;
; pwm:pwmspeaker|pwm_counter[0]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[0]  ;
; blink:_1secblinker|divcounter[0]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[0]  ;
; pwm:pwmspeaker|pwm_counter[1]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[1]  ;
; blink:_1secblinker|divcounter[1]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[1]  ;
; pwm:pwmspeaker|pwm_counter[2]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[2]  ;
; blink:_1secblinker|divcounter[2]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[2]  ;
; blink:_1secblinker|divcounter[3]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[3]  ;
; pwm:pwmspeaker|pwm_counter[3]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[3]  ;
; blink:_1secblinker|divcounter[4]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[4]  ;
; pwm:pwmspeaker|pwm_counter[4]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[4]  ;
; pwm:pwmspeaker|pwm_counter[5]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[5]  ;
; blink:_1secblinker|divcounter[5]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[5]  ;
; blink:_1secblinker|divcounter[6]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[6]  ;
; pwm:pwmspeaker|pwm_counter[6]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[6]  ;
; pwm:pwmspeaker|pwm_counter[7]                                          ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[7]  ;
; blink:_1secblinker|divcounter[7]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[7]  ;
; blink:_1secblinker|divcounter[8]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[8]  ;
; blink:_1secblinker|divcounter[9]                                       ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[9]  ;
; blink:_1secblinker|divcounter[10]                                      ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[10] ;
; blink:_1secblinker|divcounter[11]                                      ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[11] ;
; blink:_1secblinker|divcounter[12]                                      ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[12] ;
; blink:_1secblinker|divcounter[13]                                      ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[13] ;
; blink:_1secblinker|divcounter[14]                                      ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[14] ;
; blink:_1secblinker|divcounter[15]                                      ; Merged with lcdandsegtest:lcddispl|hexdisplay:segdisplay|counter[15] ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_INIT0    ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_INIT1    ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_INIT2    ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_INIT3    ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_SENDSTR  ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_FINISH   ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_NEXTLINE ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_RESETCUR ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current.STATE_RESET    ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next~11                ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next~12                ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next~13                ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next~14                ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next~15                ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current~2              ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current~3              ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current~4              ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current~5              ; Lost fanout                                                          ;
; lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|current~6              ; Lost fanout                                                          ;
; envelope:env|state~7                                                   ; Lost fanout                                                          ;
; envelope:env|state~8                                                   ; Lost fanout                                                          ;
; envelope:env|currentGain[0..32]                                        ; Lost fanout                                                          ;
; envelope:env|state.STATE_RELEASE                                       ; Lost fanout                                                          ;
; envelope:env|state.STATE_IDLE                                          ; Lost fanout                                                          ;
; envelope:env|state.STATE_ATTACK                                        ; Lost fanout                                                          ;
; envelope:env|state.STATE_DECAY                                         ; Lost fanout                                                          ;
; envelope:env|state.STATE_SUSTAIN                                       ; Lost fanout                                                          ;
; musicaddress[30,31]                                                    ; Lost fanout                                                          ;
; Total Number of Removed Registers = 131                                ;                                                                      ;
+------------------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------+--------------------+-----------------------------------------------------------------+
; Register name        ; Reason for Removal ; Registers Removed due to This Register                          ;
+----------------------+--------------------+-----------------------------------------------------------------+
; envelope:env|state~7 ; Lost Fanouts       ; envelope:env|currentGain[24], envelope:env|currentGain[25],     ;
;                      ;                    ; envelope:env|currentGain[0], envelope:env|currentGain[1],       ;
;                      ;                    ; envelope:env|currentGain[2], envelope:env|state.STATE_RELEASE,  ;
;                      ;                    ; envelope:env|state.STATE_IDLE, envelope:env|state.STATE_ATTACK, ;
;                      ;                    ; envelope:env|state.STATE_SUSTAIN                                ;
; envelope:env|state~8 ; Lost Fanouts       ; envelope:env|state.STATE_DECAY                                  ;
+----------------------+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 143   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                              ;
+-------------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                   ; Type ;
+-------------------------------------------------------------------+----------------------------------------------------------------+------+
; frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|svalue[0..15]   ; frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|Ram0_rtl_0   ; RAM  ;
; frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|svalue[0..15] ; frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|Ram0_rtl_0 ; RAM  ;
; midiSelection:generateStepSizeForNote3|stepsize[0..15]            ; midiSelection:generateStepSizeForNote3|Ram0_rtl_0              ; RAM  ;
; midiSelection:generateStepSizeForNote4|stepsize[0..15]            ; midiSelection:generateStepSizeForNote4|Ram0_rtl_0              ; RAM  ;
; musicMarioROM:get_fullnotechn1|note[0..4,6,7]                     ; musicMarioROM:get_fullnotechn1|WideOr0_rtl_0                   ; ROM  ;
; musicMarioROM2:get_fullnotechn2|note[0..3,5..7]                   ; musicMarioROM:get_fullnotechn1|WideOr0_rtl_0                   ; ROM  ;
+-------------------------------------------------------------------+----------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|dat[4]  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sinepin|envelope:env|currentGain[26]                            ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |sinepin|envelope:env|currentGain[6]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sinepin|lcdandsegtest:lcddispl|hexdisplay:segdisplay|comb       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|next    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sinepin|lcdandsegtest:lcddispl|lcd1602String:lcdDisplay|charcnt ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sinepin|mixedaudio                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sinepin|mixedaudio                                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |sinepin|envelope:env|Selector0                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0|altsyncram_ud71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0|altsyncram_ji71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0|altsyncram_2hv:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sinepin ;
+------------------+-----------+------------------------------------------+
; Parameter Name   ; Value     ; Type                                     ;
+------------------+-----------+------------------------------------------+
; BOARD_CLOCKSPEED ; 250000000 ; Signed Integer                           ;
; FPMULT           ; 65536     ; Signed Integer                           ;
; SINEROMSIZE      ; 256       ; Signed Integer                           ;
; EOS              ; @         ; String                                   ;
+------------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blink:blinker ;
+----------------+-----------+-------------------------------+
; Parameter Name ; Value     ; Type                          ;
+----------------+-----------+-------------------------------+
; BLINK_SPEED    ; 125000000 ; Signed Integer                ;
+----------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequencyGenerator:freqGen1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; FPMULT         ; 65536 ; Signed Integer                                  ;
; SINEROMSIZE    ; 256   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequencyGenerator:freqGen1|sineROM:rom ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; SINEROMSIZE    ; 256   ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequencyGeneratorLog:freqGen2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; FPMULT         ; 65536 ; Signed Integer                                     ;
; SINEROMSIZE    ; 256   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequencyGeneratorQuart:modfreqGen ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; FPMULT         ; 65536 ; Signed Integer                                         ;
; SINEROMSIZE    ; 1024  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; SINEROMSIZE    ; 1024  ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequencyGeneratorQuart:freqGen3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; FPMULT         ; 65536 ; Signed Integer                                       ;
; SINEROMSIZE    ; 1024  ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frequencyGeneratorQuart:freqGen3|sineQuartROM:rom ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; SINEROMSIZE    ; 1024  ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: midiSelection:generateStepSizeForNote4 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; CLOCKSPEED     ; 250000000 ; Signed Integer                                         ;
; SINEROMSIZE    ; 1024      ; Signed Integer                                         ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: midiSelection:generateStepSizeForNote3 ;
+----------------+-----------+--------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                   ;
+----------------+-----------+--------------------------------------------------------+
; CLOCKSPEED     ; 250000000 ; Signed Integer                                         ;
; SINEROMSIZE    ; 1024      ; Signed Integer                                         ;
+----------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:pwmspeaker ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; nBitRes        ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: envelope:env ;
+------------------+----------+-----------------------------+
; Parameter Name   ; Value    ; Type                        ;
+------------------+----------+-----------------------------+
; BOARD_CLOCKSPEED ; 50000000 ; Signed Integer              ;
; FPMULT           ; 65536    ; Signed Integer              ;
+------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blink:_1secblinker ;
+----------------+-----------+------------------------------------+
; Parameter Name ; Value     ; Type                               ;
+----------------+-----------+------------------------------------+
; BLINK_SPEED    ; 125000000 ; Signed Integer                     ;
+----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcdandsegtest:lcddispl ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; EOS            ; @     ; String                                     ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcdandsegtest:lcddispl|lcd1602String:lcdDisplay ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; end_of_string  ; @     ; String                                                              ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mypll:pll1|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------+
; Parameter Name                ; Value                   ; Type                  ;
+-------------------------------+-------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped               ;
; PLL_TYPE                      ; AUTO                    ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mypll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped               ;
; SCAN_CHAIN                    ; LONG                    ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped               ;
; LOCK_HIGH                     ; 1                       ; Untyped               ;
; LOCK_LOW                      ; 1                       ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped               ;
; SKIP_VCO                      ; OFF                     ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped               ;
; BANDWIDTH                     ; 0                       ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped               ;
; DOWN_SPREAD                   ; 0                       ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 5                       ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped               ;
; DPA_DIVIDER                   ; 0                       ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped               ;
; VCO_MIN                       ; 0                       ; Untyped               ;
; VCO_MAX                       ; 0                       ; Untyped               ;
; VCO_CENTER                    ; 0                       ; Untyped               ;
; PFD_MIN                       ; 0                       ; Untyped               ;
; PFD_MAX                       ; 0                       ; Untyped               ;
; M_INITIAL                     ; 0                       ; Untyped               ;
; M                             ; 0                       ; Untyped               ;
; N                             ; 1                       ; Untyped               ;
; M2                            ; 1                       ; Untyped               ;
; N2                            ; 1                       ; Untyped               ;
; SS                            ; 1                       ; Untyped               ;
; C0_HIGH                       ; 0                       ; Untyped               ;
; C1_HIGH                       ; 0                       ; Untyped               ;
; C2_HIGH                       ; 0                       ; Untyped               ;
; C3_HIGH                       ; 0                       ; Untyped               ;
; C4_HIGH                       ; 0                       ; Untyped               ;
; C5_HIGH                       ; 0                       ; Untyped               ;
; C6_HIGH                       ; 0                       ; Untyped               ;
; C7_HIGH                       ; 0                       ; Untyped               ;
; C8_HIGH                       ; 0                       ; Untyped               ;
; C9_HIGH                       ; 0                       ; Untyped               ;
; C0_LOW                        ; 0                       ; Untyped               ;
; C1_LOW                        ; 0                       ; Untyped               ;
; C2_LOW                        ; 0                       ; Untyped               ;
; C3_LOW                        ; 0                       ; Untyped               ;
; C4_LOW                        ; 0                       ; Untyped               ;
; C5_LOW                        ; 0                       ; Untyped               ;
; C6_LOW                        ; 0                       ; Untyped               ;
; C7_LOW                        ; 0                       ; Untyped               ;
; C8_LOW                        ; 0                       ; Untyped               ;
; C9_LOW                        ; 0                       ; Untyped               ;
; C0_INITIAL                    ; 0                       ; Untyped               ;
; C1_INITIAL                    ; 0                       ; Untyped               ;
; C2_INITIAL                    ; 0                       ; Untyped               ;
; C3_INITIAL                    ; 0                       ; Untyped               ;
; C4_INITIAL                    ; 0                       ; Untyped               ;
; C5_INITIAL                    ; 0                       ; Untyped               ;
; C6_INITIAL                    ; 0                       ; Untyped               ;
; C7_INITIAL                    ; 0                       ; Untyped               ;
; C8_INITIAL                    ; 0                       ; Untyped               ;
; C9_INITIAL                    ; 0                       ; Untyped               ;
; C0_MODE                       ; BYPASS                  ; Untyped               ;
; C1_MODE                       ; BYPASS                  ; Untyped               ;
; C2_MODE                       ; BYPASS                  ; Untyped               ;
; C3_MODE                       ; BYPASS                  ; Untyped               ;
; C4_MODE                       ; BYPASS                  ; Untyped               ;
; C5_MODE                       ; BYPASS                  ; Untyped               ;
; C6_MODE                       ; BYPASS                  ; Untyped               ;
; C7_MODE                       ; BYPASS                  ; Untyped               ;
; C8_MODE                       ; BYPASS                  ; Untyped               ;
; C9_MODE                       ; BYPASS                  ; Untyped               ;
; C0_PH                         ; 0                       ; Untyped               ;
; C1_PH                         ; 0                       ; Untyped               ;
; C2_PH                         ; 0                       ; Untyped               ;
; C3_PH                         ; 0                       ; Untyped               ;
; C4_PH                         ; 0                       ; Untyped               ;
; C5_PH                         ; 0                       ; Untyped               ;
; C6_PH                         ; 0                       ; Untyped               ;
; C7_PH                         ; 0                       ; Untyped               ;
; C8_PH                         ; 0                       ; Untyped               ;
; C9_PH                         ; 0                       ; Untyped               ;
; L0_HIGH                       ; 1                       ; Untyped               ;
; L1_HIGH                       ; 1                       ; Untyped               ;
; G0_HIGH                       ; 1                       ; Untyped               ;
; G1_HIGH                       ; 1                       ; Untyped               ;
; G2_HIGH                       ; 1                       ; Untyped               ;
; G3_HIGH                       ; 1                       ; Untyped               ;
; E0_HIGH                       ; 1                       ; Untyped               ;
; E1_HIGH                       ; 1                       ; Untyped               ;
; E2_HIGH                       ; 1                       ; Untyped               ;
; E3_HIGH                       ; 1                       ; Untyped               ;
; L0_LOW                        ; 1                       ; Untyped               ;
; L1_LOW                        ; 1                       ; Untyped               ;
; G0_LOW                        ; 1                       ; Untyped               ;
; G1_LOW                        ; 1                       ; Untyped               ;
; G2_LOW                        ; 1                       ; Untyped               ;
; G3_LOW                        ; 1                       ; Untyped               ;
; E0_LOW                        ; 1                       ; Untyped               ;
; E1_LOW                        ; 1                       ; Untyped               ;
; E2_LOW                        ; 1                       ; Untyped               ;
; E3_LOW                        ; 1                       ; Untyped               ;
; L0_INITIAL                    ; 1                       ; Untyped               ;
; L1_INITIAL                    ; 1                       ; Untyped               ;
; G0_INITIAL                    ; 1                       ; Untyped               ;
; G1_INITIAL                    ; 1                       ; Untyped               ;
; G2_INITIAL                    ; 1                       ; Untyped               ;
; G3_INITIAL                    ; 1                       ; Untyped               ;
; E0_INITIAL                    ; 1                       ; Untyped               ;
; E1_INITIAL                    ; 1                       ; Untyped               ;
; E2_INITIAL                    ; 1                       ; Untyped               ;
; E3_INITIAL                    ; 1                       ; Untyped               ;
; L0_MODE                       ; BYPASS                  ; Untyped               ;
; L1_MODE                       ; BYPASS                  ; Untyped               ;
; G0_MODE                       ; BYPASS                  ; Untyped               ;
; G1_MODE                       ; BYPASS                  ; Untyped               ;
; G2_MODE                       ; BYPASS                  ; Untyped               ;
; G3_MODE                       ; BYPASS                  ; Untyped               ;
; E0_MODE                       ; BYPASS                  ; Untyped               ;
; E1_MODE                       ; BYPASS                  ; Untyped               ;
; E2_MODE                       ; BYPASS                  ; Untyped               ;
; E3_MODE                       ; BYPASS                  ; Untyped               ;
; L0_PH                         ; 0                       ; Untyped               ;
; L1_PH                         ; 0                       ; Untyped               ;
; G0_PH                         ; 0                       ; Untyped               ;
; G1_PH                         ; 0                       ; Untyped               ;
; G2_PH                         ; 0                       ; Untyped               ;
; G3_PH                         ; 0                       ; Untyped               ;
; E0_PH                         ; 0                       ; Untyped               ;
; E1_PH                         ; 0                       ; Untyped               ;
; E2_PH                         ; 0                       ; Untyped               ;
; E3_PH                         ; 0                       ; Untyped               ;
; M_PH                          ; 0                       ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped               ;
; CLK0_COUNTER                  ; G0                      ; Untyped               ;
; CLK1_COUNTER                  ; G0                      ; Untyped               ;
; CLK2_COUNTER                  ; G0                      ; Untyped               ;
; CLK3_COUNTER                  ; G0                      ; Untyped               ;
; CLK4_COUNTER                  ; G0                      ; Untyped               ;
; CLK5_COUNTER                  ; G0                      ; Untyped               ;
; CLK6_COUNTER                  ; E0                      ; Untyped               ;
; CLK7_COUNTER                  ; E1                      ; Untyped               ;
; CLK8_COUNTER                  ; E2                      ; Untyped               ;
; CLK9_COUNTER                  ; E3                      ; Untyped               ;
; L0_TIME_DELAY                 ; 0                       ; Untyped               ;
; L1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G0_TIME_DELAY                 ; 0                       ; Untyped               ;
; G1_TIME_DELAY                 ; 0                       ; Untyped               ;
; G2_TIME_DELAY                 ; 0                       ; Untyped               ;
; G3_TIME_DELAY                 ; 0                       ; Untyped               ;
; E0_TIME_DELAY                 ; 0                       ; Untyped               ;
; E1_TIME_DELAY                 ; 0                       ; Untyped               ;
; E2_TIME_DELAY                 ; 0                       ; Untyped               ;
; E3_TIME_DELAY                 ; 0                       ; Untyped               ;
; M_TIME_DELAY                  ; 0                       ; Untyped               ;
; N_TIME_DELAY                  ; 0                       ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped               ;
; ENABLE0_COUNTER               ; L0                      ; Untyped               ;
; ENABLE1_COUNTER               ; L0                      ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped               ;
; LOOP_FILTER_C                 ; 5                       ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped               ;
; VCO_POST_SCALE                ; 0                       ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II              ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK0                     ; PORT_USED               ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped               ;
; M_TEST_SOURCE                 ; 5                       ; Untyped               ;
; C0_TEST_SOURCE                ; 5                       ; Untyped               ;
; C1_TEST_SOURCE                ; 5                       ; Untyped               ;
; C2_TEST_SOURCE                ; 5                       ; Untyped               ;
; C3_TEST_SOURCE                ; 5                       ; Untyped               ;
; C4_TEST_SOURCE                ; 5                       ; Untyped               ;
; C5_TEST_SOURCE                ; 5                       ; Untyped               ;
; C6_TEST_SOURCE                ; 5                       ; Untyped               ;
; C7_TEST_SOURCE                ; 5                       ; Untyped               ;
; C8_TEST_SOURCE                ; 5                       ; Untyped               ;
; C9_TEST_SOURCE                ; 5                       ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING                 ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped               ;
; WIDTH_CLOCK                   ; 6                       ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone II              ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blink:musicbeat ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; BLINK_SPEED    ; 976562 ; Signed Integer                     ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                ;
+------------------------------------+-----------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                             ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                             ;
; WIDTH_A                            ; 16                                            ; Untyped                             ;
; WIDTHAD_A                          ; 8                                             ; Untyped                             ;
; NUMWORDS_A                         ; 256                                           ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                             ;
; WIDTH_B                            ; 1                                             ; Untyped                             ;
; WIDTHAD_B                          ; 1                                             ; Untyped                             ;
; NUMWORDS_B                         ; 1                                             ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                             ;
; BYTE_SIZE                          ; 8                                             ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                             ;
; INIT_FILE                          ; db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_ud71                               ; Untyped                             ;
+------------------------------------+-----------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                  ;
+------------------------------------+-----------------------------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                               ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                               ;
; WIDTH_A                            ; 16                                            ; Untyped                               ;
; WIDTHAD_A                          ; 8                                             ; Untyped                               ;
; NUMWORDS_A                         ; 256                                           ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                               ;
; WIDTH_B                            ; 1                                             ; Untyped                               ;
; WIDTHAD_B                          ; 1                                             ; Untyped                               ;
; NUMWORDS_B                         ; 1                                             ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                               ;
; BYTE_SIZE                          ; 8                                             ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                               ;
; INIT_FILE                          ; db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ud71                               ; Untyped                               ;
+------------------------------------+-----------------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                          ; Type                    ;
+------------------------------------+------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                 ;
; WIDTH_A                            ; 16                                             ; Untyped                 ;
; WIDTHAD_A                          ; 7                                              ; Untyped                 ;
; NUMWORDS_A                         ; 128                                            ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WIDTH_B                            ; 1                                              ; Untyped                 ;
; WIDTHAD_B                          ; 1                                              ; Untyped                 ;
; NUMWORDS_B                         ; 1                                              ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; INIT_FILE                          ; db/sinepin.rom0_midiSelection_da532bcb.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II                                     ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ji71                                ; Untyped                 ;
+------------------------------------+------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                          ; Type                    ;
+------------------------------------+------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                 ;
; WIDTH_A                            ; 16                                             ; Untyped                 ;
; WIDTHAD_A                          ; 7                                              ; Untyped                 ;
; NUMWORDS_A                         ; 128                                            ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WIDTH_B                            ; 1                                              ; Untyped                 ;
; WIDTHAD_B                          ; 1                                              ; Untyped                 ;
; NUMWORDS_B                         ; 1                                              ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; INIT_FILE                          ; db/sinepin.rom0_midiSelection_da532bcb.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II                                     ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_ji71                                ; Untyped                 ;
+------------------------------------+------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+--------------------------+------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                     ;
+------------------------------------+--------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                  ;
; WIDTH_A                            ; 14                       ; Untyped                                  ;
; WIDTHAD_A                          ; 9                        ; Untyped                                  ;
; NUMWORDS_A                         ; 512                      ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WIDTH_B                            ; 1                        ; Untyped                                  ;
; WIDTHAD_B                          ; 1                        ; Untyped                                  ;
; NUMWORDS_B                         ; 1                        ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                  ;
; BYTE_SIZE                          ; 8                        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; INIT_FILE                          ; sinepin.sinepin0.rtl.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_2hv           ; Untyped                                  ;
+------------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; mypll:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                         ;
; Entity Instance                           ; frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0              ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; midiSelection:generateStepSizeForNote4|altsyncram:Ram0_rtl_0              ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0                   ;
;     -- OPERATION_MODE                     ; ROM                                                                       ;
;     -- WIDTH_A                            ; 14                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "blink:musicbeat"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; led  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdandsegtest:lcddispl|lcd1602String:lcdDisplay" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; str[206..205] ; Input ; Info     ; Stuck at VCC                             ;
; str[181..179] ; Input ; Info     ; Stuck at VCC                             ;
; str[118..117] ; Input ; Info     ; Stuck at VCC                             ;
; str[91..90]   ; Input ; Info     ; Stuck at VCC                             ;
; str[86..85]   ; Input ; Info     ; Stuck at VCC                             ;
; str[49..48]   ; Input ; Info     ; Stuck at VCC                             ;
; str[27..24]   ; Input ; Info     ; Stuck at VCC                             ;
; str[19..17]   ; Input ; Info     ; Stuck at VCC                             ;
; str[255..254] ; Input ; Info     ; Stuck at GND                             ;
; str[248..246] ; Input ; Info     ; Stuck at GND                             ;
; str[241..238] ; Input ; Info     ; Stuck at GND                             ;
; str[236..230] ; Input ; Info     ; Stuck at GND                             ;
; str[228..222] ; Input ; Info     ; Stuck at GND                             ;
; str[220..214] ; Input ; Info     ; Stuck at GND                             ;
; str[212..207] ; Input ; Info     ; Stuck at GND                             ;
; str[202..199] ; Input ; Info     ; Stuck at GND                             ;
; str[183..182] ; Input ; Info     ; Stuck at GND                             ;
; str[176..175] ; Input ; Info     ; Stuck at GND                             ;
; str[171..170] ; Input ; Info     ; Stuck at GND                             ;
; str[168..167] ; Input ; Info     ; Stuck at GND                             ;
; str[165..163] ; Input ; Info     ; Stuck at GND                             ;
; str[161..159] ; Input ; Info     ; Stuck at GND                             ;
; str[157..155] ; Input ; Info     ; Stuck at GND                             ;
; str[153..151] ; Input ; Info     ; Stuck at GND                             ;
; str[149..145] ; Input ; Info     ; Stuck at GND                             ;
; str[143..142] ; Input ; Info     ; Stuck at GND                             ;
; str[140..134] ; Input ; Info     ; Stuck at GND                             ;
; str[132..126] ; Input ; Info     ; Stuck at GND                             ;
; str[124..119] ; Input ; Info     ; Stuck at GND                             ;
; str[114..111] ; Input ; Info     ; Stuck at GND                             ;
; str[95..94]   ; Input ; Info     ; Stuck at GND                             ;
; str[89..87]   ; Input ; Info     ; Stuck at GND                             ;
; str[82..79]   ; Input ; Info     ; Stuck at GND                             ;
; str[63..62]   ; Input ; Info     ; Stuck at GND                             ;
; str[60..55]   ; Input ; Info     ; Stuck at GND                             ;
; str[51..50]   ; Input ; Info     ; Stuck at GND                             ;
; str[45..43]   ; Input ; Info     ; Stuck at GND                             ;
; str[33..31]   ; Input ; Info     ; Stuck at GND                             ;
; str[29..28]   ; Input ; Info     ; Stuck at GND                             ;
; str[21..20]   ; Input ; Info     ; Stuck at GND                             ;
; str[16..14]   ; Input ; Info     ; Stuck at GND                             ;
; str[12..6]    ; Input ; Info     ; Stuck at GND                             ;
; str[4..0]     ; Input ; Info     ; Stuck at GND                             ;
; str[253]      ; Input ; Info     ; Stuck at VCC                             ;
; str[245]      ; Input ; Info     ; Stuck at VCC                             ;
; str[237]      ; Input ; Info     ; Stuck at VCC                             ;
; str[229]      ; Input ; Info     ; Stuck at VCC                             ;
; str[221]      ; Input ; Info     ; Stuck at VCC                             ;
; str[213]      ; Input ; Info     ; Stuck at VCC                             ;
; str[204]      ; Input ; Info     ; Stuck at GND                             ;
; str[203]      ; Input ; Info     ; Stuck at VCC                             ;
; str[191]      ; Input ; Info     ; Stuck at GND                             ;
; str[178]      ; Input ; Info     ; Stuck at GND                             ;
; str[177]      ; Input ; Info     ; Stuck at VCC                             ;
; str[174]      ; Input ; Info     ; Stuck at VCC                             ;
; str[173]      ; Input ; Info     ; Stuck at GND                             ;
; str[172]      ; Input ; Info     ; Stuck at VCC                             ;
; str[169]      ; Input ; Info     ; Stuck at VCC                             ;
; str[166]      ; Input ; Info     ; Stuck at VCC                             ;
; str[162]      ; Input ; Info     ; Stuck at VCC                             ;
; str[158]      ; Input ; Info     ; Stuck at VCC                             ;
; str[154]      ; Input ; Info     ; Stuck at VCC                             ;
; str[150]      ; Input ; Info     ; Stuck at VCC                             ;
; str[144]      ; Input ; Info     ; Stuck at VCC                             ;
; str[141]      ; Input ; Info     ; Stuck at VCC                             ;
; str[133]      ; Input ; Info     ; Stuck at VCC                             ;
; str[125]      ; Input ; Info     ; Stuck at VCC                             ;
; str[116]      ; Input ; Info     ; Stuck at GND                             ;
; str[115]      ; Input ; Info     ; Stuck at VCC                             ;
; str[103]      ; Input ; Info     ; Stuck at GND                             ;
; str[93]       ; Input ; Info     ; Stuck at VCC                             ;
; str[92]       ; Input ; Info     ; Stuck at GND                             ;
; str[84]       ; Input ; Info     ; Stuck at GND                             ;
; str[83]       ; Input ; Info     ; Stuck at VCC                             ;
; str[71]       ; Input ; Info     ; Stuck at GND                             ;
; str[61]       ; Input ; Info     ; Stuck at VCC                             ;
; str[54]       ; Input ; Info     ; Stuck at VCC                             ;
; str[53]       ; Input ; Info     ; Stuck at GND                             ;
; str[52]       ; Input ; Info     ; Stuck at VCC                             ;
; str[47]       ; Input ; Info     ; Stuck at GND                             ;
; str[46]       ; Input ; Info     ; Stuck at VCC                             ;
; str[42]       ; Input ; Info     ; Stuck at VCC                             ;
; str[41]       ; Input ; Info     ; Stuck at GND                             ;
; str[40]       ; Input ; Info     ; Stuck at VCC                             ;
; str[39]       ; Input ; Info     ; Stuck at GND                             ;
; str[38]       ; Input ; Info     ; Stuck at VCC                             ;
; str[37]       ; Input ; Info     ; Stuck at GND                             ;
; str[36]       ; Input ; Info     ; Stuck at VCC                             ;
; str[35]       ; Input ; Info     ; Stuck at GND                             ;
; str[34]       ; Input ; Info     ; Stuck at VCC                             ;
; str[30]       ; Input ; Info     ; Stuck at VCC                             ;
; str[23]       ; Input ; Info     ; Stuck at GND                             ;
; str[22]       ; Input ; Info     ; Stuck at VCC                             ;
; str[13]       ; Input ; Info     ; Stuck at VCC                             ;
; str[5]        ; Input ; Info     ; Stuck at VCC                             ;
; line          ; Input ; Info     ; Stuck at GND                             ;
+---------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdandsegtest:lcddispl|shexseg:shexseg"                                                                                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; value  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdandsegtest:lcddispl|hexdisplay:segdisplay"                                                                                                                                           ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "envelope:env"                                                                                                                                                                                     ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; attack_rate[31..3]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; attack_rate[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; attack_rate[2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; decay_rate[31..5]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; decay_rate[3..2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; decay_rate[4]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; decay_rate[1]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; decay_rate[0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sustain_level       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sustain_level[4..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; release_rate[1..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; release_rate[31..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; release_rate[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; release_rate[2]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gain                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequencyGeneratorQuart:freqGen3"                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phase      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gain       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gain[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequencyGeneratorQuart:modfreqGen"                                                                                                                                                     ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phase      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gain       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gain[4..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequencyGeneratorLog:freqGen2|powerROM:powrom"                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sinpow[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sinpow[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequencyGeneratorLog:freqGen2"                                                                                                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stepsize[2..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; stepsize[15..7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; stepsize[5..3]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; stepsize[6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; stepsize[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; gain            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gain[15..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; romdata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequencyGenerator:freqGen1"                                                                                                                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stepsize[4..1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; stepsize[15..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; stepsize[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; gain            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gain[3..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; romdata         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 22 23:33:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sinepin -c sinepin
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file sinepin.v
    Info (12023): Found entity 1: sinepin
Info (12021): Found 1 design units, including 1 entities, in source file blink.v
    Info (12023): Found entity 1: blink
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm
Info (12021): Found 1 design units, including 1 entities, in source file midiSelection.v
    Info (12023): Found entity 1: midiSelection
Info (12021): Found 1 design units, including 1 entities, in source file sineROM.v
    Info (12023): Found entity 1: sineROM
Info (12021): Found 1 design units, including 1 entities, in source file frequencyGenerator.v
    Info (12023): Found entity 1: frequencyGenerator
Info (12021): Found 1 design units, including 1 entities, in source file musicROM.v
    Info (12023): Found entity 1: musicROM
Info (12021): Found 1 design units, including 1 entities, in source file mixer.v
    Info (12023): Found entity 1: mixer
Info (12021): Found 1 design units, including 1 entities, in source file logsineROM.v
    Info (12023): Found entity 1: logsineROM
Info (12021): Found 1 design units, including 1 entities, in source file powerROM.v
    Info (12023): Found entity 1: powerROM
Info (12021): Found 1 design units, including 1 entities, in source file frequencyGeneratorLog.v
    Info (12023): Found entity 1: frequencyGeneratorLog
Info (12021): Found 1 design units, including 1 entities, in source file sineQuartROM.v
    Info (12023): Found entity 1: sineQuartROM
Info (12021): Found 1 design units, including 1 entities, in source file frequencyGeneratorQuart.v
    Info (12023): Found entity 1: frequencyGeneratorQuart
Info (12021): Found 1 design units, including 1 entities, in source file envelope.v
    Info (12023): Found entity 1: envelope
Info (12021): Found 1 design units, including 1 entities, in source file hexseg.v
    Info (12023): Found entity 1: hexseg
Info (12021): Found 1 design units, including 1 entities, in source file hexdisplay.v
    Info (12023): Found entity 1: hexdisplay
Info (12021): Found 1 design units, including 1 entities, in source file shexseg.v
    Info (12023): Found entity 1: shexseg
Info (12021): Found 1 design units, including 1 entities, in source file lcdstring.v
    Info (12023): Found entity 1: lcd1602String
Info (12021): Found 1 design units, including 1 entities, in source file casecompare.v
    Info (12023): Found entity 1: case_compare
Info (12021): Found 1 design units, including 1 entities, in source file mypll.v
    Info (12023): Found entity 1: mypll
Info (12021): Found 1 design units, including 1 entities, in source file noiseGeneratorQuart.v
    Info (12023): Found entity 1: noiseGeneratorQuart
Info (12021): Found 1 design units, including 1 entities, in source file PWMdac.v
    Info (12023): Found entity 1: PWMSigmaDeltaDAC
Info (12021): Found 1 design units, including 1 entities, in source file lcdtest.v
    Info (12023): Found entity 1: lcdandsegtest
Info (12021): Found 1 design units, including 1 entities, in source file musicMarioROM.v
    Info (12023): Found entity 1: musicMarioROM
Info (12021): Found 1 design units, including 1 entities, in source file musicMarioROM2.v
    Info (12023): Found entity 1: musicMarioROM2
Warning (10236): Verilog HDL Implicit Net warning at sinepin.v(110): created implicit net for "carryfreqstep"
Info (12127): Elaborating entity "sinepin" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sinepin.v(110): object "carryfreqstep" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sinepin.v(47): object "gain" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sinepin.v(102): object "modfreqstep3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sinepin.v(103): object "modfreqstep4" assigned a value but never read
Info (10648): Verilog HDL Display System Task info at sinepin.v(36): EnvRate test 4
Warning (10034): Output port "radio" at sinepin.v(19) has no driver
Info (12128): Elaborating entity "blink" for hierarchy "blink:blinker"
Info (12128): Elaborating entity "frequencyGenerator" for hierarchy "frequencyGenerator:freqGen1"
Info (12128): Elaborating entity "sineROM" for hierarchy "frequencyGenerator:freqGen1|sineROM:rom"
Info (12128): Elaborating entity "frequencyGeneratorLog" for hierarchy "frequencyGeneratorLog:freqGen2"
Info (12128): Elaborating entity "logsineROM" for hierarchy "frequencyGeneratorLog:freqGen2|logsineROM:rom"
Info (12128): Elaborating entity "powerROM" for hierarchy "frequencyGeneratorLog:freqGen2|powerROM:powrom"
Info (12128): Elaborating entity "frequencyGeneratorQuart" for hierarchy "frequencyGeneratorQuart:modfreqGen"
Info (12128): Elaborating entity "sineQuartROM" for hierarchy "frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom"
Info (12128): Elaborating entity "midiSelection" for hierarchy "midiSelection:generateStepSizeForNote4"
Info (12128): Elaborating entity "musicMarioROM" for hierarchy "musicMarioROM:get_fullnotechn1"
Info (12128): Elaborating entity "musicMarioROM2" for hierarchy "musicMarioROM2:get_fullnotechn2"
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:pwmspeaker"
Info (12128): Elaborating entity "envelope" for hierarchy "envelope:env"
Info (12128): Elaborating entity "lcdandsegtest" for hierarchy "lcdandsegtest:lcddispl"
Info (12128): Elaborating entity "hexdisplay" for hierarchy "lcdandsegtest:lcddispl|hexdisplay:segdisplay"
Info (12128): Elaborating entity "hexseg" for hierarchy "lcdandsegtest:lcddispl|hexdisplay:segdisplay|hexseg:seg0"
Info (12128): Elaborating entity "shexseg" for hierarchy "lcdandsegtest:lcddispl|shexseg:shexseg"
Info (12128): Elaborating entity "lcd1602String" for hierarchy "lcdandsegtest:lcddispl|lcd1602String:lcdDisplay"
Warning (10230): Verilog HDL assignment warning at lcdstring.v(69): truncated value with size 256 to match size of target (8)
Info (12128): Elaborating entity "mypll" for hierarchy "mypll:pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "mypll:pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "mypll:pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "mypll:pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mypll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "blink" for hierarchy "blink:musicbeat"
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "frequencyGeneratorQuart:modfreqGen|sineQuartROM:rom|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "midiSelection:generateStepSizeForNote3|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/sinepin.rom0_midiSelection_da532bcb.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "midiSelection:generateStepSizeForNote4|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/sinepin.rom0_midiSelection_da532bcb.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "musicMarioROM:get_fullnotechn1|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to sinepin.sinepin0.rtl.mif
Info (12130): Elaborated megafunction instantiation "frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "frequencyGeneratorQuart:freqGen3|sineQuartROM:rom|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/sinepin.rom0_sineQuartROM_4b22fa75.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ud71.tdf
    Info (12023): Found entity 1: altsyncram_ud71
Info (12130): Elaborated megafunction instantiation "midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "midiSelection:generateStepSizeForNote3|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/sinepin.rom0_midiSelection_da532bcb.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ji71.tdf
    Info (12023): Found entity 1: altsyncram_ji71
Info (12130): Elaborated megafunction instantiation "musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "musicMarioROM:get_fullnotechn1|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "sinepin.sinepin0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hv.tdf
    Info (12023): Found entity 1: altsyncram_2hv
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "radio" is stuck at GND
    Warning (13410): Pin "u8bit_sineromvalue[6]" is stuck at GND
    Warning (13410): Pin "u8bit_sineromvalue[7]" is stuck at GND
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/johnny/fpga projects/sinepin/output_files/sinepin.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn2"
Info (21057): Implemented 564 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 440 logic cells
    Info (21064): Implemented 78 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 676 megabytes
    Info: Processing ended: Fri May 22 23:33:45 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/johnny/fpga projects/sinepin/output_files/sinepin.map.smsg.


