# compile verilog/system verilog design source files
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog blk_mem_gen_v8_3_3  "../../../mu2e_1.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/decoder_10b8b_rom/sim/decoder_10b8b_rom.v"
verilog fifo_generator_v13_1_1  "../../../mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v"
verilog fifo_generator_v13_1_1  "../../../mu2e_1.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/fei4_pixel_fifo/sim/fei4_pixel_fifo.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/fei4_spy_fifo/sim/fei4_spy_fifo.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/microblaze_mcs_0/bd_0/ip/ip_6/sim/bd_fc5c_lmb_bram_I_0.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_block.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_sync_block.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_support.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_gt_common_wrapper.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1_gtwizard_0_common.v"
verilog xil_defaultlib  "../../../mu2e_1.srcs/sources_1/ip/jesd204_phy_1/synth/jesd204_phy_1.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
