library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Contador_as is
	port
	(
		-- Input ports
		CLK	: in  std_logic;
		reset	: in  std_logic;
		enable	: in  std_logic;

		-- Output ports
		count	: out  std_logic_vector (3 downto 0)
	);
end Contador_as;


architecture arch_Contador_as of Contador_as is

	signal cnt : integer range 0 to 15;

begin

	pSeq : process (CLK, reset) is
	begin
		if (reset = '0') then
			cnt <= 0;
		elsif (CLK'event and CLK='1') then
			if(enable='1') then
				if (cnt = 15) then
					cnt <= 0;
				else
					cnt <= cnt +1;
				end if;
			end if;
		end if;
	end process;
cnt <= std_logic_vector(to_unsigned(cnt, 4));
end arch_Contador_as;
