Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: SDRAM_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SDRAM_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SDRAM_top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : SDRAM_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../SDRAM_TOP/prj/ip" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_ARF\prj\ARF\ipcore_dir\PLL_base50mhz_25mhz.v" into library work
Parsing module <PLL_base50mhz_25mhz>.
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\prj\ip\AS_FIFO_w2048x8_r1024x16.v" into library work
Parsing module <AS_FIFO_w2048x8_r1024x16>.
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_ARF\prj\ARF\ipcore_dir\AS_FIFO_w2048x16_r4096x8.v" into library work
Parsing module <AS_FIFO_w2048x16_r4096x8>.
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\vga_ctl.v" into library work
Parsing module <vga_ctrl>.
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_WR.v" into library work
Parsing module <SDRAM_WR>.
Parsing verilog file "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" included at line 25.
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 2. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 3. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 4. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 5. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 6. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 7. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 8. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 9. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 12. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 13. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 14. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 15. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 18. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 19. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 20. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 21. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 22. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 23. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 27. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 30. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 32. parameter declaration becomes local in SDRAM_WR with formal parameter declaration list
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_RD.v" into library work
Parsing module <SDRAM_RD>.
Parsing verilog file "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" included at line 31.
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 2. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 3. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 4. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 5. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 6. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 7. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 8. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 9. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 12. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 13. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 14. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 15. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 18. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 19. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 20. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 21. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 22. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 23. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 27. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 30. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 32. parameter declaration becomes local in SDRAM_RD with formal parameter declaration list
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_INIT.v" into library work
Parsing module <SDRAM_INIT>.
Parsing verilog file "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" included at line 9.
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_ARF.v" into library work
Parsing module <SDRAM_ARF>.
Parsing verilog file "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" included at line 15.
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_CTRL_TOP.v" into library work
Parsing module <SDRAM_CTRL_TOP>.
Parsing verilog file "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" included at line 33.
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 2. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 3. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 4. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 5. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 6. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 7. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 8. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 9. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 12. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 13. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 14. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 15. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 18. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 19. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 20. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 21. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 22. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 23. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 27. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 30. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/three_verilog/SDRAM/SDRAM_init/rtl/sdram_param.h" Line 32. parameter declaration becomes local in SDRAM_CTRL_TOP with formal parameter declaration list
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\rx_teach.v" into library work
Parsing module <rx_teach>.
Analyzing Verilog file "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_top.v" into library work
Parsing module <SDRAM_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SDRAM_top>.

Elaborating module <SDRAM_CTRL_TOP>.

Elaborating module <SDRAM_INIT>.

Elaborating module <SDRAM_ARF>.

Elaborating module <SDRAM_WR>.
WARNING:HDLCompiler:413 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_WR.v" Line 191: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <AS_FIFO_w2048x8_r1024x16>.
WARNING:HDLCompiler:1499 - "D:\three_verilog\SDRAM\SDRAM_TOP\prj\ip\AS_FIFO_w2048x8_r1024x16.v" Line 39: Empty module <AS_FIFO_w2048x8_r1024x16> remains a black box.
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_WR.v" Line 268: Assignment to FIFO_FULL ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_WR.v" Line 269: Assignment to FIFO_EMPTY ignored, since the identifier is never used

Elaborating module <SDRAM_RD>.
WARNING:HDLCompiler:413 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_RD.v" Line 233: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <AS_FIFO_w2048x16_r4096x8>.
WARNING:HDLCompiler:1499 - "D:\three_verilog\SDRAM\SDRAM_ARF\prj\ARF\ipcore_dir\AS_FIFO_w2048x16_r4096x8.v" Line 39: Empty module <AS_FIFO_w2048x16_r4096x8> remains a black box.
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_RD.v" Line 311: Assignment to FIFO_FULL ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_RD.v" Line 312: Assignment to FIFO_EMPTY ignored, since the identifier is never used

Elaborating module <vga_ctrl>.
WARNING:HDLCompiler:413 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\vga_ctl.v" Line 82: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\vga_ctl.v" Line 83: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\vga_ctl.v" Line 104: Assignment to H_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\vga_ctl.v" Line 124: Assignment to V_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_CTRL_TOP.v" Line 255: Assignment to H_addr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_CTRL_TOP.v" Line 256: Assignment to V_addr ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_top.v" Line 51: Size mismatch in connection of port <FIFO_WR_data>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <rx_teach>.
WARNING:HDLCompiler:189 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_top.v" Line 65: Size mismatch in connection of port <data_receive>. Formal port size is 8-bit while actual signal size is 1-bit.

Elaborating module <PLL_base50mhz_25mhz>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_ARF\prj\ARF\ipcore_dir\PLL_base50mhz_25mhz.v" Line 128: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\three_verilog\SDRAM\SDRAM_ARF\prj\ARF\ipcore_dir\PLL_base50mhz_25mhz.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SDRAM_top>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_top.v".
        SDRAM_DATA_WIDTH = 16
        SDRAM_BANK_WIDTH = 2
        SDRAM_ADDR_WIDTH = 12
    Summary:
	no macro.
Unit <SDRAM_top> synthesized.

Synthesizing Unit <SDRAM_CTRL_TOP>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_CTRL_TOP.v".
        SDRAM_DATA_WIDTH = 16
        SDRAM_BANK_WIDTH = 2
        SDRAM_ADDR_WIDTH = 12
INFO:Xst:3210 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_CTRL_TOP.v" line 245: Output port <H_addr> of the instance <INST0_vga_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_CTRL_TOP.v" line 245: Output port <V_addr> of the instance <INST0_vga_ctrl> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <STATE>.
    Found 16-bit register for signal <READ_SDRAM_DQ>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | Sys_clk (rising_edge)                          |
    | Reset              | Rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <SDRAM_DQ<15>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<14>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<13>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<12>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<11>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<10>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<9>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<8>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<7>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<6>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<5>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<4>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<3>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<2>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<1>> created at line 86
    Found 1-bit tristate buffer for signal <SDRAM_DQ<0>> created at line 86
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_CTRL_TOP> synthesized.

Synthesizing Unit <SDRAM_INIT>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_INIT.v".
        COMMAND_MRS = 4'b0000
        COMMAND_ARF = 4'b0001
        COMMAND_PRE = 4'b0010
        COMMAND_ACT = 4'b0011
        COMMAND_WRITE = 4'b0100
        COMMAND_READ = 4'b0101
        COMMAND_interrupt = 4'b0110
        COMMAND_NOP = 4'b0111
        TIME_WAIT_ABOVE_100US = 10000
        TIME_PRE_CHARGE = 2
        TIME_Auto_refresh = 5
        TIME_MRS_done_wait = 2
        INIT_OPMODE_Brust_Mode = 1'b0
        INIT_OPMODE_STANDRD = 2'b00
        INIT_CAS_Latency = 3
        INIT_Burst_type = 1'b0
        INIT_Burst_length = 4
        INIT_OPMODE_Brust_Length = 3'b010
        INIT_OPMODE_CL = 3'b011
        ARF_PERIOD = 750
        TIME_RCD = 3
    Found 1-bit register for signal <INIT_DONE_NOW>.
    Found 1-bit register for signal <INIT_DONE>.
    Found 14-bit register for signal <INIT_CNT>.
    Found 12-bit register for signal <INIT_A_ADDR>.
    Found 2-bit register for signal <INIT_BANK_ADDR>.
    Found 4-bit register for signal <COMMAND_INIT>.
    Found 14-bit adder for signal <INIT_CNT[13]_GND_19_o_add_7_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SDRAM_INIT> synthesized.

Synthesizing Unit <SDRAM_ARF>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_ARF.v".
        COMMAND_MRS = 4'b0000
        COMMAND_ARF = 4'b0001
        COMMAND_PRE = 4'b0010
        COMMAND_ACT = 4'b0011
        COMMAND_WRITE = 4'b0100
        COMMAND_READ = 4'b0101
        COMMAND_interrupt = 4'b0110
        COMMAND_NOP = 4'b0111
        TIME_WAIT_ABOVE_100US = 10000
        TIME_PRE_CHARGE = 2
        TIME_Auto_refresh = 5
        TIME_MRS_done_wait = 2
        INIT_OPMODE_Brust_Mode = 1'b0
        INIT_OPMODE_STANDRD = 2'b00
        INIT_CAS_Latency = 3
        INIT_Burst_type = 1'b0
        INIT_Burst_length = 4
        INIT_OPMODE_Brust_Length = 3'b010
        INIT_OPMODE_CL = 3'b011
        ARF_PERIOD = 750
        TIME_RCD = 3
    Found 1-bit register for signal <REF_DONE>.
    Found 1-bit register for signal <ARF_req>.
    Found 10-bit register for signal <ARF_CNT>.
    Found 4-bit register for signal <COMMAND_CNT>.
    Found 12-bit register for signal <ARF_A_ADDR>.
    Found 2-bit register for signal <ARF_BANK_ADDR>.
    Found 4-bit register for signal <COMMAND_REF>.
    Found 10-bit adder for signal <ARF_CNT[9]_GND_21_o_add_7_OUT> created at line 40.
    Found 4-bit adder for signal <COMMAND_CNT[3]_GND_21_o_add_18_OUT> created at line 63.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <SDRAM_ARF> synthesized.

Synthesizing Unit <SDRAM_WR>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_WR.v".
        SDRAM_COLS_MAX = 128
        IMAGE_NEED_ROW = 300
        TIME_PRE_CHARGE_long = 8
INFO:Xst:3210 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_WR.v" line 261: Output port <full> of the instance <INST0_AS_FIFO_w2048x8_r1024x16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_WR.v" line 261: Output port <empty> of the instance <INST0_AS_FIFO_w2048x8_r1024x16> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WR_req>.
    Found 1-bit register for signal <Done_image>.
    Found 1-bit register for signal <Break_WR_to_ARF>.
    Found 1-bit register for signal <WR_A_ADDR<11>>.
    Found 1-bit register for signal <WR_A_ADDR<10>>.
    Found 1-bit register for signal <WR_A_ADDR<9>>.
    Found 1-bit register for signal <WR_A_ADDR<8>>.
    Found 1-bit register for signal <WR_A_ADDR<7>>.
    Found 1-bit register for signal <WR_A_ADDR<6>>.
    Found 1-bit register for signal <WR_A_ADDR<5>>.
    Found 1-bit register for signal <WR_A_ADDR<4>>.
    Found 1-bit register for signal <WR_A_ADDR<3>>.
    Found 1-bit register for signal <WR_A_ADDR<2>>.
    Found 1-bit register for signal <WR_A_ADDR<1>>.
    Found 1-bit register for signal <WR_A_ADDR<0>>.
    Found 1-bit register for signal <FIFO_RD_EN>.
    Found 2-bit register for signal <CNT_ACT>.
    Found 2-bit register for signal <CNT_Brust>.
    Found 13-bit register for signal <CNT_SDRAM_ROWS>.
    Found 10-bit register for signal <CNT_SDRAM_COLS>.
    Found 4-bit register for signal <CNT_Precharge>.
    Found 5-bit register for signal <STATE>.
    Found 4-bit register for signal <COMMAND_WR>.
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Sys_clk (rising_edge)                          |
    | Reset              | Rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_8_OUT> created at line 64.
    Found 2-bit adder for signal <CNT_ACT[1]_GND_23_o_add_30_OUT> created at line 114.
    Found 2-bit adder for signal <CNT_Brust[1]_GND_23_o_add_37_OUT> created at line 128.
    Found 13-bit adder for signal <CNT_SDRAM_ROWS[12]_GND_23_o_add_48_OUT> created at line 145.
    Found 10-bit adder for signal <CNT_SDRAM_COLS[9]_GND_23_o_add_58_OUT> created at line 162.
    Found 4-bit adder for signal <CNT_Precharge[3]_GND_23_o_add_70_OUT> created at line 178.
    Found 11-bit comparator lessequal for signal <n0002> created at line 60
    Found 32-bit comparator lessequal for signal <n0008> created at line 64
    WARNING:Xst:2404 -  FFs/Latches <WR_BANK_ADDR<1:2>> (without init value) have a constant value of 0 in block <SDRAM_WR>.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_WR> synthesized.

Synthesizing Unit <SDRAM_RD>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_RD.v".
        SDRAM_COLS_MAX = 128
        IMAGE_NEED_ROW = 300
        TIME_PRE_CHARGE_long = 10
INFO:Xst:3210 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_RD.v" line 304: Output port <full> of the instance <Inst_AS_FIFO_w2048x16_r4096x8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\SDRAM_RD.v" line 304: Output port <empty> of the instance <Inst_AS_FIFO_w2048x16_r4096x8> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <FIFO_WR_EN>.
    Found 1-bit register for signal <RD_req>.
    Found 1-bit register for signal <Done_image>.
    Found 1-bit register for signal <Break_RD_other>.
    Found 1-bit register for signal <RD_A_ADDR<11>>.
    Found 1-bit register for signal <RD_A_ADDR<10>>.
    Found 1-bit register for signal <RD_A_ADDR<9>>.
    Found 1-bit register for signal <RD_A_ADDR<8>>.
    Found 1-bit register for signal <RD_A_ADDR<7>>.
    Found 1-bit register for signal <RD_A_ADDR<6>>.
    Found 1-bit register for signal <RD_A_ADDR<5>>.
    Found 1-bit register for signal <RD_A_ADDR<4>>.
    Found 1-bit register for signal <RD_A_ADDR<3>>.
    Found 1-bit register for signal <RD_A_ADDR<2>>.
    Found 1-bit register for signal <RD_A_ADDR<1>>.
    Found 1-bit register for signal <RD_A_ADDR<0>>.
    Found 1-bit register for signal <Time_to_Read>.
    Found 4-bit register for signal <FIFO_WR_delay>.
    Found 4-bit register for signal <CNT_Precharge>.
    Found 2-bit register for signal <CNT_ACT>.
    Found 2-bit register for signal <CNT_Brust>.
    Found 13-bit register for signal <CNT_SDRAM_ROWS>.
    Found 10-bit register for signal <CNT_SDRAM_COLS>.
    Found 5-bit register for signal <STATE>.
    Found 4-bit register for signal <COMMAND_RD>.
    Found 1-bit register for signal <VGA_START>.
    Found finite state machine <FSM_2> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | Sys_clk (rising_edge)                          |
    | Reset              | Rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <CNT_ACT[1]_GND_26_o_add_39_OUT> created at line 154.
    Found 2-bit adder for signal <CNT_Brust[1]_GND_26_o_add_46_OUT> created at line 168.
    Found 13-bit adder for signal <CNT_SDRAM_ROWS[12]_GND_26_o_add_57_OUT> created at line 185.
    Found 10-bit adder for signal <CNT_SDRAM_COLS[9]_GND_26_o_add_67_OUT> created at line 202.
    Found 4-bit adder for signal <CNT_Precharge[3]_GND_26_o_add_79_OUT> created at line 220.
    Found 12-bit comparator greater for signal <n0007> created at line 86
    Found 11-bit comparator lessequal for signal <n0019> created at line 104
    WARNING:Xst:2404 -  FFs/Latches <RD_BANK_ADDR<1:2>> (without init value) have a constant value of 0 in block <SDRAM_RD>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_RD> synthesized.

Synthesizing Unit <vga_ctrl>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\vga_ctl.v".
        H_Sync = 96
        H_backporch = 40
        H_left = 8
        H_data = 640
        H_right = 8
        H_Frontporch = 8
        H_total = 800
        H_width = 10
        V_Sync = 2
        V_backporch = 25
        V_left = 8
        V_data = 480
        V_right = 8
        V_Frontporch = 2
        V_total = 525
        V_width = 10
        RGB_width = 8
        RED = 8'b11100000
        GRENN = 8'b00011100
        BLUE = 8'b00000011
    Found 1-bit register for signal <V_Sync_sign>.
    Found 1-bit register for signal <H_Sync_sign>.
    Found 8-bit register for signal <backgroud_color>.
    Found 10-bit register for signal <H_cnt>.
    Found 10-bit register for signal <V_cnt>.
    Found 11-bit subtractor for signal <GND_29_o_GND_29_o_sub_19_OUT> created at line 82.
    Found 11-bit subtractor for signal <GND_29_o_GND_29_o_sub_21_OUT> created at line 83.
    Found 10-bit adder for signal <H_cnt[9]_GND_29_o_add_30_OUT> created at line 101.
    Found 10-bit adder for signal <V_cnt[9]_GND_29_o_add_39_OUT> created at line 119.
    Found 10-bit comparator lessequal for signal <n0013> created at line 71
    Found 10-bit comparator lessequal for signal <n0015> created at line 73
    Found 10-bit comparator lessequal for signal <n0017> created at line 73
    Found 10-bit comparator lessequal for signal <n0020> created at line 75
    Found 10-bit comparator lessequal for signal <n0022> created at line 75
    Found 10-bit comparator greater for signal <GND_29_o_H_cnt[9]_LessThan_23_o> created at line 85
    Found 10-bit comparator lessequal for signal <n0034> created at line 86
    Found 10-bit comparator greater for signal <GND_29_o_V_cnt[9]_LessThan_25_o> created at line 87
    Found 10-bit comparator lessequal for signal <n0039> created at line 88
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <vga_ctrl> synthesized.

Synthesizing Unit <rx_teach>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_TOP\rtl\rx_teach.v".
        Sys_clk_frq = 50000000
        baud_frq = 115200
        div_cnt_max = 434
        cnt_width = 9
    Found 1-bit register for signal <reg_data_A>.
    Found 1-bit register for signal <rx_done>.
    Found 1-bit register for signal <uart_state>.
    Found 1-bit register for signal <receive_flag>.
    Found 1-bit register for signal <reg_data_B>.
    Found 9-bit register for signal <div_cnt>.
    Found 4-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <data_receive>.
    Found 9-bit adder for signal <div_cnt[8]_GND_32_o_add_3_OUT> created at line 51.
    Found 4-bit adder for signal <bit_cnt[3]_GND_32_o_add_9_OUT> created at line 72.
    Found 4-bit comparator lessequal for signal <n0023> created at line 79
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <rx_teach> synthesized.

Synthesizing Unit <PLL_base50mhz_25mhz>.
    Related source file is "D:\three_verilog\SDRAM\SDRAM_ARF\prj\ARF\ipcore_dir\PLL_base50mhz_25mhz.v".
    Summary:
	no macro.
Unit <PLL_base50mhz_25mhz> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 5
 11-bit subtractor                                     : 3
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 2-bit adder                                           : 4
 4-bit adder                                           : 4
 9-bit adder                                           : 1
# Registers                                            : 71
 1-bit register                                        : 45
 10-bit register                                       : 5
 12-bit register                                       : 1
 13-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 4
 4-bit register                                        : 9
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 14
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 46
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../SDRAM_TOP/prj/ip/AS_FIFO_w2048x8_r1024x16.ngc>.
Reading core <ipcore_dir/AS_FIFO_w2048x16_r4096x8.ngc>.
Loading core <AS_FIFO_w2048x8_r1024x16> for timing and area information for instance <INST0_AS_FIFO_w2048x8_r1024x16>.
Loading core <AS_FIFO_w2048x16_r4096x8> for timing and area information for instance <Inst_AS_FIFO_w2048x16_r4096x8>.
INFO:Xst:2261 - The FF/Latch <COMMAND_REF_1> in Unit <INST0_SDRAM_ARF> is equivalent to the following FF/Latch, which will be removed : <COMMAND_REF_2> 
WARNING:Xst:1710 - FF/Latch <INIT_A_ADDR_11> (without init value) has a constant value of 0 in block <INST0_SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <COMMAND_INIT_3> (without init value) has a constant value of 0 in block <INST0_SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <COMMAND_REF_0> (without init value) has a constant value of 1 in block <INST0_SDRAM_ARF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <COMMAND_REF_3> (without init value) has a constant value of 0 in block <INST0_SDRAM_ARF>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <SDRAM_RD>.
The following registers are absorbed into counter <CNT_SDRAM_ROWS>: 1 register on signal <CNT_SDRAM_ROWS>.
The following registers are absorbed into counter <CNT_Precharge>: 1 register on signal <CNT_Precharge>.
The following registers are absorbed into counter <CNT_SDRAM_COLS>: 1 register on signal <CNT_SDRAM_COLS>.
Unit <SDRAM_RD> synthesized (advanced).

Synthesizing (advanced) Unit <SDRAM_WR>.
The following registers are absorbed into counter <CNT_SDRAM_ROWS>: 1 register on signal <CNT_SDRAM_ROWS>.
The following registers are absorbed into counter <CNT_SDRAM_COLS>: 1 register on signal <CNT_SDRAM_COLS>.
The following registers are absorbed into counter <CNT_Precharge>: 1 register on signal <CNT_Precharge>.
Unit <SDRAM_WR> synthesized (advanced).

Synthesizing (advanced) Unit <rx_teach>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <rx_teach> synthesized (advanced).

Synthesizing (advanced) Unit <vga_ctrl>.
The following registers are absorbed into counter <H_cnt>: 1 register on signal <H_cnt>.
The following registers are absorbed into counter <V_cnt>: 1 register on signal <V_cnt>.
Unit <vga_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 11-bit subtractor                                     : 3
 14-bit adder                                          : 1
 2-bit adder                                           : 4
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 9
 10-bit up counter                                     : 4
 13-bit up counter                                     : 2
 4-bit up counter                                      : 3
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 14
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 84
 1-bit 2-to-1 multiplexer                              : 46
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 4
 14-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 12
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <INIT_A_ADDR_11> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COMMAND_INIT_3> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <COMMAND_REF_0> (without init value) has a constant value of 1 in block <SDRAM_ARF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <COMMAND_REF_3> (without init value) has a constant value of 0 in block <SDRAM_ARF>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <COMMAND_REF_1> in Unit <SDRAM_ARF> is equivalent to the following FF/Latch, which will be removed : <COMMAND_REF_2> 
WARNING:Xst:1710 - FF/Latch <INIT_A_ADDR_0> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INIT_A_ADDR_2> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INIT_A_ADDR_3> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INIT_A_ADDR_6> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INIT_A_ADDR_7> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INIT_A_ADDR_8> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INIT_A_ADDR_9> (without init value) has a constant value of 0 in block <SDRAM_INIT>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INST0_SDRAM_CTRL_TOP/FSM_0> on signal <STATE[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 000100 | 011
 001000 | 010
 100000 | 110
 010000 | 111
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/FSM_1> on signal <STATE[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/FSM_2> on signal <STATE[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
WARNING:Xst:1710 - FF/Latch <COMMAND_WR_3> (without init value) has a constant value of 0 in block <SDRAM_WR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <COMMAND_RD_3> (without init value) has a constant value of 0 in block <SDRAM_RD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <backgroud_color_0> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <backgroud_color_1> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <backgroud_color_2> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <backgroud_color_3> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <backgroud_color_4> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <backgroud_color_5> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <backgroud_color_6> of sequential type is unconnected in block <vga_ctrl>.
WARNING:Xst:2677 - Node <backgroud_color_7> of sequential type is unconnected in block <vga_ctrl>.

Optimizing unit <SDRAM_top> ...

Optimizing unit <SDRAM_WR> ...

Optimizing unit <SDRAM_INIT> ...

Optimizing unit <SDRAM_ARF> ...

Optimizing unit <SDRAM_RD> ...

Optimizing unit <vga_ctrl> ...

Optimizing unit <rx_teach> ...
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/CNT_SDRAM_COLS_9> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/CNT_SDRAM_COLS_8> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/CNT_SDRAM_COLS_7> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/CNT_SDRAM_ROWS_12> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/CNT_SDRAM_ROWS_11> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/CNT_SDRAM_ROWS_10> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/CNT_SDRAM_ROWS_9> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/WR_A_ADDR_9> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/WR_A_ADDR_11> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/CNT_SDRAM_COLS_9> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/CNT_SDRAM_COLS_8> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/CNT_SDRAM_COLS_7> (without init value) has a constant value of 0 in block <SDRAM_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_INIT/INIT_A_ADDR_5> in Unit <SDRAM_top> is equivalent to the following FF/Latch, which will be removed : <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_INIT/INIT_A_ADDR_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SDRAM_top, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_WR/INST0_AS_FIFO_w2048x8_r1024x16> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/Inst_AS_FIFO_w2048x16_r4096x8> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop INST0_SDRAM_CTRL_TOP/STATE_FSM_FFd1 has been replicated 1 time(s)
FlipFlop INST0_SDRAM_CTRL_TOP/STATE_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <SDRAM_top> :
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <INST0_SDRAM_CTRL_TOP/INST0_SDRAM_RD/FIFO_WR_delay_3> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <rx_teach_inst0/data_receive_0> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <SDRAM_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 208
 Flip-Flops                                            : 208

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SDRAM_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 955
#      GND                         : 5
#      INV                         : 13
#      LUT1                        : 82
#      LUT2                        : 117
#      LUT3                        : 83
#      LUT4                        : 104
#      LUT5                        : 72
#      LUT6                        : 137
#      MUXCY                       : 186
#      MUXF7                       : 6
#      VCC                         : 3
#      XORCY                       : 147
# FlipFlops/Latches                : 565
#      FD                          : 229
#      FDC                         : 78
#      FDCE                        : 101
#      FDE                         : 134
#      FDP                         : 12
#      FDR                         : 11
# RAMS                             : 3
#      RAMB16BWER                  : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 51
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 32
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             565  out of  11440     4%  
 Number of Slice LUTs:                  608  out of   5720    10%  
    Number used as Logic:               608  out of   5720    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    821
   Number with an unused Flip Flop:     256  out of    821    31%  
   Number with an unused LUT:           213  out of    821    25%  
   Number of fully used LUT-FF pairs:   352  out of    821    42%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    102    50%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Sys_clk                            | DCM_SP:CLK0            | 451   |
Sys_clk                            | DCM_SP:CLKDV           | 119   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.356ns (Maximum Frequency: 157.332MHz)
   Minimum input arrival time before clock: 5.106ns
   Maximum output required time after clock: 8.682ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sys_clk'
  Clock period: 6.356ns (frequency: 157.332MHz)
  Total number of paths / destination ports: 8699 / 917
-------------------------------------------------------------------------
Delay:               6.356ns (Levels of Logic = 5)
  Source:            INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT_8 (FF)
  Destination:       INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT_6 (FF)
  Source Clock:      Sys_clk rising
  Destination Clock: Sys_clk rising

  Data Path: INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT_8 to INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.271  INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT_8 (INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT_8)
     LUT5:I0->O            1   0.254   0.682  INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/GND_21_o_GND_21_o_equal_3_o<9>_SW0 (N22)
     LUT6:I5->O            9   0.254   0.976  INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/GND_21_o_GND_21_o_equal_3_o<9> (INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/GND_21_o_GND_21_o_equal_3_o)
     LUT6:I5->O            6   0.254   0.876  INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/Mmux_ARF_CNT[9]_GND_21_o_mux_10_OUT1021 (INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/Mmux_ARF_CNT[9]_GND_21_o_mux_10_OUT102)
     LUT3:I2->O            1   0.254   0.682  INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/Mmux_ARF_CNT[9]_GND_21_o_mux_10_OUT721 (INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/Mmux_ARF_CNT[9]_GND_21_o_mux_10_OUT72)
     LUT6:I5->O            1   0.254   0.000  INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/Mmux_ARF_CNT[9]_GND_21_o_mux_10_OUT71 (INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT[9]_GND_21_o_mux_10_OUT<6>)
     FDCE:D                    0.074          INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/ARF_CNT_6
    ----------------------------------------
    Total                      6.356ns (1.869ns logic, 4.487ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Sys_clk'
  Total number of paths / destination ports: 187 / 187
-------------------------------------------------------------------------
Offset:              5.106ns (Levels of Logic = 2)
  Source:            Rst_n (PAD)
  Destination:       INST0_SDRAM_CTRL_TOP/STATE_FSM_FFd1 (FF)
  Destination Clock: Sys_clk rising

  Data Path: Rst_n to INST0_SDRAM_CTRL_TOP/STATE_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  Rst_n_IBUF (Rst_n_IBUF)
     INV:I->O            170   0.255   2.383  INST0_SDRAM_CTRL_TOP/Rst_n_inv1_INV_0 (INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/Rst_n_inv)
     FDCE:CLR                  0.459          INST0_SDRAM_CTRL_TOP/INST0_SDRAM_ARF/COMMAND_CNT_0
    ----------------------------------------
    Total                      5.106ns (2.042ns logic, 3.064ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Sys_clk'
  Total number of paths / destination ports: 350 / 41
-------------------------------------------------------------------------
Offset:              8.682ns (Levels of Logic = 4)
  Source:            INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/V_cnt_3 (FF)
  Destination:       red_sign<2> (PAD)
  Source Clock:      Sys_clk rising 0.5X

  Data Path: INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/V_cnt_3 to red_sign<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.525   1.431  INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/V_cnt_3 (INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/V_cnt_3)
     LUT4:I0->O            1   0.254   1.112  INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/Pixl_avai4 (INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/Pixl_avai4)
     LUT6:I1->O           15   0.254   1.263  INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/Pixl_avai5 (INST0_SDRAM_CTRL_TOP/VGA_FIFO_RD_EN)
     LUT2:I0->O            1   0.250   0.681  INST0_SDRAM_CTRL_TOP/INST0_vga_ctrl/Mmux_n005211 (blue_sign_0_OBUF)
     OBUF:I->O                 2.912          blue_sign_0_OBUF (blue_sign<0>)
    ----------------------------------------
    Total                      8.682ns (4.195ns logic, 4.487ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Sys_clk        |    7.673|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.71 secs
 
--> 

Total memory usage is 263280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   21 (   0 filtered)

