Loading plugins phase: Elapsed time ==> 1s.296ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj -d CY8C5888LTI-LP097 -s D:\Github repo\notoriOS\notoriOS.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Debug_UART_IntClock's accuracy range '923.077 kHz +/- 4%, (886.154 kHz - 960 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)
 * D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cydwr (Debug_UART_IntClock)

ADD: fit.M0032: warning: Clock Warning: (UART_Telit_IntClock's accuracy range '923.077 kHz +/- 4%, (886.154 kHz - 960 kHz)' is not within the specified tolerance range '921.6 kHz +/- 3.937%, (885.313 kHz - 957.887 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\UART_v2_50\UART_v2_50.cysch (Instance:IntClock)
 * D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cydwr (UART_Telit_IntClock)

ADD: fit.M0029: information: Voltage Reference Information: Vref 'Default <1.024V>' is connected to terminal 'vplus' of '\ADC:DSM\' but no direct hardware connection exists.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_DelSig_v3_30\PSoC5\ADC_DelSig_v3_30.cysch (Instance:DSM)
 * D:\Github repo\notoriOS\notoriOS.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.864ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  notoriOS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj -dcpsoc3 notoriOS.v -verilog
======================================================================

======================================================================
Compiling:  notoriOS.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj -dcpsoc3 notoriOS.v -verilog
======================================================================

======================================================================
Compiling:  notoriOS.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj -dcpsoc3 -verilog notoriOS.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 27 17:55:45 2021


======================================================================
Compiling:  notoriOS.v
Program  :   vpp
Options  :    -yv2 -q10 notoriOS.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 27 17:55:45 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'notoriOS.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  notoriOS.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj -dcpsoc3 -verilog notoriOS.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 27 17:55:46 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Github repo\notoriOS\notoriOS.cydsn\codegentemp\notoriOS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Github repo\notoriOS\notoriOS.cydsn\codegentemp\notoriOS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  notoriOS.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj -dcpsoc3 -verilog notoriOS.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 27 17:55:47 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Github repo\notoriOS\notoriOS.cydsn\codegentemp\notoriOS.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\Github repo\notoriOS\notoriOS.cydsn\codegentemp\notoriOS.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Level_Sensor_UART:BUART:tx_hd_send_break\
	\Level_Sensor_UART:BUART:tx_ctrl_mark\
	\Level_Sensor_UART:BUART:reset_sr\
	Net_34
	Net_28
	\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_23
	\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:lt\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:eq\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:gt\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:gte\
	\Level_Sensor_UART:BUART:sRX:MODULE_5:lte\
	\emFile:SPI0:BSPIM:mosi_after_ld\
	\emFile:SPI0:BSPIM:so_send\
	\emFile:SPI0:BSPIM:mosi_cpha_1\
	\emFile:SPI0:BSPIM:pre_mosi\
	\emFile:SPI0:BSPIM:dpcounter_zero\
	\emFile:SPI0:BSPIM:control_7\
	\emFile:SPI0:BSPIM:control_6\
	\emFile:SPI0:BSPIM:control_5\
	\emFile:SPI0:BSPIM:control_4\
	\emFile:SPI0:BSPIM:control_3\
	\emFile:SPI0:BSPIM:control_2\
	\emFile:SPI0:BSPIM:control_1\
	\emFile:SPI0:BSPIM:control_0\
	\emFile:SPI0:Net_253\
	\emFile:Net_2\
	\ADC:Net_268\
	\ADC:Net_270\
	\Debug_UART:BUART:HalfDuplexSend\
	\Debug_UART:BUART:FinalAddrMode_2\
	\Debug_UART:BUART:FinalAddrMode_1\
	\Debug_UART:BUART:FinalAddrMode_0\
	\Debug_UART:BUART:reset_sr\
	Net_254
	Net_255
	\UART_Telit:BUART:reset_sr\
	Net_186
	\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_182
	\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_Telit:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_Telit:BUART:sRX:MODULE_10:lt\
	\UART_Telit:BUART:sRX:MODULE_10:eq\
	\UART_Telit:BUART:sRX:MODULE_10:gt\
	\UART_Telit:BUART:sRX:MODULE_10:gte\
	\UART_Telit:BUART:sRX:MODULE_10:lte\
	Net_212
	Net_213
	Net_214
	Net_216
	Net_217
	Net_218
	Net_219


Deleted 86 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Power_VBAT2_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Power_VDD1_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Power_VDD2_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Pressure_Voltage_Enable_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__AN_VSOL_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing Net_26 to zero
Aliasing \Level_Sensor_UART:BUART:HalfDuplexSend\ to zero
Aliasing \Level_Sensor_UART:BUART:FinalParityType_1\ to zero
Aliasing \Level_Sensor_UART:BUART:FinalParityType_0\ to zero
Aliasing \Level_Sensor_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \Level_Sensor_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \Level_Sensor_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \Level_Sensor_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Power_VBAT1_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Power_VBAT1_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Power_VBAT1_net_0
Aliasing \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Level_Sensor_UART:BUART:rx_status_1\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Power_VBAT1_net_0
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Power_VBAT1_net_0
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Level_Sensor_RX_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Level_Sensor_Power_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing \emFile:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_3\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing \emFile:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile:SPI0:Net_274\ to zero
Aliasing \emFile:tmpOE__mosi0_net_0\ to tmpOE__Power_VBAT1_net_0
Aliasing \emFile:tmpOE__miso0_net_0\ to tmpOE__Power_VBAT1_net_0
Aliasing \emFile:tmpOE__sclk0_net_0\ to tmpOE__Power_VBAT1_net_0
Aliasing \emFile:tmpOE__SPI0_CS_net_0\ to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__SD_Card_Power_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__SD_Chip_Detect_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Battery_Voltage_Enable_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__AN_VBAT_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing Net_116 to zero
Aliasing \Debug_UART:BUART:tx_hd_send_break\ to zero
Aliasing \Debug_UART:BUART:FinalParityType_1\ to zero
Aliasing \Debug_UART:BUART:FinalParityType_0\ to zero
Aliasing \Debug_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \Debug_UART:BUART:tx_status_6\ to zero
Aliasing \Debug_UART:BUART:tx_status_5\ to zero
Aliasing \Debug_UART:BUART:tx_status_4\ to zero
Aliasing tmpOE__Debug_TX_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Pin_Telit_ONOFF_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Pin_Telit_pwr_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Pin_Telit_SWRDY_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing Net_185 to zero
Aliasing \UART_Telit:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Telit:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Telit:BUART:FinalParityType_1\ to zero
Aliasing \UART_Telit:BUART:FinalParityType_0\ to zero
Aliasing \UART_Telit:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Telit:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Telit:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Telit:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Telit:BUART:tx_status_6\ to zero
Aliasing \UART_Telit:BUART:tx_status_5\ to zero
Aliasing \UART_Telit:BUART:tx_status_4\ to zero
Aliasing \UART_Telit:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Power_VBAT1_net_0
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODIN6_1\ to \UART_Telit:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODIN6_0\ to \UART_Telit:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__Power_VBAT1_net_0
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODIN7_1\ to \UART_Telit:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODIN7_0\ to \UART_Telit:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__Power_VBAT1_net_0
Aliasing \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_Telit:BUART:rx_status_1\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__Power_VBAT1_net_0
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__Power_VBAT1_net_0
Aliasing \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Rx_Telit_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing tmpOE__Tx_Telit_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing \Telit_ControlReg:clk\ to zero
Aliasing \Telit_ControlReg:rst\ to zero
Aliasing Net_222 to zero
Aliasing tmpOE__AN_PRTRANS_net_0 to tmpOE__Power_VBAT1_net_0
Aliasing \Level_Sensor_UART:BUART:rx_break_status\\D\ to zero
Aliasing \emFile:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile:SPI0:BSPIM:load_rx_data\
Aliasing Net_251D to zero
Aliasing \UART_Telit:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[9] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__LED_net_0[15] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Power_VBAT2_net_0[21] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Power_VDD1_net_0[27] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Power_VDD2_net_0[33] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Pressure_Voltage_Enable_net_0[41] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__AN_VSOL_net_0[47] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:Net_61\[53] = Net_37[39]
Removing Lhs of wire Net_26[57] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:HalfDuplexSend\[59] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:FinalParityType_1\[60] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:FinalParityType_0\[61] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:FinalAddrMode_2\[62] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:FinalAddrMode_1\[63] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:FinalAddrMode_0\[64] = zero[5]
Removing Rhs of wire Net_29[71] = \Level_Sensor_UART:BUART:rx_interrupt_out\[72]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_count7_bit8_wire\[126] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[134] = \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[145]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[136] = \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[146]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[137] = \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[162]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[138] = \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[176]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[139] = MODIN1_1[140]
Removing Rhs of wire MODIN1_1[140] = \Level_Sensor_UART:BUART:pollcount_1\[132]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[141] = MODIN1_0[142]
Removing Rhs of wire MODIN1_0[142] = \Level_Sensor_UART:BUART:pollcount_0\[135]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[148] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[149] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[150] = MODIN1_1[140]
Removing Lhs of wire MODIN2_1[151] = MODIN1_1[140]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[152] = MODIN1_0[142]
Removing Lhs of wire MODIN2_0[153] = MODIN1_0[142]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[154] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[155] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[156] = MODIN1_1[140]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[157] = MODIN1_0[142]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[158] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[159] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[164] = MODIN1_1[140]
Removing Lhs of wire MODIN3_1[165] = MODIN1_1[140]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[166] = MODIN1_0[142]
Removing Lhs of wire MODIN3_0[167] = MODIN1_0[142]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[168] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[169] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[170] = MODIN1_1[140]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[171] = MODIN1_0[142]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[172] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[173] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_status_1\[180] = zero[5]
Removing Rhs of wire \Level_Sensor_UART:BUART:rx_status_2\[181] = \Level_Sensor_UART:BUART:rx_parity_error_status\[182]
Removing Rhs of wire \Level_Sensor_UART:BUART:rx_status_3\[183] = \Level_Sensor_UART:BUART:rx_stop_bit_error\[184]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[194] = \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[243]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[198] = \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[265]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[199] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[200] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[201] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[202] = MODIN4_6[203]
Removing Rhs of wire MODIN4_6[203] = \Level_Sensor_UART:BUART:rx_count_6\[121]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[204] = MODIN4_5[205]
Removing Rhs of wire MODIN4_5[205] = \Level_Sensor_UART:BUART:rx_count_5\[122]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[206] = MODIN4_4[207]
Removing Rhs of wire MODIN4_4[207] = \Level_Sensor_UART:BUART:rx_count_4\[123]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[208] = MODIN4_3[209]
Removing Rhs of wire MODIN4_3[209] = \Level_Sensor_UART:BUART:rx_count_3\[124]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[210] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[211] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[212] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[213] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[214] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[215] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[216] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[217] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[218] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[219] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[220] = MODIN4_6[203]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[221] = MODIN4_5[205]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[222] = MODIN4_4[207]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[223] = MODIN4_3[209]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[224] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[225] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[226] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[227] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[228] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[229] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[230] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[245] = \Level_Sensor_UART:BUART:rx_postpoll\[80]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[246] = \Level_Sensor_UART:BUART:rx_parity_bit\[197]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[247] = \Level_Sensor_UART:BUART:rx_postpoll\[80]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[248] = \Level_Sensor_UART:BUART:rx_parity_bit\[197]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[249] = \Level_Sensor_UART:BUART:rx_postpoll\[80]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[250] = \Level_Sensor_UART:BUART:rx_parity_bit\[197]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[252] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[253] = \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[251]
Removing Lhs of wire \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[254] = \Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[251]
Removing Lhs of wire tmpOE__Level_Sensor_RX_net_0[276] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Level_Sensor_Power_net_0[282] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \emFile:SPI0:Net_276\[287] = \emFile:Net_19\[288]
Removing Rhs of wire \emFile:SPI0:BSPIM:load_rx_data\[291] = \emFile:SPI0:BSPIM:dpcounter_one\[292]
Removing Lhs of wire \emFile:SPI0:BSPIM:pol_supprt\[293] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:miso_to_dp\[294] = \emFile:SPI0:Net_244\[295]
Removing Lhs of wire \emFile:SPI0:Net_244\[295] = \emFile:Net_16\[388]
Removing Rhs of wire \emFile:Net_10\[299] = \emFile:SPI0:BSPIM:mosi_fin\[300]
Removing Rhs of wire \emFile:Net_10\[299] = \emFile:SPI0:BSPIM:mosi_cpha_0\[301]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_1\[322] = \emFile:SPI0:BSPIM:dpMOSI_fifo_empty\[323]
Removing Rhs of wire \emFile:SPI0:BSPIM:tx_status_2\[324] = \emFile:SPI0:BSPIM:dpMOSI_fifo_not_full\[325]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_3\[326] = \emFile:SPI0:BSPIM:load_rx_data\[291]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_4\[328] = \emFile:SPI0:BSPIM:dpMISO_fifo_full\[329]
Removing Rhs of wire \emFile:SPI0:BSPIM:rx_status_5\[330] = \emFile:SPI0:BSPIM:dpMISO_fifo_not_empty\[331]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_6\[333] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:tx_status_5\[334] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_3\[335] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_2\[336] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_1\[337] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:rx_status_0\[338] = zero[5]
Removing Lhs of wire \emFile:SPI0:Net_273\[348] = zero[5]
Removing Lhs of wire \emFile:SPI0:Net_274\[389] = zero[5]
Removing Lhs of wire \emFile:tmpOE__mosi0_net_0\[391] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \emFile:tmpOE__miso0_net_0\[398] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \emFile:tmpOE__sclk0_net_0\[404] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \emFile:tmpOE__SPI0_CS_net_0\[410] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__SD_Card_Power_net_0[416] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__SD_Chip_Detect_net_0[422] = tmpOE__Power_VBAT1_net_0[4]
Removing Rhs of wire \ADC:Net_488\[444] = \ADC:Net_250\[479]
Removing Lhs of wire \ADC:Net_481\[446] = zero[5]
Removing Lhs of wire \ADC:Net_482\[447] = zero[5]
Removing Lhs of wire \ADC:Net_252\[481] = zero[5]
Removing Lhs of wire \ADC:soc\[483] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Battery_Voltage_Enable_net_0[487] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__AN_VBAT_net_0[493] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Debug_UART:Net_61\[500] = \Debug_UART:Net_9\[499]
Removing Lhs of wire Net_116[504] = zero[5]
Removing Lhs of wire \Debug_UART:BUART:tx_hd_send_break\[505] = zero[5]
Removing Lhs of wire \Debug_UART:BUART:FinalParityType_1\[507] = zero[5]
Removing Lhs of wire \Debug_UART:BUART:FinalParityType_0\[508] = zero[5]
Removing Lhs of wire \Debug_UART:BUART:tx_ctrl_mark\[512] = zero[5]
Removing Rhs of wire \Debug_UART:BUART:tx_bitclk_enable_pre\[523] = \Debug_UART:BUART:tx_bitclk_dp\[559]
Removing Lhs of wire \Debug_UART:BUART:tx_counter_tc\[569] = \Debug_UART:BUART:tx_counter_dp\[560]
Removing Lhs of wire \Debug_UART:BUART:tx_status_6\[570] = zero[5]
Removing Lhs of wire \Debug_UART:BUART:tx_status_5\[571] = zero[5]
Removing Lhs of wire \Debug_UART:BUART:tx_status_4\[572] = zero[5]
Removing Lhs of wire \Debug_UART:BUART:tx_status_1\[574] = \Debug_UART:BUART:tx_fifo_empty\[537]
Removing Lhs of wire \Debug_UART:BUART:tx_status_3\[576] = \Debug_UART:BUART:tx_fifo_notfull\[536]
Removing Lhs of wire tmpOE__Debug_TX_net_0[584] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Pin_Telit_ONOFF_net_0[590] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Pin_Telit_pwr_net_0[596] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Pin_Telit_SWRDY_net_0[602] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:Net_61\[609] = \UART_Telit:Net_9\[608]
Removing Lhs of wire Net_185[613] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:tx_hd_send_break\[614] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:HalfDuplexSend\[615] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:FinalParityType_1\[616] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:FinalParityType_0\[617] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:FinalAddrMode_2\[618] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:FinalAddrMode_1\[619] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:FinalAddrMode_0\[620] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:tx_ctrl_mark\[621] = zero[5]
Removing Rhs of wire Net_165[628] = \UART_Telit:BUART:rx_interrupt_out\[629]
Removing Rhs of wire \UART_Telit:BUART:tx_bitclk_enable_pre\[633] = \UART_Telit:BUART:tx_bitclk_dp\[669]
Removing Lhs of wire \UART_Telit:BUART:tx_counter_tc\[679] = \UART_Telit:BUART:tx_counter_dp\[670]
Removing Lhs of wire \UART_Telit:BUART:tx_status_6\[680] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:tx_status_5\[681] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:tx_status_4\[682] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:tx_status_1\[684] = \UART_Telit:BUART:tx_fifo_empty\[647]
Removing Lhs of wire \UART_Telit:BUART:tx_status_3\[686] = \UART_Telit:BUART:tx_fifo_notfull\[646]
Removing Lhs of wire \UART_Telit:BUART:rx_count7_bit8_wire\[746] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[754] = \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[765]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[756] = \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[766]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[757] = \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[782]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[758] = \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[796]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[759] = \UART_Telit:BUART:sRX:s23Poll:MODIN5_1\[760]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODIN5_1\[760] = \UART_Telit:BUART:pollcount_1\[752]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[761] = \UART_Telit:BUART:sRX:s23Poll:MODIN5_0\[762]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODIN5_0\[762] = \UART_Telit:BUART:pollcount_0\[755]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[768] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[769] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[770] = \UART_Telit:BUART:pollcount_1\[752]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODIN6_1\[771] = \UART_Telit:BUART:pollcount_1\[752]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[772] = \UART_Telit:BUART:pollcount_0\[755]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODIN6_0\[773] = \UART_Telit:BUART:pollcount_0\[755]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[774] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[775] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[776] = \UART_Telit:BUART:pollcount_1\[752]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[777] = \UART_Telit:BUART:pollcount_0\[755]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[778] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[779] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[784] = \UART_Telit:BUART:pollcount_1\[752]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODIN7_1\[785] = \UART_Telit:BUART:pollcount_1\[752]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[786] = \UART_Telit:BUART:pollcount_0\[755]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODIN7_0\[787] = \UART_Telit:BUART:pollcount_0\[755]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[788] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[789] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[790] = \UART_Telit:BUART:pollcount_1\[752]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[791] = \UART_Telit:BUART:pollcount_0\[755]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[792] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[793] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:rx_status_1\[800] = zero[5]
Removing Rhs of wire \UART_Telit:BUART:rx_status_2\[801] = \UART_Telit:BUART:rx_parity_error_status\[802]
Removing Rhs of wire \UART_Telit:BUART:rx_status_3\[803] = \UART_Telit:BUART:rx_stop_bit_error\[804]
Removing Lhs of wire \UART_Telit:BUART:sRX:cmp_vv_vv_MODGEN_9\[814] = \UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_0\[863]
Removing Lhs of wire \UART_Telit:BUART:sRX:cmp_vv_vv_MODGEN_10\[818] = \UART_Telit:BUART:sRX:MODULE_10:g1:a0:xneq\[885]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_6\[819] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_5\[820] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_4\[821] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_3\[822] = \UART_Telit:BUART:sRX:MODIN8_6\[823]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODIN8_6\[823] = \UART_Telit:BUART:rx_count_6\[741]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_2\[824] = \UART_Telit:BUART:sRX:MODIN8_5\[825]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODIN8_5\[825] = \UART_Telit:BUART:rx_count_5\[742]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_1\[826] = \UART_Telit:BUART:sRX:MODIN8_4\[827]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODIN8_4\[827] = \UART_Telit:BUART:rx_count_4\[743]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newa_0\[828] = \UART_Telit:BUART:sRX:MODIN8_3\[829]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODIN8_3\[829] = \UART_Telit:BUART:rx_count_3\[744]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_6\[830] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_5\[831] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_4\[832] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_3\[833] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_2\[834] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_1\[835] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:newb_0\[836] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_6\[837] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_5\[838] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_4\[839] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_3\[840] = \UART_Telit:BUART:rx_count_6\[741]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_2\[841] = \UART_Telit:BUART:rx_count_5\[742]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_1\[842] = \UART_Telit:BUART:rx_count_4\[743]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:dataa_0\[843] = \UART_Telit:BUART:rx_count_3\[744]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_6\[844] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_5\[845] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_4\[846] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_3\[847] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_2\[848] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_1\[849] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_9:g2:a0:datab_0\[850] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:newa_0\[865] = \UART_Telit:BUART:rx_postpoll\[700]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:newb_0\[866] = \UART_Telit:BUART:rx_parity_bit\[817]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:dataa_0\[867] = \UART_Telit:BUART:rx_postpoll\[700]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:datab_0\[868] = \UART_Telit:BUART:rx_parity_bit\[817]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[869] = \UART_Telit:BUART:rx_postpoll\[700]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[870] = \UART_Telit:BUART:rx_parity_bit\[817]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[872] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[873] = \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[871]
Removing Lhs of wire \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[874] = \UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[871]
Removing Lhs of wire tmpOE__Rx_Telit_net_0[896] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire tmpOE__Tx_Telit_net_0[901] = tmpOE__Power_VBAT1_net_0[4]
Removing Rhs of wire Net_180[902] = \telit_mux:tmp__telit_mux_reg\[935]
Removing Lhs of wire \Telit_ControlReg:clk\[908] = zero[5]
Removing Lhs of wire \Telit_ControlReg:rst\[909] = zero[5]
Removing Rhs of wire Net_225[910] = \Telit_ControlReg:control_out_0\[911]
Removing Rhs of wire Net_225[910] = \Telit_ControlReg:control_0\[934]
Removing Lhs of wire Net_222[936] = zero[5]
Removing Lhs of wire tmpOE__AN_PRTRANS_net_0[939] = tmpOE__Power_VBAT1_net_0[4]
Removing Lhs of wire \Level_Sensor_UART:BUART:reset_reg\\D\[944] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_bitclk\\D\[950] = \Level_Sensor_UART:BUART:rx_bitclk_pre\[115]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_parity_error_pre\\D\[959] = \Level_Sensor_UART:BUART:rx_parity_error_pre\[192]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_break_status\\D\[960] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:so_send_reg\\D\[964] = zero[5]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_reg\\D\[971] = \emFile:SPI0:BSPIM:mosi_pre_reg\[315]
Removing Lhs of wire \emFile:SPI0:BSPIM:dpcounter_one_reg\\D\[973] = \emFile:SPI0:BSPIM:load_rx_data\[291]
Removing Lhs of wire \emFile:SPI0:BSPIM:mosi_from_dp_reg\\D\[974] = \emFile:SPI0:BSPIM:mosi_from_dp\[305]
Removing Lhs of wire \Debug_UART:BUART:reset_reg\\D\[978] = zero[5]
Removing Lhs of wire Net_251D[983] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:reset_reg\\D\[988] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:rx_bitclk\\D\[1003] = \UART_Telit:BUART:rx_bitclk_pre\[735]
Removing Lhs of wire \UART_Telit:BUART:rx_parity_error_pre\\D\[1012] = \UART_Telit:BUART:rx_parity_error_pre\[812]
Removing Lhs of wire \UART_Telit:BUART:rx_break_status\\D\[1013] = zero[5]

------------------------------------------------------
Aliased 0 equations, 263 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Power_VBAT1_net_0' (cost = 0):
tmpOE__Power_VBAT1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:rx_addressmatch\' (cost = 0):
\Level_Sensor_UART:BUART:rx_addressmatch\ <= (\Level_Sensor_UART:BUART:rx_addressmatch2\
	OR \Level_Sensor_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:rx_bitclk_pre\' (cost = 1):
\Level_Sensor_UART:BUART:rx_bitclk_pre\ <= ((not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not \Level_Sensor_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\Level_Sensor_UART:BUART:rx_bitclk_pre16x\ <= ((not \Level_Sensor_UART:BUART:rx_count_2\ and \Level_Sensor_UART:BUART:rx_count_1\ and \Level_Sensor_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:rx_poll_bit1\' (cost = 1):
\Level_Sensor_UART:BUART:rx_poll_bit1\ <= ((not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and \Level_Sensor_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:rx_poll_bit2\' (cost = 1):
\Level_Sensor_UART:BUART:rx_poll_bit2\ <= ((not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\ and not \Level_Sensor_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:pollingrange\' (cost = 4):
\Level_Sensor_UART:BUART:pollingrange\ <= ((not \Level_Sensor_UART:BUART:rx_count_2\ and not \Level_Sensor_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Level_Sensor_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\emFile:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile:SPI0:BSPIM:load_rx_data\ <= ((not \emFile:SPI0:BSPIM:count_4\ and not \emFile:SPI0:BSPIM:count_3\ and not \emFile:SPI0:BSPIM:count_2\ and not \emFile:SPI0:BSPIM:count_1\ and \emFile:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_223' (cost = 0):
Net_223 <= (not \UART_Telit:BUART:txn\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:rx_addressmatch\' (cost = 0):
\UART_Telit:BUART:rx_addressmatch\ <= (\UART_Telit:BUART:rx_addressmatch2\
	OR \UART_Telit:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Telit:BUART:rx_bitclk_pre\ <= ((not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not \UART_Telit:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Telit:BUART:rx_bitclk_pre16x\ <= ((not \UART_Telit:BUART:rx_count_2\ and \UART_Telit:BUART:rx_count_1\ and \UART_Telit:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:rx_poll_bit1\' (cost = 1):
\UART_Telit:BUART:rx_poll_bit1\ <= ((not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and \UART_Telit:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:rx_poll_bit2\' (cost = 1):
\UART_Telit:BUART:rx_poll_bit2\ <= ((not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\ and not \UART_Telit:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:pollingrange\' (cost = 4):
\UART_Telit:BUART:pollingrange\ <= ((not \UART_Telit:BUART:rx_count_2\ and not \UART_Telit:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Telit:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_Telit:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_Telit:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_Telit:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_Telit:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_Telit:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_4\)
	OR (not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_Telit:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_Telit:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_4\)
	OR (not \UART_Telit:BUART:rx_count_6\ and not \UART_Telit:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Level_Sensor_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_Telit:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_Telit:BUART:pollcount_1\ and not \UART_Telit:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_Telit:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_Telit:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_Telit:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_Telit:BUART:pollcount_0\ and \UART_Telit:BUART:pollcount_1\)
	OR (not \UART_Telit:BUART:pollcount_1\ and \UART_Telit:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:rx_postpoll\' (cost = 72):
\Level_Sensor_UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_27 and MODIN1_0));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_27 and not MODIN1_1 and not \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (Net_27 and MODIN1_0 and \Level_Sensor_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_27 and not MODIN1_1 and not \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (Net_27 and MODIN1_0 and \Level_Sensor_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:rx_postpoll\' (cost = 72):
\UART_Telit:BUART:rx_postpoll\ <= (\UART_Telit:BUART:pollcount_1\
	OR (Net_177 and \UART_Telit:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Telit:BUART:pollcount_1\ and not Net_177 and not \UART_Telit:BUART:rx_parity_bit\)
	OR (not \UART_Telit:BUART:pollcount_1\ and not \UART_Telit:BUART:pollcount_0\ and not \UART_Telit:BUART:rx_parity_bit\)
	OR (\UART_Telit:BUART:pollcount_1\ and \UART_Telit:BUART:rx_parity_bit\)
	OR (Net_177 and \UART_Telit:BUART:pollcount_0\ and \UART_Telit:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Telit:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Telit:BUART:pollcount_1\ and not Net_177 and not \UART_Telit:BUART:rx_parity_bit\)
	OR (not \UART_Telit:BUART:pollcount_1\ and not \UART_Telit:BUART:pollcount_0\ and not \UART_Telit:BUART:rx_parity_bit\)
	OR (\UART_Telit:BUART:pollcount_1\ and \UART_Telit:BUART:rx_parity_bit\)
	OR (Net_177 and \UART_Telit:BUART:pollcount_0\ and \UART_Telit:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 66 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Level_Sensor_UART:BUART:rx_status_0\ to zero
Aliasing \Level_Sensor_UART:BUART:rx_status_6\ to zero
Aliasing \UART_Telit:BUART:rx_status_0\ to zero
Aliasing \UART_Telit:BUART:rx_status_6\ to zero
Aliasing \Level_Sensor_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \Level_Sensor_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Level_Sensor_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Telit:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Telit:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Telit:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Level_Sensor_UART:BUART:rx_bitclk_enable\[79] = \Level_Sensor_UART:BUART:rx_bitclk\[127]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_status_0\[178] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_status_6\[187] = zero[5]
Removing Rhs of wire \UART_Telit:BUART:rx_bitclk_enable\[699] = \UART_Telit:BUART:rx_bitclk\[747]
Removing Lhs of wire \UART_Telit:BUART:rx_status_0\[798] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:rx_status_6\[807] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_markspace_status\\D\[954] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_parity_error_status\\D\[955] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_addr_match_status\\D\[957] = zero[5]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_markspace_pre\\D\[958] = \Level_Sensor_UART:BUART:rx_markspace_pre\[191]
Removing Lhs of wire \Level_Sensor_UART:BUART:rx_parity_bit\\D\[963] = \Level_Sensor_UART:BUART:rx_parity_bit\[197]
Removing Lhs of wire \Debug_UART:BUART:tx_ctrl_mark_last\\D\[985] = \Debug_UART:BUART:tx_ctrl_mark_last\[580]
Removing Lhs of wire \UART_Telit:BUART:tx_ctrl_mark_last\\D\[995] = \UART_Telit:BUART:tx_ctrl_mark_last\[690]
Removing Lhs of wire \UART_Telit:BUART:rx_markspace_status\\D\[1007] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:rx_parity_error_status\\D\[1008] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:rx_addr_match_status\\D\[1010] = zero[5]
Removing Lhs of wire \UART_Telit:BUART:rx_markspace_pre\\D\[1011] = \UART_Telit:BUART:rx_markspace_pre\[811]
Removing Lhs of wire \UART_Telit:BUART:rx_parity_bit\\D\[1016] = \UART_Telit:BUART:rx_parity_bit\[817]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Level_Sensor_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Level_Sensor_UART:BUART:rx_parity_bit\ and Net_27 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (not Net_27 and not MODIN1_1 and \Level_Sensor_UART:BUART:rx_parity_bit\)
	OR (not \Level_Sensor_UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_Telit:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_Telit:BUART:rx_parity_bit\ and Net_177 and \UART_Telit:BUART:pollcount_0\)
	OR (not \UART_Telit:BUART:pollcount_1\ and not \UART_Telit:BUART:pollcount_0\ and \UART_Telit:BUART:rx_parity_bit\)
	OR (not \UART_Telit:BUART:pollcount_1\ and not Net_177 and \UART_Telit:BUART:rx_parity_bit\)
	OR (not \UART_Telit:BUART:rx_parity_bit\ and \UART_Telit:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj" -dcpsoc3 notoriOS.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.471ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 27 May 2021 17:55:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Github repo\notoriOS\notoriOS.cydsn\notoriOS.cyprj -d CY8C5888LTI-LP097 notoriOS.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Level_Sensor_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Level_Sensor_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Level_Sensor_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Level_Sensor_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Level_Sensor_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \emFile:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \Debug_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_251 from registered to combinatorial
    Converted constant MacroCell: \UART_Telit:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Telit:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Telit:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Telit:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Telit:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_Clock_1'. Fanout=1, Signal=\emFile:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 2: Automatic-assigning  clock 'Debug_UART_IntClock'. Fanout=1, Signal=\Debug_UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_Telit_IntClock'. Fanout=1, Signal=\UART_Telit:Net_9\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 4: Automatic-assigning  clock 'Clock_IMO'. Fanout=1, Signal=Net_37
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Level_Sensor_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_IMO was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_IMO, EnableOut: Constant 1
    UDB Clk/Enable \emFile:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debug_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Debug_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debug_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Telit:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Telit_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Telit_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Telit:BUART:rx_parity_bit\, Duplicate of \UART_Telit:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Telit:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Telit:BUART:rx_address_detected\, Duplicate of \UART_Telit:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Telit:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Telit:BUART:rx_parity_error_pre\, Duplicate of \UART_Telit:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Telit:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Telit:BUART:rx_markspace_pre\, Duplicate of \UART_Telit:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Telit:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Telit:BUART:rx_state_1\, Duplicate of \UART_Telit:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Telit:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Telit:BUART:tx_parity_bit\, Duplicate of \UART_Telit:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Telit:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Telit:BUART:tx_mark\, Duplicate of \UART_Telit:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Telit:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:tx_mark\ (fanout=0)

    Removing \Debug_UART:BUART:tx_parity_bit\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \Debug_UART:BUART:tx_mark\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:tx_mark\ (fanout=0)

    Removing \Level_Sensor_UART:BUART:rx_parity_bit\, Duplicate of \Level_Sensor_UART:BUART:rx_state_1\ 
    MacroCell: Name=\Level_Sensor_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Level_Sensor_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \Level_Sensor_UART:BUART:rx_address_detected\, Duplicate of \Level_Sensor_UART:BUART:rx_state_1\ 
    MacroCell: Name=\Level_Sensor_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Level_Sensor_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \Level_Sensor_UART:BUART:rx_parity_error_pre\, Duplicate of \Level_Sensor_UART:BUART:rx_state_1\ 
    MacroCell: Name=\Level_Sensor_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Level_Sensor_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Level_Sensor_UART:BUART:rx_markspace_pre\, Duplicate of \Level_Sensor_UART:BUART:rx_state_1\ 
    MacroCell: Name=\Level_Sensor_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Level_Sensor_UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Power_VBAT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Power_VBAT1(0)__PA ,
            pad => Power_VBAT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Power_VBAT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Power_VBAT2(0)__PA ,
            pad => Power_VBAT2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Power_VDD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Power_VDD1(0)__PA ,
            pad => Power_VDD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Power_VDD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Power_VDD2(0)__PA ,
            pad => Power_VDD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pressure_Voltage_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pressure_Voltage_Enable(0)__PA ,
            pad => Pressure_Voltage_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AN_VSOL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AN_VSOL(0)__PA ,
            analog_term => Net_302 ,
            pad => AN_VSOL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Level_Sensor_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Level_Sensor_RX(0)__PA ,
            fb => Net_27 ,
            pad => Level_Sensor_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Level_Sensor_Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Level_Sensor_Power(0)__PA ,
            pad => Level_Sensor_Power(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \emFile:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:mosi0(0)\__PA ,
            pin_input => \emFile:Net_10\ ,
            pad => \emFile:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:miso0(0)\__PA ,
            fb => \emFile:Net_16\ ,
            pad => \emFile:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:sclk0(0)\__PA ,
            pin_input => \emFile:Net_22\ ,
            pad => \emFile:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile:SPI0_CS(0)\__PA ,
            pad => \emFile:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SD_Card_Power(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_Card_Power(0)__PA ,
            pad => SD_Card_Power(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_Chip_Detect(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_Chip_Detect(0)__PA ,
            pad => SD_Chip_Detect(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Battery_Voltage_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_Voltage_Enable(0)__PA ,
            pad => Battery_Voltage_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AN_VBAT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AN_VBAT(0)__PA ,
            analog_term => Net_301 ,
            pad => AN_VBAT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug_TX(0)__PA ,
            pin_input => Net_112 ,
            pad => Debug_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Telit_ONOFF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Telit_ONOFF(0)__PA ,
            pad => Pin_Telit_ONOFF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Telit_pwr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Telit_pwr(0)__PA ,
            pad => Pin_Telit_pwr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Telit_SWRDY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Telit_SWRDY(0)__PA ,
            pad => Pin_Telit_SWRDY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_Telit(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_Telit(0)__PA ,
            fb => Net_177 ,
            pad => Rx_Telit(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Telit(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Telit(0)__PA ,
            pin_input => Net_180 ,
            pad => Tx_Telit(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AN_PRTRANS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AN_PRTRANS(0)__PA ,
            analog_term => Net_303 ,
            pad => AN_PRTRANS(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\
        );
        Output = \Level_Sensor_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_27 * MODIN1_0
            + MODIN1_1
        );
        Output = \Level_Sensor_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Level_Sensor_UART:BUART:rx_load_fifo\ * 
              \Level_Sensor_UART:BUART:rx_fifofull\
        );
        Output = \Level_Sensor_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Level_Sensor_UART:BUART:rx_fifonotempty\ * 
              \Level_Sensor_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Level_Sensor_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_112, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:txn\
        );
        Output = Net_112 (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_fifo_notfull\
        );
        Output = \Debug_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\
            + !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_state_2\
        );
        Output = \UART_Telit:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_fifo_empty\ * 
              \UART_Telit:BUART:tx_state_2\
        );
        Output = \UART_Telit:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:tx_fifo_notfull\
        );
        Output = \UART_Telit:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\
        );
        Output = \UART_Telit:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Telit:BUART:pollcount_1\
            + Net_177 * \UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Telit:BUART:rx_load_fifo\ * 
              \UART_Telit:BUART:rx_fifofull\
        );
        Output = \UART_Telit:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Telit:BUART:rx_fifonotempty\ * 
              \UART_Telit:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Telit:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_180, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:txn\ * Net_225
        );
        Output = Net_180 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Level_Sensor_UART:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !Net_27 * !MODIN1_1
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_2\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !Net_27 * 
              \Level_Sensor_UART:BUART:rx_last\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * 
              !\Level_Sensor_UART:BUART:rx_count_0\
        );
        Output = \Level_Sensor_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\
        );
        Output = \Level_Sensor_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * !Net_27 * MODIN1_1
            + !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * Net_27 * !MODIN1_1 * 
              MODIN1_0
            + !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * !Net_27 * MODIN1_0
            + !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * Net_27 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !Net_27 * !MODIN1_1
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \Level_Sensor_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Level_Sensor_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = \Level_Sensor_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)

    MacroCell: Name=\Debug_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_1\ * 
              !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\ * 
              !\Debug_UART:BUART:tx_counter_dp\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\Debug_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Debug_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              !\Debug_UART:BUART:tx_fifo_empty\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_fifo_empty\ * 
              !\Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Debug_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Debug_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \Debug_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Telit:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Telit:BUART:txn\ * \UART_Telit:BUART:tx_state_1\ * 
              !\UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:txn\ * \UART_Telit:BUART:tx_state_2\
            + !\UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_shift_out\ * 
              !\UART_Telit:BUART:tx_state_2\
            + !\UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_state_2\ * !\UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_shift_out\ * 
              !\UART_Telit:BUART:tx_state_2\ * 
              !\UART_Telit:BUART:tx_counter_dp\ * 
              \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Telit:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_counter_dp\ * \UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:tx_state_0\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Telit:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Telit:BUART:tx_fifo_empty\
            + !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_fifo_empty\ * 
              !\UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_fifo_empty\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_0\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Telit:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_state_2\ * \UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_counter_dp\ * \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Telit:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_state_2\
            + !\UART_Telit:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Telit:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Telit:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Telit:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              !\UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * !Net_177
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              !\UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * 
              !\UART_Telit:BUART:pollcount_0\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Telit:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * !\UART_Telit:BUART:rx_state_2\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Telit:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Telit:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_2\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !Net_177 * 
              \UART_Telit:BUART:rx_last\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Telit:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              !\UART_Telit:BUART:rx_count_0\
        );
        Output = \UART_Telit:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Telit:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * \UART_Telit:BUART:rx_state_3\ * 
              \UART_Telit:BUART:rx_state_2\
        );
        Output = \UART_Telit:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              !\UART_Telit:BUART:pollcount_1\ * Net_177 * 
              \UART_Telit:BUART:pollcount_0\
            + !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              \UART_Telit:BUART:pollcount_1\ * !Net_177
            + !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              \UART_Telit:BUART:pollcount_1\ * 
              !\UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Telit:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              !Net_177 * \UART_Telit:BUART:pollcount_0\
            + !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              Net_177 * !\UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * !Net_177
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * 
              !\UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Telit:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_177
        );
        Output = \UART_Telit:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Level_Sensor_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_37 ,
            cs_addr_2 => \Level_Sensor_UART:BUART:rx_state_1\ ,
            cs_addr_1 => \Level_Sensor_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \Level_Sensor_UART:BUART:rx_bitclk_enable\ ,
            route_si => \Level_Sensor_UART:BUART:rx_postpoll\ ,
            f0_load => \Level_Sensor_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Level_Sensor_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Level_Sensor_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
            route_si => \emFile:Net_16\ ,
            f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Debug_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            cs_addr_2 => \Debug_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \Debug_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Debug_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Debug_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Debug_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            cs_addr_0 => \Debug_UART:BUART:counter_load_not\ ,
            ce0_reg => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Debug_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Telit:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Telit:Net_9\ ,
            cs_addr_2 => \UART_Telit:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Telit:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Telit:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Telit:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Telit:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Telit:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Telit:Net_9\ ,
            cs_addr_0 => \UART_Telit:BUART:counter_load_not\ ,
            ce0_reg => \UART_Telit:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Telit:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Telit:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Telit:Net_9\ ,
            cs_addr_2 => \UART_Telit:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Telit:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Telit:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Telit:BUART:rx_postpoll\ ,
            f0_load => \UART_Telit:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Telit:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Telit:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Level_Sensor_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_37 ,
            status_5 => \Level_Sensor_UART:BUART:rx_status_5\ ,
            status_4 => \Level_Sensor_UART:BUART:rx_status_4\ ,
            status_3 => \Level_Sensor_UART:BUART:rx_status_3\ ,
            interrupt => Net_29 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Debug_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            status_3 => \Debug_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \Debug_UART:BUART:tx_status_2\ ,
            status_1 => \Debug_UART:BUART:tx_fifo_empty\ ,
            status_0 => \Debug_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Telit:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Telit:Net_9\ ,
            status_3 => \UART_Telit:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Telit:BUART:tx_status_2\ ,
            status_1 => \UART_Telit:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Telit:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Telit:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Telit:Net_9\ ,
            status_5 => \UART_Telit:BUART:rx_status_5\ ,
            status_4 => \UART_Telit:BUART:rx_status_4\ ,
            status_3 => \UART_Telit:BUART:rx_status_3\ ,
            interrupt => Net_165 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Telit_ControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Telit_ControlReg:control_7\ ,
            control_6 => \Telit_ControlReg:control_6\ ,
            control_5 => \Telit_ControlReg:control_5\ ,
            control_4 => \Telit_ControlReg:control_4\ ,
            control_3 => \Telit_ControlReg:control_3\ ,
            control_2 => \Telit_ControlReg:control_2\ ,
            control_1 => \Telit_ControlReg:control_1\ ,
            control_0 => Net_225 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Level_Sensor_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_37 ,
            load => \Level_Sensor_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Level_Sensor_UART:BUART:rx_count_2\ ,
            count_1 => \Level_Sensor_UART:BUART:rx_count_1\ ,
            count_0 => \Level_Sensor_UART:BUART:rx_count_0\ ,
            tc => \Level_Sensor_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile:Net_19\ ,
            enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile:SPI0:BSPIM:count_0\ ,
            tc => \emFile:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Telit:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Telit:Net_9\ ,
            load => \UART_Telit:BUART:rx_counter_load\ ,
            count_6 => \UART_Telit:BUART:rx_count_6\ ,
            count_5 => \UART_Telit:BUART:rx_count_5\ ,
            count_4 => \UART_Telit:BUART:rx_count_4\ ,
            count_3 => \UART_Telit:BUART:rx_count_3\ ,
            count_2 => \UART_Telit:BUART:rx_count_2\ ,
            count_1 => \UART_Telit:BUART:rx_count_1\ ,
            count_0 => \UART_Telit:BUART:rx_count_0\ ,
            tc => \UART_Telit:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_SleepTimer
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Level_Sensor_ISR
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_100 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_telit_rx
        PORT MAP (
            interrupt => Net_165 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   26 :   22 :   48 : 54.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   67 :  125 :  192 : 34.90 %
  Unique P-terms              :  135 :  249 :  384 : 35.16 %
  Total P-terms               :  159 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.184ms
Tech Mapping phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : AN_PRTRANS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : AN_VBAT(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : AN_VSOL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Battery_Voltage_Enable(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Debug_TX(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Level_Sensor_Power(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Level_Sensor_RX(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Pin_Telit_ONOFF(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_Telit_SWRDY(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_Telit_pwr(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Power_VBAT1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Power_VBAT2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Power_VDD1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Power_VDD2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pressure_Voltage_Enable(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Rx_Telit(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SD_Card_Power(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SD_Chip_Detect(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Tx_Telit(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \emFile:SPI0_CS(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \emFile:miso0(0)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \emFile:mosi0(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \emFile:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Comparator[1]@[FFB(Comparator,1)] : autoVrefComparator_0
Vref[10]@[FFB(Vref,10)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 54% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 71% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(3)][IoId=(2)] : AN_PRTRANS(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : AN_VBAT(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : AN_VSOL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Battery_Voltage_Enable(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Debug_TX(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Level_Sensor_Power(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Level_Sensor_RX(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Pin_Telit_ONOFF(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_Telit_SWRDY(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_Telit_pwr(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Power_VBAT1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Power_VBAT2(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Power_VDD1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Power_VDD2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pressure_Voltage_Enable(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Rx_Telit(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SD_Card_Power(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SD_Chip_Detect(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Tx_Telit(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \emFile:SPI0_CS(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \emFile:miso0(0)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \emFile:mosi0(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \emFile:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Comparator[0]@[FFB(Comparator,0)] : autoVrefComparator_0
Vref[10]@[FFB(Vref,10)] : vRef_1

Analog Placement phase: Elapsed time ==> 2s.760ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Info: apr.M0060: Comparator 'Comparator[0]@[FFB(Comparator,0)]' is powered up by analog subsystem to support an auto-enabled vref. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_97 {
    dsm_0_vplus
  }
  Net: Net_300 {
    common_vref_1024
    comp_02_vref_1024
    comp_0_vminus_x_comp_02_vref_1024
    comp_0_vminus
  }
  Net: Net_301 {
    p0_0
  }
  Net: Net_302 {
    p0_5
  }
  Net: Net_303 {
    p3_2
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMux {
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_2
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_5
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    agl6_x_comp_0_vminus
    p3_2
    p0_5
    p0_0
    comp_0_vminus
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  common_vref_1024                                 -> Net_300
  comp_02_vref_1024                                -> Net_300
  comp_0_vminus_x_comp_02_vref_1024                -> Net_300
  comp_0_vminus                                    -> Net_300
  dsm_0_vplus                                      -> Net_97
  p0_0                                             -> Net_301
  p0_5                                             -> Net_302
  p3_2                                             -> Net_303
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl6                                             -> AmuxNet::AMux
  agl6_x_agr6                                      -> AmuxNet::AMux
  agr6                                             -> AmuxNet::AMux
  agr6_x_p3_2                                      -> AmuxNet::AMux
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl5                                             -> AmuxNet::AMux
  agl5_x_p0_5                                      -> AmuxNet::AMux
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl4                                             -> AmuxNet::AMux
  agl4_x_p0_0                                      -> AmuxNet::AMux
  agl6_x_comp_0_vminus                             -> AmuxNet::AMux
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMux {
     Mouth: Net_97
     Guts:  AmuxNet::AMux
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_300
      Outer: agl6_x_comp_0_vminus
      Inner: agl6_x_dsm_0_vplus
      Path {
        comp_0_vminus
        agl6_x_comp_0_vminus
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_301
      Outer: agl4_x_p0_0
      Inner: agl4_x_dsm_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_302
      Outer: agl5_x_p0_5
      Inner: agl5_x_dsm_0_vplus
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_303
      Outer: agr6_x_p3_2
      Inner: agl6_x_dsm_0_vplus
      Path {
        p3_2
        agr6_x_p3_2
        agr6
        agl6_x_agr6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.46
                   Pterms :            6.13
               Macrocells :            2.79
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         13 :      12.15 :       5.15
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              !\UART_Telit:BUART:pollcount_1\ * Net_177 * 
              \UART_Telit:BUART:pollcount_0\
            + !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              \UART_Telit:BUART:pollcount_1\ * !Net_177
            + !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              \UART_Telit:BUART:pollcount_1\ * 
              !\UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Telit:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Telit:BUART:pollcount_1\
            + Net_177 * \UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Telit:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              !Net_177 * \UART_Telit:BUART:pollcount_0\
            + !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              Net_177 * !\UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Telit:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_177
        );
        Output = \UART_Telit:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Telit:BUART:txn\ * \UART_Telit:BUART:tx_state_1\ * 
              !\UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:txn\ * \UART_Telit:BUART:tx_state_2\
            + !\UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_shift_out\ * 
              !\UART_Telit:BUART:tx_state_2\
            + !\UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_state_2\ * !\UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_shift_out\ * 
              !\UART_Telit:BUART:tx_state_2\ * 
              !\UART_Telit:BUART:tx_counter_dp\ * 
              \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Telit:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_counter_dp\ * \UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:tx_state_0\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:rx_count_2\ * !\UART_Telit:BUART:rx_count_1\ * 
              !\UART_Telit:BUART:rx_count_0\
        );
        Output = \UART_Telit:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_2\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !Net_177 * 
              \UART_Telit:BUART:rx_last\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Telit:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * !\UART_Telit:BUART:rx_state_2\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Telit:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\
        );
        Output = \UART_Telit:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Telit:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Telit:Net_9\ ,
        cs_addr_0 => \UART_Telit:BUART:counter_load_not\ ,
        ce0_reg => \UART_Telit:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Telit:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_Telit:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Telit:Net_9\ ,
        load => \UART_Telit:BUART:rx_counter_load\ ,
        count_6 => \UART_Telit:BUART:rx_count_6\ ,
        count_5 => \UART_Telit:BUART:rx_count_5\ ,
        count_4 => \UART_Telit:BUART:rx_count_4\ ,
        count_3 => \UART_Telit:BUART:rx_count_3\ ,
        count_2 => \UART_Telit:BUART:rx_count_2\ ,
        count_1 => \UART_Telit:BUART:rx_count_1\ ,
        count_0 => \UART_Telit:BUART:rx_count_0\ ,
        tc => \UART_Telit:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_state_2\
            + !\UART_Telit:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Telit:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Telit:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_fifo_empty\ * 
              \UART_Telit:BUART:tx_state_2\
        );
        Output = \UART_Telit:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Telit:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\
            + !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_state_2\
        );
        Output = \UART_Telit:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Telit:BUART:tx_fifo_empty\
            + !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_fifo_empty\ * 
              !\UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_fifo_empty\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_0\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Telit:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              \UART_Telit:BUART:tx_bitclk_enable_pre\ * 
              \UART_Telit:BUART:tx_state_2\
            + \UART_Telit:BUART:tx_state_1\ * \UART_Telit:BUART:tx_state_0\ * 
              !\UART_Telit:BUART:tx_state_2\ * \UART_Telit:BUART:tx_bitclk\
            + \UART_Telit:BUART:tx_state_1\ * !\UART_Telit:BUART:tx_state_2\ * 
              \UART_Telit:BUART:tx_counter_dp\ * \UART_Telit:BUART:tx_bitclk\
        );
        Output = \UART_Telit:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Telit:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Telit:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

controlcell: Name =\Telit_ControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Telit_ControlReg:control_7\ ,
        control_6 => \Telit_ControlReg:control_6\ ,
        control_5 => \Telit_ControlReg:control_5\ ,
        control_4 => \Telit_ControlReg:control_4\ ,
        control_3 => \Telit_ControlReg:control_3\ ,
        control_2 => \Telit_ControlReg:control_2\ ,
        control_1 => \Telit_ControlReg:control_1\ ,
        control_0 => Net_225 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_1\ * 
              !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\ * 
              !\Debug_UART:BUART:tx_counter_dp\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_112, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:txn\
        );
        Output = Net_112 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:tx_fifo_notfull\
        );
        Output = \UART_Telit:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Telit:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Telit:Net_9\ ,
        cs_addr_2 => \UART_Telit:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Telit:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Telit:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Telit:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Telit:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Telit:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Telit:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Telit:Net_9\ ,
        status_3 => \UART_Telit:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Telit:BUART:tx_status_2\ ,
        status_1 => \UART_Telit:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Telit:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_4\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_3\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_2\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile:SPI0:BSPIM:count_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile:SPI0:BSPIM:count_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        cs_addr_0 => \Debug_UART:BUART:counter_load_not\ ,
        ce0_reg => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Debug_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * 
              \emFile:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_from_dp\
            + !\emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * \emFile:SPI0:BSPIM:cnt_enable\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\emFile:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        enable => \emFile:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile:SPI0:BSPIM:count_0\ ,
        tc => \emFile:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * \UART_Telit:BUART:rx_state_3\ * 
              \UART_Telit:BUART:rx_state_2\
        );
        Output = \UART_Telit:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Telit:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Telit:BUART:rx_load_fifo\ * 
              \UART_Telit:BUART:rx_fifofull\
        );
        Output = \UART_Telit:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_180, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Telit:BUART:txn\ * Net_225
        );
        Output = Net_180 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_2\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !Net_27 * 
              \Level_Sensor_UART:BUART:rx_last\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Telit:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Telit:Net_9\ ,
        cs_addr_2 => \UART_Telit:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Telit:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Telit:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Telit:BUART:rx_postpoll\ ,
        f0_load => \UART_Telit:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Telit:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Telit:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Telit:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Telit:Net_9\ ,
        status_5 => \UART_Telit:BUART:rx_status_5\ ,
        status_4 => \UART_Telit:BUART:rx_status_4\ ,
        status_3 => \UART_Telit:BUART:rx_status_3\ ,
        interrupt => Net_165 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !Net_27 * !MODIN1_1
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              \Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Level_Sensor_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !Net_27 * !MODIN1_1
            + !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_bitclk_enable\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \Level_Sensor_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              \Level_Sensor_UART:BUART:rx_state_3\ * 
              \Level_Sensor_UART:BUART:rx_state_2\
        );
        Output = \Level_Sensor_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Level_Sensor_UART:BUART:rx_fifonotempty\ * 
              \Level_Sensor_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Level_Sensor_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Level_Sensor_UART:BUART:rx_state_1\ * 
              !\Level_Sensor_UART:BUART:rx_state_0\ * 
              !\Level_Sensor_UART:BUART:rx_state_3\ * 
              !\Level_Sensor_UART:BUART:rx_state_2\
        );
        Output = \Level_Sensor_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Level_Sensor_UART:BUART:rx_load_fifo\ * 
              \Level_Sensor_UART:BUART:rx_fifofull\
        );
        Output = \Level_Sensor_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Level_Sensor_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_37 ,
        status_5 => \Level_Sensor_UART:BUART:rx_status_5\ ,
        status_4 => \Level_Sensor_UART:BUART:rx_status_4\ ,
        status_3 => \Level_Sensor_UART:BUART:rx_status_3\ ,
        interrupt => Net_29 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * !Net_27 * MODIN1_0
            + !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * Net_27 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_27 * MODIN1_0
            + MODIN1_1
        );
        Output = \Level_Sensor_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * 
              !\Level_Sensor_UART:BUART:rx_count_0\
        );
        Output = \Level_Sensor_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * !Net_27 * MODIN1_1
            + !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * Net_27 * !MODIN1_1 * 
              MODIN1_0
            + !\Level_Sensor_UART:BUART:rx_count_2\ * 
              !\Level_Sensor_UART:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Telit:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              !\UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * !Net_177
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              !\UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * 
              !\UART_Telit:BUART:pollcount_0\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Telit:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_5\
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              \UART_Telit:BUART:rx_state_0\ * !\UART_Telit:BUART:rx_state_3\ * 
              !\UART_Telit:BUART:rx_state_2\ * !\UART_Telit:BUART:rx_count_6\ * 
              !\UART_Telit:BUART:rx_count_4\
        );
        Output = \UART_Telit:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Telit:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Telit:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * !Net_177
            + !\UART_Telit:BUART:tx_ctrl_mark_last\ * 
              !\UART_Telit:BUART:rx_state_0\ * 
              \UART_Telit:BUART:rx_bitclk_enable\ * 
              \UART_Telit:BUART:rx_state_3\ * \UART_Telit:BUART:rx_state_2\ * 
              !\UART_Telit:BUART:pollcount_1\ * 
              !\UART_Telit:BUART:pollcount_0\
        );
        Output = \UART_Telit:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Level_Sensor_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_37 ,
        cs_addr_2 => \Level_Sensor_UART:BUART:rx_state_1\ ,
        cs_addr_1 => \Level_Sensor_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \Level_Sensor_UART:BUART:rx_bitclk_enable\ ,
        route_si => \Level_Sensor_UART:BUART:rx_postpoll\ ,
        f0_load => \Level_Sensor_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Level_Sensor_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Level_Sensor_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Level_Sensor_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_37 ,
        load => \Level_Sensor_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Level_Sensor_UART:BUART:rx_count_2\ ,
        count_1 => \Level_Sensor_UART:BUART:rx_count_1\ ,
        count_0 => \Level_Sensor_UART:BUART:rx_count_0\ ,
        tc => \Level_Sensor_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              !\Debug_UART:BUART:tx_fifo_empty\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_fifo_empty\ * 
              !\Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \Debug_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Telit:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Telit:BUART:rx_fifonotempty\ * 
              \UART_Telit:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Telit:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_fifo_notfull\
        );
        Output = \Debug_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:Net_10\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile:SPI0:BSPIM:state_0\ * !\emFile:Net_1\ * 
              \emFile:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_27
        );
        Output = \Level_Sensor_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Level_Sensor_UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_37) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Level_Sensor_UART:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Debug_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        cs_addr_2 => \Debug_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \Debug_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Debug_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Debug_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Debug_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Debug_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        status_3 => \Debug_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \Debug_UART:BUART:tx_status_2\ ,
        status_1 => \Debug_UART:BUART:tx_fifo_empty\ ,
        status_0 => \Debug_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:tx_status_1\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * \emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:ld_ident\
            + \emFile:SPI0:BSPIM:state_1\ * \emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              \emFile:SPI0:BSPIM:count_2\ * \emFile:SPI0:BSPIM:count_1\ * 
              !\emFile:SPI0:BSPIM:count_0\ * !\emFile:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * 
              !\emFile:SPI0:BSPIM:mosi_pre_reg\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:mosi_from_dp\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\
        );
        Output = \emFile:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:count_4\ * !\emFile:SPI0:BSPIM:count_3\ * 
              !\emFile:SPI0:BSPIM:count_2\ * !\emFile:SPI0:BSPIM:count_1\ * 
              \emFile:SPI0:BSPIM:count_0\ * \emFile:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\emFile:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_6 => \emFile:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile:Net_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\ * 
              !\emFile:Net_1\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:Net_1\
        );
        Output = \emFile:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:Net_22\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:Net_22\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_0\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_1\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
            + \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              !\emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              \emFile:SPI0:BSPIM:load_cond\
        );
        Output = \emFile:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              !\emFile:SPI0:BSPIM:state_0\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * !\emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:ld_ident\
            + !\emFile:SPI0:BSPIM:state_2\ * \emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\ * !\emFile:SPI0:BSPIM:count_4\ * 
              !\emFile:SPI0:BSPIM:count_3\ * \emFile:SPI0:BSPIM:count_2\ * 
              \emFile:SPI0:BSPIM:count_1\ * !\emFile:SPI0:BSPIM:count_0\ * 
              !\emFile:SPI0:BSPIM:tx_status_1\
            + \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile:SPI0:BSPIM:state_2\ * !\emFile:SPI0:BSPIM:state_1\ * 
              \emFile:SPI0:BSPIM:state_0\
        );
        Output = \emFile:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\emFile:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        cs_addr_2 => \emFile:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile:SPI0:BSPIM:state_0\ ,
        route_si => \emFile:Net_16\ ,
        f1_load => \emFile:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile:Net_19\ ,
        status_4 => \emFile:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Level_Sensor_ISR
        PORT MAP (
            interrupt => Net_29 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_SleepTimer
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_telit_rx
        PORT MAP (
            interrupt => Net_165 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_100 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = AN_VBAT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AN_VBAT(0)__PA ,
        analog_term => Net_301 ,
        pad => AN_VBAT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Power_VBAT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Power_VBAT2(0)__PA ,
        pad => Power_VBAT2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Power_VDD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Power_VDD1(0)__PA ,
        pad => Power_VDD1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Power_VDD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Power_VDD2(0)__PA ,
        pad => Power_VDD2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Telit_pwr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Telit_pwr(0)__PA ,
        pad => Pin_Telit_pwr(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AN_VSOL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AN_VSOL(0)__PA ,
        analog_term => Net_302 ,
        pad => AN_VSOL(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \emFile:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:miso0(0)\__PA ,
        fb => \emFile:Net_16\ ,
        pad => \emFile:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \emFile:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:SPI0_CS(0)\__PA ,
        pad => \emFile:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD_Card_Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_Card_Power(0)__PA ,
        pad => SD_Card_Power(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SD_Chip_Detect(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_Chip_Detect(0)__PA ,
        pad => SD_Chip_Detect(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =Rx_Telit
        PORT MAP (
            in_clock_en => tmpOE__Power_VBAT1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Power_VBAT1_net_0 ,
            out_reset => zero ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "9c6c18d0-081e-4124-a282-ebc7b7da6a67"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = AN_PRTRANS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AN_PRTRANS(0)__PA ,
        analog_term => Net_303 ,
        pad => AN_PRTRANS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pressure_Voltage_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pressure_Voltage_Enable(0)__PA ,
        pad => Pressure_Voltage_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \emFile:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:mosi0(0)\__PA ,
        pin_input => \emFile:Net_10\ ,
        pad => \emFile:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \emFile:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile:sclk0(0)\__PA ,
        pin_input => \emFile:Net_22\ ,
        pad => \emFile:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_Telit(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_Telit(0)__PA ,
        fb => Net_177 ,
        pad => Rx_Telit(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_Telit(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Telit(0)__PA ,
        pin_input => Net_180 ,
        pad => Tx_Telit(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Power_VBAT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Power_VBAT1(0)__PA ,
        pad => Power_VBAT1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Battery_Voltage_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_Voltage_Enable(0)__PA ,
        pad => Battery_Voltage_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Level_Sensor_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Level_Sensor_RX(0)__PA ,
        fb => Net_27 ,
        pad => Level_Sensor_RX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Level_Sensor_Power(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Level_Sensor_Power(0)__PA ,
        pad => Level_Sensor_Power(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Telit_SWRDY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Telit_SWRDY(0)__PA ,
        pad => Pin_Telit_SWRDY(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Telit_ONOFF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Telit_ONOFF(0)__PA ,
        pad => Pin_Telit_ONOFF(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Debug_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug_TX(0)__PA ,
        pin_input => Net_112 ,
        pad => Debug_TX(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \emFile:Net_19\ ,
            dclk_0 => \emFile:Net_19_local\ ,
            dclk_glb_1 => \ADC:Net_93\ ,
            dclk_1 => \ADC:Net_93_local\ ,
            dclk_glb_2 => \Debug_UART:Net_9\ ,
            dclk_2 => \Debug_UART:Net_9_local\ ,
            dclk_glb_3 => \UART_Telit:Net_9\ ,
            dclk_3 => \UART_Telit:Net_9_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_4 => Net_37 ,
            dclk_4 => Net_37_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =autoVrefComparator_0
        PORT MAP (
            vminus => Net_300 );
        Properties:
        {
        }
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_97 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_100 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT ,
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,10): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_300 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux
        PORT MAP (
            muxin_3 => Net_303 ,
            muxin_2 => Net_302 ,
            muxin_1 => Net_301 ,
            muxin_0 => Net_300 ,
            vout => Net_97 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+--------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |                 AN_VBAT(0) | Analog(Net_301)
     |   1 |     * |      NONE |         CMOS_OUT |             Power_VBAT2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |              Power_VDD1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |              Power_VDD2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |           Pin_Telit_pwr(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |                 AN_VSOL(0) | Analog(Net_302)
-----+-----+-------+-----------+------------------+----------------------------+--------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |                     LED(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |          \emFile:miso0(0)\ | FB(\emFile:Net_16\)
     |   4 |     * |      NONE |         CMOS_OUT |        \emFile:SPI0_CS(0)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |           SD_Card_Power(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |          SD_Chip_Detect(0) | 
-----+-----+-------+-----------+------------------+----------------------------+--------------------
   3 |   2 |     * |      NONE |      HI_Z_ANALOG |              AN_PRTRANS(0) | Analog(Net_303)
     |   3 |     * |      NONE |         CMOS_OUT | Pressure_Voltage_Enable(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          \emFile:mosi0(0)\ | In(\emFile:Net_10\)
     |   5 |     * |      NONE |         CMOS_OUT |          \emFile:sclk0(0)\ | In(\emFile:Net_22\)
     |   6 |     * |   FALLING |     HI_Z_DIGITAL |                Rx_Telit(0) | FB(Net_177)
     |   7 |     * |      NONE |         CMOS_OUT |                Tx_Telit(0) | In(Net_180)
-----+-----+-------+-----------+------------------+----------------------------+--------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |             Power_VBAT1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |  Battery_Voltage_Enable(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         Level_Sensor_RX(0) | FB(Net_27)
     |   4 |     * |      NONE |         CMOS_OUT |      Level_Sensor_Power(0) | 
-----+-----+-------+-----------+------------------+----------------------------+--------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |         Pin_Telit_SWRDY(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |         Pin_Telit_ONOFF(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                Debug_TX(0) | In(Net_112)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.081ms
Digital Placement phase: Elapsed time ==> 1s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "notoriOS_r.vh2" --pcf-path "notoriOS.pco" --des-name "notoriOS" --dsf-path "notoriOS.dsf" --sdc-path "notoriOS.sdc" --lib-path "notoriOS_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.976ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.152ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in notoriOS_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.478ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.097ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.098ms
API generation phase: Elapsed time ==> 2s.544ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
