============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Wed Jul  3 23:31:26 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_bnr.v
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 33161442492416"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0000100110010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD_HDMI_DAFENQI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD_HDMI_DAFENQI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD_HDMI_DAFENQI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=130) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=130) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 7831/29 useful/useless nets, 5829/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 7484/24 useful/useless nets, 6254/20 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 7158/45 useful/useless nets, 5928/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.010877s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (92.7%)

RUN-1004 : used memory is 196 MB, reserved memory is 164 MB, peak memory is 198 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7162/79 useful/useless nets, 5940/43 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 125 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 36 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 7646/3 useful/useless nets, 6424/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 28707, tnet num: 7646, tinst num: 6423, tnode num: 38161, tedge num: 46790.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 234 (3.47), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 226 (3.55), #lev = 7 (1.82)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 564 instances into 226 LUTs, name keeping = 75%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 399 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.670792s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (75.7%)

RUN-1004 : used memory is 201 MB, reserved memory is 170 MB, peak memory is 249 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.825006s wall, 2.203125s user + 0.093750s system = 2.296875s CPU (81.3%)

RUN-1004 : used memory is 201 MB, reserved memory is 170 MB, peak memory is 249 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (277 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/bnr/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/bnr/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5771 instances
RUN-0007 : 1740 luts, 2979 seqs, 615 mslices, 338 lslices, 71 pads, 19 brams, 0 dsps
RUN-1001 : There are total 6993 nets
RUN-1001 : 4663 nets have 2 pins
RUN-1001 : 1797 nets have [3 - 5] pins
RUN-1001 : 368 nets have [6 - 10] pins
RUN-1001 : 118 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     127     
RUN-1001 :   No   |  No   |  Yes  |    2193     
RUN-1001 :   No   |  Yes  |  No   |     24      
RUN-1001 :   Yes  |  No   |  No   |     54      
RUN-1001 :   Yes  |  No   |  Yes  |     581     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  23   |     13     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 44
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5769 instances, 1740 luts, 2979 seqs, 953 slices, 161 macros(953 instances: 615 mslices 338 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1852 pins
PHY-0007 : Cell area utilization is 18%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27270, tnet num: 6991, tinst num: 5769, tnode num: 36803, tedge num: 45534.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.719268s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (84.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.65235e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5769.
PHY-3001 : End clustering;  0.000047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.15412e+06, overlap = 68.5
PHY-3002 : Step(2): len = 910015, overlap = 60.75
PHY-3002 : Step(3): len = 570232, overlap = 62.1562
PHY-3002 : Step(4): len = 484976, overlap = 60.5625
PHY-3002 : Step(5): len = 412358, overlap = 73.9062
PHY-3002 : Step(6): len = 375471, overlap = 74.0938
PHY-3002 : Step(7): len = 332503, overlap = 85.125
PHY-3002 : Step(8): len = 296003, overlap = 104.25
PHY-3002 : Step(9): len = 267322, overlap = 110.188
PHY-3002 : Step(10): len = 246959, overlap = 112.406
PHY-3002 : Step(11): len = 228786, overlap = 130.656
PHY-3002 : Step(12): len = 214748, overlap = 139.125
PHY-3002 : Step(13): len = 198361, overlap = 142.281
PHY-3002 : Step(14): len = 189028, overlap = 146.719
PHY-3002 : Step(15): len = 183350, overlap = 153.125
PHY-3002 : Step(16): len = 174489, overlap = 160.781
PHY-3002 : Step(17): len = 166972, overlap = 176.938
PHY-3002 : Step(18): len = 159140, overlap = 194.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98306e-05
PHY-3002 : Step(19): len = 167359, overlap = 194.312
PHY-3002 : Step(20): len = 175853, overlap = 190.312
PHY-3002 : Step(21): len = 172786, overlap = 193.562
PHY-3002 : Step(22): len = 172573, overlap = 192.469
PHY-3002 : Step(23): len = 168506, overlap = 189.312
PHY-3002 : Step(24): len = 167536, overlap = 188.219
PHY-3002 : Step(25): len = 165970, overlap = 178.594
PHY-3002 : Step(26): len = 166952, overlap = 170.625
PHY-3002 : Step(27): len = 168387, overlap = 167.719
PHY-3002 : Step(28): len = 168062, overlap = 152
PHY-3002 : Step(29): len = 167328, overlap = 147.594
PHY-3002 : Step(30): len = 166456, overlap = 144.688
PHY-3002 : Step(31): len = 166229, overlap = 138.906
PHY-3002 : Step(32): len = 166274, overlap = 131.25
PHY-3002 : Step(33): len = 164785, overlap = 139.219
PHY-3002 : Step(34): len = 164183, overlap = 139.031
PHY-3002 : Step(35): len = 163607, overlap = 138.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.96611e-05
PHY-3002 : Step(36): len = 164706, overlap = 136
PHY-3002 : Step(37): len = 165110, overlap = 135.969
PHY-3002 : Step(38): len = 165940, overlap = 135.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.93223e-05
PHY-3002 : Step(39): len = 167367, overlap = 125.844
PHY-3002 : Step(40): len = 167371, overlap = 125
PHY-3002 : Step(41): len = 168156, overlap = 122.531
PHY-3002 : Step(42): len = 168400, overlap = 121.688
PHY-3002 : Step(43): len = 169449, overlap = 119.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151467
PHY-3002 : Step(44): len = 169595, overlap = 116.188
PHY-3002 : Step(45): len = 169897, overlap = 111.562
PHY-3002 : Step(46): len = 178604, overlap = 114.312
PHY-3002 : Step(47): len = 180532, overlap = 110.781
PHY-3002 : Step(48): len = 179375, overlap = 110.438
PHY-3002 : Step(49): len = 179069, overlap = 106.438
PHY-3002 : Step(50): len = 178554, overlap = 106.125
PHY-3002 : Step(51): len = 178005, overlap = 104.875
PHY-3002 : Step(52): len = 177610, overlap = 108.594
PHY-3002 : Step(53): len = 177527, overlap = 108.469
PHY-3002 : Step(54): len = 177622, overlap = 108.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000245073
PHY-3002 : Step(55): len = 178489, overlap = 106.938
PHY-3002 : Step(56): len = 178512, overlap = 105.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024870s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (62.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.140184s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.98767e-06
PHY-3002 : Step(57): len = 200470, overlap = 186
PHY-3002 : Step(58): len = 200197, overlap = 200.188
PHY-3002 : Step(59): len = 195577, overlap = 190.25
PHY-3002 : Step(60): len = 196758, overlap = 189.625
PHY-3002 : Step(61): len = 190944, overlap = 186.562
PHY-3002 : Step(62): len = 190990, overlap = 186.281
PHY-3002 : Step(63): len = 191193, overlap = 188.844
PHY-3002 : Step(64): len = 191287, overlap = 192.438
PHY-3002 : Step(65): len = 191259, overlap = 195.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.97535e-06
PHY-3002 : Step(66): len = 188365, overlap = 195.062
PHY-3002 : Step(67): len = 188283, overlap = 195
PHY-3002 : Step(68): len = 188099, overlap = 178.531
PHY-3002 : Step(69): len = 189162, overlap = 175.938
PHY-3002 : Step(70): len = 186907, overlap = 180.844
PHY-3002 : Step(71): len = 186866, overlap = 181.094
PHY-3002 : Step(72): len = 186889, overlap = 185.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.59507e-05
PHY-3002 : Step(73): len = 190340, overlap = 173.781
PHY-3002 : Step(74): len = 190340, overlap = 173.781
PHY-3002 : Step(75): len = 189710, overlap = 170.781
PHY-3002 : Step(76): len = 189706, overlap = 170.188
PHY-3002 : Step(77): len = 189965, overlap = 169.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.19014e-05
PHY-3002 : Step(78): len = 191916, overlap = 151.031
PHY-3002 : Step(79): len = 192325, overlap = 149.188
PHY-3002 : Step(80): len = 198272, overlap = 117.438
PHY-3002 : Step(81): len = 201271, overlap = 108.188
PHY-3002 : Step(82): len = 200221, overlap = 104.344
PHY-3002 : Step(83): len = 199980, overlap = 97.4062
PHY-3002 : Step(84): len = 200049, overlap = 98.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.38028e-05
PHY-3002 : Step(85): len = 199115, overlap = 91.4062
PHY-3002 : Step(86): len = 199143, overlap = 91.875
PHY-3002 : Step(87): len = 199203, overlap = 90.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000127606
PHY-3002 : Step(88): len = 200691, overlap = 85.75
PHY-3002 : Step(89): len = 201367, overlap = 84.3125
PHY-3002 : Step(90): len = 202733, overlap = 81.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 23%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.135591s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.99677e-05
PHY-3002 : Step(91): len = 201984, overlap = 242
PHY-3002 : Step(92): len = 202287, overlap = 238.938
PHY-3002 : Step(93): len = 204029, overlap = 197.844
PHY-3002 : Step(94): len = 205573, overlap = 178.625
PHY-3002 : Step(95): len = 200894, overlap = 169.031
PHY-3002 : Step(96): len = 200780, overlap = 170.281
PHY-3002 : Step(97): len = 198050, overlap = 176.625
PHY-3002 : Step(98): len = 197771, overlap = 177.188
PHY-3002 : Step(99): len = 196978, overlap = 174.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.99354e-05
PHY-3002 : Step(100): len = 198437, overlap = 159.875
PHY-3002 : Step(101): len = 198691, overlap = 158.625
PHY-3002 : Step(102): len = 200682, overlap = 146.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119871
PHY-3002 : Step(103): len = 202657, overlap = 145.375
PHY-3002 : Step(104): len = 203303, overlap = 143.156
PHY-3002 : Step(105): len = 206650, overlap = 127.469
PHY-3002 : Step(106): len = 205669, overlap = 127.156
PHY-3002 : Step(107): len = 205583, overlap = 135.219
PHY-3002 : Step(108): len = 204399, overlap = 131.594
PHY-3002 : Step(109): len = 203831, overlap = 132.781
PHY-3002 : Step(110): len = 203733, overlap = 133.906
PHY-3002 : Step(111): len = 203052, overlap = 134.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000239742
PHY-3002 : Step(112): len = 204267, overlap = 127.562
PHY-3002 : Step(113): len = 205552, overlap = 126.875
PHY-3002 : Step(114): len = 205552, overlap = 126.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000459612
PHY-3002 : Step(115): len = 207173, overlap = 116.438
PHY-3002 : Step(116): len = 208083, overlap = 111.656
PHY-3002 : Step(117): len = 209428, overlap = 111.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000871595
PHY-3002 : Step(118): len = 210062, overlap = 109.531
PHY-3002 : Step(119): len = 211062, overlap = 108.781
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27270, tnet num: 6991, tinst num: 5769, tnode num: 36803, tedge num: 45534.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 376.72 peak overflow 4.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6993.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 241256, over cnt = 982(2%), over = 3682, worst = 22
PHY-1001 : End global iterations;  0.416735s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (52.5%)

PHY-1001 : Congestion index: top1 = 55.50, top5 = 43.35, top10 = 36.81, top15 = 32.33.
PHY-1001 : End incremental global routing;  0.526822s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (53.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.186767s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (83.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.811873s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (69.3%)

OPT-1001 : Current memory(MB): used = 303, reserve = 271, peak = 303.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5475/6993.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 241256, over cnt = 982(2%), over = 3682, worst = 22
PHY-1002 : len = 260904, over cnt = 654(1%), over = 1693, worst = 16
PHY-1002 : len = 272624, over cnt = 315(0%), over = 671, worst = 16
PHY-1002 : len = 279784, over cnt = 69(0%), over = 103, worst = 7
PHY-1002 : len = 281000, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.466949s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.5%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 40.77, top10 = 36.14, top15 = 32.77.
OPT-1001 : End congestion update;  0.571021s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (60.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.150368s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (72.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.721623s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (62.8%)

OPT-1001 : Current memory(MB): used = 308, reserve = 276, peak = 308.
OPT-1001 : End physical optimization;  2.362110s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (75.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1740 LUT to BLE ...
SYN-4008 : Packed 1740 LUT and 1021 SEQ to BLE.
SYN-4003 : Packing 1958 remaining SEQ's ...
SYN-4005 : Packed 709 SEQ with LUT/SLICE
SYN-4006 : 235 single LUT's are left
SYN-4006 : 1249 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2989/4201 primitive instances ...
PHY-3001 : End packing;  0.262134s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (83.4%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2641 instances
RUN-1001 : 1271 mslices, 1271 lslices, 71 pads, 19 brams, 0 dsps
RUN-1001 : There are total 6084 nets
RUN-1001 : 3802 nets have 2 pins
RUN-1001 : 1732 nets have [3 - 5] pins
RUN-1001 : 390 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2639 instances, 2542 slices, 161 macros(953 instances: 615 mslices 338 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : After packing: Len = 215409, Over = 170.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22629, tnet num: 6082, tinst num: 2639, tnode num: 29226, tedge num: 39702.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.827151s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (66.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.92703e-05
PHY-3002 : Step(120): len = 211297, overlap = 172.5
PHY-3002 : Step(121): len = 209653, overlap = 174.5
PHY-3002 : Step(122): len = 204884, overlap = 178
PHY-3002 : Step(123): len = 202074, overlap = 182.5
PHY-3002 : Step(124): len = 201642, overlap = 185.75
PHY-3002 : Step(125): len = 199493, overlap = 185.75
PHY-3002 : Step(126): len = 198923, overlap = 184.25
PHY-3002 : Step(127): len = 197113, overlap = 186.5
PHY-3002 : Step(128): len = 196759, overlap = 185.75
PHY-3002 : Step(129): len = 196235, overlap = 187
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.85406e-05
PHY-3002 : Step(130): len = 198405, overlap = 179.75
PHY-3002 : Step(131): len = 198405, overlap = 179.75
PHY-3002 : Step(132): len = 198911, overlap = 178
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.395346s wall, 0.062500s user + 0.171875s system = 0.234375s CPU (59.3%)

PHY-3001 : Trial Legalized: Len = 253615
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.121341s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (51.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.89585e-05
PHY-3002 : Step(133): len = 235889, overlap = 30.75
PHY-3002 : Step(134): len = 226758, overlap = 67.75
PHY-3002 : Step(135): len = 222900, overlap = 72.25
PHY-3002 : Step(136): len = 221748, overlap = 73.5
PHY-3002 : Step(137): len = 220524, overlap = 74
PHY-3002 : Step(138): len = 220024, overlap = 74.75
PHY-3002 : Step(139): len = 219779, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000157917
PHY-3002 : Step(140): len = 222638, overlap = 71
PHY-3002 : Step(141): len = 223994, overlap = 70.75
PHY-3002 : Step(142): len = 227152, overlap = 62.75
PHY-3002 : Step(143): len = 227917, overlap = 63.75
PHY-3002 : Step(144): len = 227231, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000315834
PHY-3002 : Step(145): len = 230661, overlap = 62.5
PHY-3002 : Step(146): len = 232505, overlap = 61.75
PHY-3002 : Step(147): len = 235251, overlap = 57.25
PHY-3002 : Step(148): len = 234879, overlap = 55.5
PHY-3002 : Step(149): len = 234447, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007523s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 245226, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 56 instances has been re-located, deltaX = 12, deltaY = 42, maxDist = 2.
PHY-3001 : Final: Len = 246692, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22629, tnet num: 6082, tinst num: 2640, tnode num: 29226, tedge num: 39702.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 248/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 285088, over cnt = 739(2%), over = 1166, worst = 9
PHY-1002 : len = 289800, over cnt = 403(1%), over = 561, worst = 6
PHY-1002 : len = 293528, over cnt = 188(0%), over = 260, worst = 6
PHY-1002 : len = 296856, over cnt = 8(0%), over = 19, worst = 5
PHY-1002 : len = 296952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.746047s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (60.7%)

PHY-1001 : Congestion index: top1 = 42.13, top5 = 36.19, top10 = 32.64, top15 = 29.97.
PHY-1001 : End incremental global routing;  0.883339s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (61.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163728s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.150084s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (70.6%)

OPT-1001 : Current memory(MB): used = 317, reserve = 286, peak = 317.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5343/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 296952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030107s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.9%)

PHY-1001 : Congestion index: top1 = 42.13, top5 = 36.19, top10 = 32.64, top15 = 29.97.
OPT-1001 : End congestion update;  0.151149s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (82.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.132069s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (59.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.283472s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (71.7%)

OPT-1001 : Current memory(MB): used = 319, reserve = 288, peak = 319.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.113803s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5343/6084.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 296952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028657s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.0%)

PHY-1001 : Congestion index: top1 = 42.13, top5 = 36.19, top10 = 32.64, top15 = 29.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114635s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.596836s wall, 2.078125s user + 0.062500s system = 2.140625s CPU (82.4%)

RUN-1003 : finish command "place" in  14.180161s wall, 8.906250s user + 2.078125s system = 10.984375s CPU (77.5%)

RUN-1004 : used memory is 302 MB, reserved memory is 270 MB, peak memory is 319 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2642 instances
RUN-1001 : 1271 mslices, 1271 lslices, 71 pads, 19 brams, 0 dsps
RUN-1001 : There are total 6084 nets
RUN-1001 : 3802 nets have 2 pins
RUN-1001 : 1732 nets have [3 - 5] pins
RUN-1001 : 390 nets have [6 - 10] pins
RUN-1001 : 114 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22629, tnet num: 6082, tinst num: 2640, tnode num: 29226, tedge num: 39702.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1271 mslices, 1271 lslices, 71 pads, 19 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 282912, over cnt = 734(2%), over = 1177, worst = 9
PHY-1002 : len = 287784, over cnt = 403(1%), over = 573, worst = 6
PHY-1002 : len = 293472, over cnt = 91(0%), over = 136, worst = 6
PHY-1002 : len = 295128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.753078s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (53.9%)

PHY-1001 : Congestion index: top1 = 42.07, top5 = 36.00, top10 = 32.48, top15 = 29.80.
PHY-1001 : End global routing;  0.881022s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (63.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 349, reserve = 319, peak = 354.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 603, reserve = 577, peak = 603.
PHY-1001 : End build detailed router design. 3.598566s wall, 2.890625s user + 0.078125s system = 2.968750s CPU (82.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 93568, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.049779s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (89.1%)

PHY-1001 : Current memory(MB): used = 636, reserve = 611, peak = 636.
PHY-1001 : End phase 1; 3.055251s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (89.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 733704, over cnt = 156(0%), over = 156, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 638, reserve = 612, peak = 638.
PHY-1001 : End initial routed; 9.649460s wall, 6.593750s user + 0.078125s system = 6.671875s CPU (69.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5278(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.985420s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (71.4%)

PHY-1001 : Current memory(MB): used = 643, reserve = 617, peak = 643.
PHY-1001 : End phase 2; 10.635023s wall, 7.296875s user + 0.078125s system = 7.375000s CPU (69.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 733704, over cnt = 156(0%), over = 156, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024392s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 732208, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.152807s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (51.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 732456, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.070411s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 732488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.053282s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5278(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.971693s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (86.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 43 feed throughs used by 37 nets
PHY-1001 : End commit to database; 0.588766s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 676, reserve = 652, peak = 676.
PHY-1001 : End phase 3; 2.033224s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (86.8%)

PHY-1003 : Routed, final wirelength = 732488
PHY-1001 : Current memory(MB): used = 678, reserve = 653, peak = 678.
PHY-1001 : End export database. 0.020395s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.2%)

PHY-1001 : End detail routing;  19.602184s wall, 14.890625s user + 0.187500s system = 15.078125s CPU (76.9%)

RUN-1003 : finish command "route" in  21.428521s wall, 16.171875s user + 0.218750s system = 16.390625s CPU (76.5%)

RUN-1004 : used memory is 678 MB, reserved memory is 653 MB, peak memory is 678 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     3702   out of  19600   18.89%
#reg                     2984   out of  19600   15.22%
#le                      4950
  #lut only              1966   out of   4950   39.72%
  #reg only              1248   out of   4950   25.21%
  #lut&reg               1736   out of   4950   35.07%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                   10   out of     16   62.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                   Fanout
#1        u_hdmi_top/bnr/pclk                         GCLK               pll                u_clk_wiz_1/pll_inst.clkc1               999
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0               175
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3               160
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                         155
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                         81
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_hdmi_top/dpc/t2_med1_b[6]_syn_11.q0    63
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0               36
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4               22
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1               0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |4950   |2749    |953     |2988    |19      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |571    |341     |100     |360     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |194    |133     |40      |88      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |36     |36      |0       |17      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |142    |97      |40      |55      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |0       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |377    |208     |60      |272     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |152    |69      |18      |126     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |0       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |26      |0       |36      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |139    |79      |18      |114     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |3       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |21      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |26      |0       |32      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |3143   |1579    |637     |1853    |8       |0       |
|    bnr                             |isp_bnr                                    |799    |190     |133     |581     |4       |0       |
|      linebuffer                    |shift_register                             |59     |43      |16      |33      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    dpc                             |isp_dpc                                    |1904   |1073    |407     |1097    |4       |0       |
|      linebuffer                    |shift_register                             |67     |51      |16      |27      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |9      |9       |0       |1       |1       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |291    |228     |36      |137     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |291    |228     |36      |137     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |83     |70      |12      |28      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |82     |64      |12      |31      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |77     |61      |12      |29      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |16     |11      |0       |16      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |6      |2       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |14     |9       |0       |14      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |13     |11      |0       |13      |0       |0       |
|    u_video_driver                  |video_driver                               |149    |88      |61      |38      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |347    |260     |45      |212     |0       |0       |
|    u_sd_init                       |sd_init                                    |203    |150     |30      |105     |0       |0       |
|    u_sd_read                       |sd_read                                    |144    |110     |15      |107     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |292    |212     |72      |161     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |592    |352     |99      |396     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |592    |352     |99      |396     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |273    |143     |0       |259     |0       |0       |
|        reg_inst                    |register                                   |270    |140     |0       |256     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |319    |209     |99      |137     |0       |0       |
|        bus_inst                    |bus_top                                    |112    |70      |42      |37      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |49     |31      |18      |16      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |47     |29      |18      |13      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                    |12     |6       |6       |4       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |110    |81      |29      |60      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3789  
    #2          2       1059  
    #3          3       454   
    #4          4       219   
    #5        5-10      401   
    #6        11-50     131   
    #7       51-100      5    
    #8       101-500     2    
    #9        >500       1    
  Average     2.45            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22629, tnet num: 6082, tinst num: 2640, tnode num: 29226, tedge num: 39702.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 6082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/bnr/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: c9a8ec57b5731660ecb435825e720b35765bc1943dc0a2185b524f937127ee2f -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2640
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6084, pip num: 52741
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 43
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2304 valid insts, and 154165 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100000000100110010011
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.866848s wall, 24.859375s user + 0.437500s system = 25.296875s CPU (519.8%)

RUN-1004 : used memory is 664 MB, reserved memory is 643 MB, peak memory is 861 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240703_233126.log"
