

================================================================
== Synthesis Summary Report of 'timer'
================================================================
+ General Information: 
    * Date:           Sat Apr 24 17:00:02 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        timer
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    | Modules | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    | & Loops | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +---------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ timer  |     -|  -4.60|        0|   0.000|         -|        1|     -|        no|     -|   -|  66 (~0%)|  256 (~0%)|    -|
    +---------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+

