
*** Running vivado
    with args -log system2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system2.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system2.tcl -notrace
Command: synth_design -top system2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14340
WARNING: [Synth 8-9971] redeclaration of ansi port 'clkDiv' is not allowed [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:28]
WARNING: [Synth 8-9449] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:33]
WARNING: [Synth 8-9449] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:38]
WARNING: [Synth 8-9971] redeclaration of ansi port 'segment' is not allowed [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:28]
WARNING: [Synth 8-6901] identifier 'm3' is used before its declaration [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:71]
WARNING: [Synth 8-6901] identifier 'm2' is used before its declaration [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:71]
WARNING: [Synth 8-6901] identifier 'm1' is used before its declaration [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:71]
WARNING: [Synth 8-6901] identifier 'm0' is used before its declaration [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:71]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system2' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/uart_rx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/uart_tx.v:48]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/uart_tx.v:22]
INFO: [Synth 8-6157] synthesizing module 'singlePulser' [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/singlePulser.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulser' (0#1) [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/finalproj/sources_1/singlePulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'strToInt' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:23]
INFO: [Synth 8-6157] synthesizing module 'charToInt' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:43]
INFO: [Synth 8-6155] done synthesizing module 'charToInt' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:41]
INFO: [Synth 8-6155] done synthesizing module 'strToInt' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:23]
INFO: [Synth 8-6157] synthesizing module 'intCalculator' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:54]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:46]
INFO: [Synth 8-6155] done synthesizing module 'intCalculator' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:23]
INFO: [Synth 8-6157] synthesizing module 'round' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/new/round.v:1]
INFO: [Synth 8-6155] done synthesizing module 'round' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/new/round.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'rounded3' does not match port width (32) of module 'round' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:92]
WARNING: [Synth 8-689] width (4) of port connection 'rounded2' does not match port width (32) of module 'round' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:92]
WARNING: [Synth 8-689] width (4) of port connection 'rounded1' does not match port width (32) of module 'round' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:92]
WARNING: [Synth 8-689] width (4) of port connection 'rounded0' does not match port width (32) of module 'round' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:92]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:149]
INFO: [Synth 8-6155] done synthesizing module 'system2' (0#1) [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:23]
WARNING: [Synth 8-3848] Net data_in in module/entity system2 does not have driver. [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:43]
WARNING: [Synth 8-3848] Net wr_en in module/entity system2 does not have driver. [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/system2.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1303.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/lab02/constrs_1/Basys3_Master.xdc]
Finished Parsing XDC File [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/lab02/constrs_1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CU/Y3T1/HW SYN Lab I/HWSYNLAB2021/lab02/constrs_1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1303.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'system2'
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/strToInt.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'S_reg' [D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.srcs/sources_1/new/intCalculator.v:55]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_ENTERKEY |                            00001 |                              100
         STATE_CALCULATE |                            00010 |                              101
          STATE_SENDMORE |                            00100 |                              010
       STATE_BEFOREPOINT |                            01000 |                              001
          STATE_OPERATOR |                            10000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'system2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'genblk1[10].fdiv' (clockDiv) to 'fdivTarget'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   5 Input   32 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP S0, operation Mode is: A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: Generating DSP S0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S0 is absorbed into DSP S0.
DSP Report: operator S0 is absorbed into DSP S0.
WARNING: [Synth 8-3917] design system2 has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1303.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.285 ; gain = 26.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1333.305 ; gain = 29.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.074 ; gain = 44.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.074 ; gain = 44.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.074 ; gain = 44.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.074 ; gain = 44.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1348.074 ; gain = 44.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.074 ; gain = 44.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B'          | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|alu         | A'*B          | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN>>17+A'*B | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   548|
|3     |DSP48E1 |     3|
|5     |LUT1    |   168|
|6     |LUT2    |   542|
|7     |LUT3    |   953|
|8     |LUT4    |   280|
|9     |LUT5    |   354|
|10    |LUT6    |   735|
|11    |FDRE    |   211|
|12    |FDSE    |     8|
|13    |LD      |    48|
|14    |IBUF    |     3|
|15    |OBUF    |    19|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.074 ; gain = 44.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1348.074 ; gain = 44.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1348.074 ; gain = 44.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1360.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1363.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

Synth Design complete, checksum: 1651b4e0
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1363.824 ; gain = 60.383
INFO: [Common 17-1381] The checkpoint 'D:/CU/Y3T1/HW SYN Lab I/Final_Project/Final_Project.runs/synth_1/system2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system2_utilization_synth.rpt -pb system2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 23:22:23 2022...
