#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbd038a4930 .scope module, "cpu" "cpu" 2 17;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 4 "memReadEn";
    .port_info 5 /OUTPUT 3 "memWriteEn";
    .port_info 6 /OUTPUT 32 "DATA_CACHE_ADDR";
    .port_info 7 /OUTPUT 32 "DATA_CACHE_DATA";
    .port_info 8 /INPUT 32 "DATA_CACHE_READ_DATA";
    .port_info 9 /INPUT 1 "DATA_CACHE_BUSY_WAIT";
    .port_info 10 /OUTPUT 1 "insReadEn";
    .port_info 11 /INPUT 1 "INS_CACHE_BUSY_WAIT";
L_0x7fbd038ce870 .functor BUFZ 32, v0x7fbd038c00a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd038cee90 .functor BUFZ 32, v0x7fbd038c1810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd038cef00 .functor BUFZ 3, v0x7fbd038c2260_0, C4<000>, C4<000>, C4<000>;
L_0x7fbd038cef90 .functor BUFZ 4, v0x7fbd038c2100_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fbd038c0250_0 .net "ALU_IN_1", 31 0, v0x7fbd038bd680_0;  1 drivers
v0x7fbd038c0340_0 .net "ALU_IN_2", 31 0, v0x7fbd038be420_0;  1 drivers
v0x7fbd038c0410_0 .net "ALU_OUT", 31 0, v0x7fbd038b1570_0;  1 drivers
v0x7fbd038c04e0_0 .net "ALU_SELECT", 4 0, L_0x7fbd038c5ed0;  1 drivers
v0x7fbd038c0570_0 .net "BRANCH_SELECT", 3 0, L_0x7fbd038c7bb0;  1 drivers
v0x7fbd038c0640_0 .net "BRANCH_SELECT_OUT", 0 0, v0x7fbd038b22e0_0;  1 drivers
o0x7fbd02f45638 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbd038c0710_0 .net "CLK", 0 0, o0x7fbd02f45638;  0 drivers
v0x7fbd038c07a0_0 .net "DATA1_S2", 31 0, L_0x7fbd038c3890;  1 drivers
v0x7fbd038c0830_0 .net "DATA2_S2", 31 0, L_0x7fbd038c3be0;  1 drivers
v0x7fbd038c0960_0 .net "DATA_CACHE_ADDR", 31 0, L_0x7fbd038cee90;  1 drivers
o0x7fbd02f46478 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbd038c09f0_0 .net "DATA_CACHE_BUSY_WAIT", 0 0, o0x7fbd02f46478;  0 drivers
v0x7fbd038c0a80_0 .net "DATA_CACHE_DATA", 31 0, L_0x7fbd038ce870;  1 drivers
o0x7fbd02f464d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbd038c0b10_0 .net "DATA_CACHE_READ_DATA", 31 0, o0x7fbd02f464d8;  0 drivers
v0x7fbd038c0bb0_0 .net "HAZ_MUX_OUT", 31 0, v0x7fbd038c00a0_0;  1 drivers
v0x7fbd038c0c70_0 .net "HAZ_MUX_SEL", 0 0, v0x7fbd038bf800_0;  1 drivers
v0x7fbd038c0d40_0 .net "IMMEDIATE_OUT_S2", 31 0, v0x7fbd038bab50_0;  1 drivers
v0x7fbd038c0dd0_0 .net "IMMEDIATE_SELECT", 3 0, L_0x7fbd038c9610;  1 drivers
o0x7fbd02f46508 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbd038c0fa0_0 .net "INSTRUCTION", 31 0, o0x7fbd02f46508;  0 drivers
o0x7fbd02f46538 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbd038c1030_0 .net "INS_CACHE_BUSY_WAIT", 0 0, o0x7fbd02f46538;  0 drivers
v0x7fbd038c10c0_0 .net "MEM_READ_S2", 3 0, L_0x7fbd038c7470;  1 drivers
v0x7fbd038c1150_0 .net "MEM_WRITE_S2", 2 0, L_0x7fbd038c6d50;  1 drivers
v0x7fbd038c11e0_0 .net "OP1_HAZ_MUX_OUT", 31 0, v0x7fbd038bde30_0;  1 drivers
v0x7fbd038c12b0_0 .net "OP1_HAZ_MUX_SEL", 1 0, v0x7fbd038bbad0_0;  1 drivers
v0x7fbd038c1380_0 .net "OP2_HAZ_MUX_OUT", 31 0, v0x7fbd038bebb0_0;  1 drivers
v0x7fbd038c1450_0 .net "OP2_HAZ_MUX_SEL", 1 0, v0x7fbd038bbc60_0;  1 drivers
v0x7fbd038c1520_0 .net "OPERAND1_SEL", 0 0, L_0x7fbd038cafb0;  1 drivers
v0x7fbd038c15b0_0 .net "OPERAND2_SEL", 0 0, L_0x7fbd038cc090;  1 drivers
v0x7fbd038c1640_0 .var "PC", 31 0;
v0x7fbd038c16d0_0 .net "PC_NEXT", 31 0, v0x7fbd038b0230_0;  1 drivers
v0x7fbd038c1760_0 .net "PC_PLUS_4", 31 0, L_0x7fbd038c3590;  1 drivers
v0x7fbd038c1810_0 .var "PR_ALU_OUT_S3", 31 0;
v0x7fbd038c18e0_0 .var "PR_ALU_OUT_S4", 31 0;
v0x7fbd038c1980_0 .var "PR_ALU_SELECT", 4 0;
v0x7fbd038c0e80_0 .var "PR_BRANCH_SELECT_S2", 3 0;
v0x7fbd038c1c10_0 .var "PR_DATA_1_S2", 31 0;
v0x7fbd038c1ce0_0 .var "PR_DATA_2_S2", 31 0;
v0x7fbd038c1db0_0 .var "PR_DATA_2_S3", 31 0;
v0x7fbd038c1e40_0 .var "PR_DATA_CACHE_OUT", 31 0;
v0x7fbd038c1f10_0 .var "PR_IMMEDIATE_SELECT_OUT", 31 0;
v0x7fbd038c1fa0_0 .var "PR_INSTRUCTION", 31 0;
v0x7fbd038c2070_0 .var "PR_MEM_READ_S2", 3 0;
v0x7fbd038c2100_0 .var "PR_MEM_READ_S3", 3 0;
v0x7fbd038c21b0_0 .var "PR_MEM_WRITE_S2", 2 0;
v0x7fbd038c2260_0 .var "PR_MEM_WRITE_S3", 2 0;
v0x7fbd038c2310_0 .var "PR_OPERAND1_SEL", 0 0;
v0x7fbd038c23e0_0 .var "PR_OPERAND2_SEL", 0 0;
v0x7fbd038c24b0_0 .var "PR_PC_S1", 31 0;
v0x7fbd038c2540_0 .var "PR_PC_S2", 31 0;
v0x7fbd038c25d0_0 .var "PR_PC_S3", 31 0;
v0x7fbd038c2660_0 .var "PR_PC_S4", 31 0;
v0x7fbd038c2720_0 .var "PR_REGISTER_WRITE_ADDR_S2", 4 0;
v0x7fbd038c27c0_0 .var "PR_REGISTER_WRITE_ADDR_S3", 4 0;
v0x7fbd038c28a0_0 .var "PR_REGISTER_WRITE_ADDR_S4", 4 0;
v0x7fbd038c2940_0 .var "PR_REGISTER_WRITE_ADDR_S5", 4 0;
v0x7fbd038c29e0_0 .var "PR_REG_WRITE_EN_S2", 0 0;
v0x7fbd038c2a70_0 .var "PR_REG_WRITE_EN_S3", 0 0;
v0x7fbd038c2b40_0 .var "PR_REG_WRITE_EN_S4", 0 0;
v0x7fbd038c2bd0_0 .var "PR_REG_WRITE_EN_S5", 0 0;
v0x7fbd038c2c80_0 .var "PR_REG_WRITE_SELECT_S2", 1 0;
v0x7fbd038c2d10_0 .var "PR_REG_WRITE_SELECT_S3", 1 0;
v0x7fbd038c2dc0_0 .var "PR_REG_WRITE_SELECT_S4", 1 0;
v0x7fbd038c2e80_0 .var "REG_READ_ADDR1", 4 0;
v0x7fbd038c2f30_0 .var "REG_READ_ADDR2", 4 0;
v0x7fbd038c2fe0_0 .net "REG_WRITE_DATA", 31 0, v0x7fbd038bf350_0;  1 drivers
v0x7fbd038c30f0_0 .var "REG_WRITE_DATA_S5", 31 0;
v0x7fbd038c1a20_0 .net "REG_WRITE_EN_S2", 0 0, L_0x7fbd038c6ae0;  1 drivers
v0x7fbd038c1ab0_0 .net "REG_WRITE_SELECT_S2", 1 0, L_0x7fbd038cc960;  1 drivers
o0x7fbd02f42b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbd038c1b60_0 .net "RESET", 0 0, o0x7fbd02f42b48;  0 drivers
L_0x7fbd02f73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fbd038c31c0_0 .net/2u *"_ivl_0", 31 0, L_0x7fbd02f73008;  1 drivers
v0x7fbd038c3250_0 .var "insReadEn", 0 0;
v0x7fbd038c32e0_0 .net "memReadEn", 3 0, L_0x7fbd038cef90;  1 drivers
v0x7fbd038c3390_0 .net "memWriteEn", 2 0, L_0x7fbd038cef00;  1 drivers
L_0x7fbd038c3590 .arith/sum 32, v0x7fbd038c1640_0, L_0x7fbd02f73008;
L_0x7fbd038c3d10 .part v0x7fbd038c1fa0_0, 15, 5;
L_0x7fbd038c3e50 .part v0x7fbd038c1fa0_0, 20, 5;
L_0x7fbd038cedf0 .part v0x7fbd038c21b0_0, 2, 1;
L_0x7fbd038cf040 .part v0x7fbd038c2260_0, 2, 1;
L_0x7fbd038cf170 .part v0x7fbd038c2100_0, 3, 1;
S_0x7fbd038a4610 .scope module, "muxjump" "mux2to1_32bit" 2 41, 3 3 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7fbd038a7350_0 .net "INPUT1", 31 0, L_0x7fbd038c3590;  alias, 1 drivers
v0x7fbd038b0180_0 .net "INPUT2", 31 0, v0x7fbd038b1570_0;  alias, 1 drivers
v0x7fbd038b0230_0 .var "RESULT", 31 0;
v0x7fbd038b02f0_0 .net "SELECT", 0 0, v0x7fbd038b22e0_0;  alias, 1 drivers
E_0x7fbd038a7250 .event edge, v0x7fbd038b02f0_0, v0x7fbd038b0180_0, v0x7fbd038a7350_0;
S_0x7fbd038b03f0 .scope module, "myAlu" "alu" 2 124, 4 4 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 5 "SELECT";
L_0x7fbd038cc820/d .functor BUFZ 32, v0x7fbd038be420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd038cc820 .delay 32 (10,10,10) L_0x7fbd038cc820/d;
L_0x7fbd038cd130/d .functor AND 32, v0x7fbd038bd680_0, v0x7fbd038be420_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fbd038cd130 .delay 32 (30,30,30) L_0x7fbd038cd130/d;
L_0x7fbd038cd220/d .functor OR 32, v0x7fbd038bd680_0, v0x7fbd038be420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd038cd220 .delay 32 (30,30,30) L_0x7fbd038cd220/d;
L_0x7fbd038cd310/d .functor XOR 32, v0x7fbd038bd680_0, v0x7fbd038be420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd038cd310 .delay 32 (30,30,30) L_0x7fbd038cd310/d;
v0x7fbd038b06e0_0 .net "DATA1", 31 0, v0x7fbd038bd680_0;  alias, 1 drivers
v0x7fbd038b07a0_0 .net "DATA2", 31 0, v0x7fbd038be420_0;  alias, 1 drivers
v0x7fbd038b0850_0 .net "INTER_ADD", 31 0, L_0x7fbd038ccce0;  1 drivers
v0x7fbd038b0910_0 .net "INTER_AND", 31 0, L_0x7fbd038cd130;  1 drivers
v0x7fbd038b09c0_0 .net "INTER_DIV", 31 0, L_0x7fbd038cd610;  1 drivers
v0x7fbd038b0ab0_0 .net "INTER_FWD", 31 0, L_0x7fbd038cc820;  1 drivers
v0x7fbd038b0b60_0 .net "INTER_MUL", 31 0, L_0x7fbd038cde90;  1 drivers
v0x7fbd038b0c10_0 .net "INTER_MULHSU", 31 0, L_0x7fbd038cdf70;  1 drivers
v0x7fbd038b0cc0_0 .net "INTER_MULHU", 31 0, L_0x7fbd038ce110;  1 drivers
v0x7fbd038b0dd0_0 .net "INTER_OR", 31 0, L_0x7fbd038cd220;  1 drivers
v0x7fbd038b0e80_0 .net "INTER_REM", 31 0, L_0x7fbd038ce530;  1 drivers
v0x7fbd038b0f30_0 .net "INTER_REMU", 31 0, L_0x7fbd038ce5d0;  1 drivers
v0x7fbd038b0fe0_0 .net "INTER_SLL", 31 0, L_0x7fbd038cd530;  1 drivers
v0x7fbd038b1090_0 .net "INTER_SLT", 31 0, L_0x7fbd038cda30;  1 drivers
v0x7fbd038b1140_0 .net "INTER_SLTU", 31 0, L_0x7fbd038cdc70;  1 drivers
v0x7fbd038b11f0_0 .net "INTER_SRA", 31 0, L_0x7fbd038cd810;  1 drivers
v0x7fbd038b12a0_0 .net "INTER_SRL", 31 0, L_0x7fbd038cd730;  1 drivers
v0x7fbd038b1430_0 .net "INTER_SUB", 31 0, L_0x7fbd038ccfb0;  1 drivers
v0x7fbd038b14c0_0 .net "INTER_XOR", 31 0, L_0x7fbd038cd310;  1 drivers
v0x7fbd038b1570_0 .var "RESULT", 31 0;
v0x7fbd038b1630_0 .net "SELECT", 4 0, v0x7fbd038c1980_0;  1 drivers
v0x7fbd038b16c0_0 .net *"_ivl_18", 0 0, L_0x7fbd038cd930;  1 drivers
L_0x7fbd02f742e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b1750_0 .net/2u *"_ivl_20", 31 0, L_0x7fbd02f742e0;  1 drivers
L_0x7fbd02f74328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b17e0_0 .net/2u *"_ivl_22", 31 0, L_0x7fbd02f74328;  1 drivers
v0x7fbd038b1870_0 .net *"_ivl_26", 0 0, L_0x7fbd038cdbd0;  1 drivers
L_0x7fbd02f74370 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b1900_0 .net/2u *"_ivl_28", 31 0, L_0x7fbd02f74370;  1 drivers
L_0x7fbd02f743b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b19a0_0 .net/2u *"_ivl_30", 31 0, L_0x7fbd02f743b8;  1 drivers
E_0x7fbd038b0620/0 .event edge, v0x7fbd038b1630_0, v0x7fbd038b0850_0, v0x7fbd038b0fe0_0, v0x7fbd038b1090_0;
E_0x7fbd038b0620/1 .event edge, v0x7fbd038b1140_0, v0x7fbd038b14c0_0, v0x7fbd038b12a0_0, v0x7fbd038b0dd0_0;
E_0x7fbd038b0620/2 .event edge, v0x7fbd038b0910_0, v0x7fbd038b0b60_0, v0x7fbd038b0c10_0, v0x7fbd038b0cc0_0;
E_0x7fbd038b0620/3 .event edge, v0x7fbd038b09c0_0, v0x7fbd038b0e80_0, v0x7fbd038b0f30_0, v0x7fbd038b11f0_0;
E_0x7fbd038b0620/4 .event edge, v0x7fbd038b1430_0, v0x7fbd038b0ab0_0;
E_0x7fbd038b0620 .event/or E_0x7fbd038b0620/0, E_0x7fbd038b0620/1, E_0x7fbd038b0620/2, E_0x7fbd038b0620/3, E_0x7fbd038b0620/4;
L_0x7fbd038ccce0 .delay 32 (30,30,30) L_0x7fbd038ccce0/d;
L_0x7fbd038ccce0/d .arith/sum 32, v0x7fbd038bd680_0, v0x7fbd038be420_0;
L_0x7fbd038ccfb0 .delay 32 (30,30,30) L_0x7fbd038ccfb0/d;
L_0x7fbd038ccfb0/d .arith/sub 32, v0x7fbd038bd680_0, v0x7fbd038be420_0;
L_0x7fbd038cd530 .delay 32 (40,40,40) L_0x7fbd038cd530/d;
L_0x7fbd038cd530/d .shift/l 32, v0x7fbd038bd680_0, v0x7fbd038be420_0;
L_0x7fbd038cd730 .delay 32 (40,40,40) L_0x7fbd038cd730/d;
L_0x7fbd038cd730/d .shift/r 32, v0x7fbd038bd680_0, v0x7fbd038be420_0;
L_0x7fbd038cd810 .delay 32 (40,40,40) L_0x7fbd038cd810/d;
L_0x7fbd038cd810/d .shift/r 32, v0x7fbd038bd680_0, v0x7fbd038be420_0;
L_0x7fbd038cd930 .cmp/gt.s 32, v0x7fbd038be420_0, v0x7fbd038bd680_0;
L_0x7fbd038cda30 .delay 32 (30,30,30) L_0x7fbd038cda30/d;
L_0x7fbd038cda30/d .functor MUXZ 32, L_0x7fbd02f74328, L_0x7fbd02f742e0, L_0x7fbd038cd930, C4<>;
L_0x7fbd038cdbd0 .cmp/gt 32, v0x7fbd038be420_0, v0x7fbd038bd680_0;
L_0x7fbd038cdc70 .delay 32 (30,30,30) L_0x7fbd038cdc70/d;
L_0x7fbd038cdc70/d .functor MUXZ 32, L_0x7fbd02f743b8, L_0x7fbd02f74370, L_0x7fbd038cdbd0, C4<>;
L_0x7fbd038cde90 .delay 32 (80,80,80) L_0x7fbd038cde90/d;
L_0x7fbd038cde90/d .arith/mult 32, v0x7fbd038bd680_0, v0x7fbd038be420_0;
L_0x7fbd038cdf70 .delay 32 (80,80,80) L_0x7fbd038cdf70/d;
L_0x7fbd038cdf70/d .arith/mult 32, v0x7fbd038bd680_0, v0x7fbd038bd680_0;
L_0x7fbd038ce110 .delay 32 (80,80,80) L_0x7fbd038ce110/d;
L_0x7fbd038ce110/d .arith/mult 32, v0x7fbd038bd680_0, v0x7fbd038bd680_0;
L_0x7fbd038cd610 .delay 32 (80,80,80) L_0x7fbd038cd610/d;
L_0x7fbd038cd610/d .arith/div.s 32, v0x7fbd038bd680_0, v0x7fbd038bd680_0;
L_0x7fbd038ce530 .delay 32 (80,80,80) L_0x7fbd038ce530/d;
L_0x7fbd038ce530/d .arith/mod.s 32, v0x7fbd038bd680_0, v0x7fbd038bd680_0;
L_0x7fbd038ce5d0 .delay 32 (80,80,80) L_0x7fbd038ce5d0/d;
L_0x7fbd038ce5d0/d .arith/mod 32, v0x7fbd038bd680_0, v0x7fbd038bd680_0;
S_0x7fbd038b1ab0 .scope module, "myBranchSelect" "branch_select" 2 125, 5 3 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 4 "SELECT";
    .port_info 3 /OUTPUT 1 "MUX_OUT";
v0x7fbd038b1d60_0 .net "BEQ", 0 0, L_0x7fbd038ce730;  1 drivers
v0x7fbd038b1e10_0 .net "BGE", 0 0, L_0x7fbd038cea10;  1 drivers
v0x7fbd038b1eb0_0 .net "BGEU", 0 0, L_0x7fbd038ceb50;  1 drivers
v0x7fbd038b1f60_0 .net "BLT", 0 0, L_0x7fbd038ce970;  1 drivers
v0x7fbd038b2000_0 .net "BLTU", 0 0, L_0x7fbd038ceab0;  1 drivers
v0x7fbd038b20e0_0 .net "BNE", 0 0, L_0x7fbd038ce7d0;  1 drivers
v0x7fbd038b2180_0 .net "DATA1", 31 0, v0x7fbd038c1c10_0;  1 drivers
v0x7fbd038b2230_0 .net "DATA2", 31 0, v0x7fbd038c1ce0_0;  1 drivers
v0x7fbd038b22e0_0 .var "MUX_OUT", 0 0;
v0x7fbd038b23f0_0 .net "SELECT", 3 0, v0x7fbd038c0e80_0;  1 drivers
E_0x7fbd038b1cf0/0 .event edge, v0x7fbd038b23f0_0, v0x7fbd038b1d60_0, v0x7fbd038b20e0_0, v0x7fbd038b1f60_0;
E_0x7fbd038b1cf0/1 .event edge, v0x7fbd038b1e10_0, v0x7fbd038b2000_0, v0x7fbd038b1eb0_0;
E_0x7fbd038b1cf0 .event/or E_0x7fbd038b1cf0/0, E_0x7fbd038b1cf0/1;
L_0x7fbd038ce730 .cmp/eq 32, v0x7fbd038c1c10_0, v0x7fbd038c1ce0_0;
L_0x7fbd038ce7d0 .cmp/ne 32, v0x7fbd038c1c10_0, v0x7fbd038c1ce0_0;
L_0x7fbd038ce970 .cmp/gt 32, v0x7fbd038c1ce0_0, v0x7fbd038c1c10_0;
L_0x7fbd038cea10 .cmp/ge 32, v0x7fbd038c1c10_0, v0x7fbd038c1ce0_0;
L_0x7fbd038ceab0 .cmp/gt 32, v0x7fbd038c1ce0_0, v0x7fbd038c1c10_0;
L_0x7fbd038ceb50 .cmp/ge 32, v0x7fbd038c1c10_0, v0x7fbd038c1ce0_0;
S_0x7fbd038b24b0 .scope module, "myControl" "control_unit" 2 87, 6 11 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 5 "alu_signal";
    .port_info 2 /OUTPUT 1 "reg_file_write";
    .port_info 3 /OUTPUT 3 "main_mem_write";
    .port_info 4 /OUTPUT 4 "main_mem_read";
    .port_info 5 /OUTPUT 4 "branch_control";
    .port_info 6 /OUTPUT 4 "immediate_select";
    .port_info 7 /OUTPUT 1 "oparand_1_select";
    .port_info 8 /OUTPUT 1 "oparand_2_select";
    .port_info 9 /OUTPUT 2 "reg_write_select";
    .port_info 10 /INPUT 1 "RESET";
L_0x7fbd038c4d00 .functor OR 1, L_0x7fbd038c4aa0, L_0x7fbd038c4c20, C4<0>, C4<0>;
L_0x7fbd038c4f30 .functor OR 1, L_0x7fbd038c4d00, L_0x7fbd038c4e10, C4<0>, C4<0>;
L_0x7fbd038c5120/d .functor OR 1, L_0x7fbd038c4f30, L_0x7fbd038c5040, C4<0>, C4<0>;
L_0x7fbd038c5120 .delay 1 (30,30,30) L_0x7fbd038c5120/d;
L_0x7fbd038c5800 .functor OR 1, L_0x7fbd038c5450, L_0x7fbd038c56c0, C4<0>, C4<0>;
L_0x7fbd038c5be0 .functor OR 1, L_0x7fbd038c5800, L_0x7fbd038c5ad0, C4<0>, C4<0>;
L_0x7fbd038c5da0/d .functor OR 1, L_0x7fbd038c5be0, L_0x7fbd038c5cc0, C4<0>, C4<0>;
L_0x7fbd038c5da0 .delay 1 (30,30,30) L_0x7fbd038c5da0/d;
L_0x7fbd038c6380/d .functor OR 1, L_0x7fbd038c6170, L_0x7fbd038c62e0, C4<0>, C4<0>;
L_0x7fbd038c6380 .delay 1 (30,30,30) L_0x7fbd038c6380/d;
L_0x7fbd038c6770 .functor OR 1, L_0x7fbd038c64f0, L_0x7fbd038c66d0, C4<0>, C4<0>;
L_0x7fbd038c6a70 .functor OR 1, L_0x7fbd038c6770, L_0x7fbd038c6920, C4<0>, C4<0>;
L_0x7fbd038c6ae0/d .functor NOT 1, L_0x7fbd038c6a70, C4<0>, C4<0>, C4<0>;
L_0x7fbd038c6ae0 .delay 1 (30,30,30) L_0x7fbd038c6ae0/d;
L_0x7fbd038c6ed0/d .functor BUFZ 3, L_0x7fbd038c4920, C4<000>, C4<000>, C4<000>;
L_0x7fbd038c6ed0 .delay 3 (30,30,30) L_0x7fbd038c6ed0/d;
L_0x7fbd038c7770 .functor OR 1, L_0x7fbd038c75b0, L_0x7fbd038c7690, C4<0>, C4<0>;
L_0x7fbd038c7940/d .functor OR 1, L_0x7fbd038c7770, L_0x7fbd038c7860, C4<0>, C4<0>;
L_0x7fbd038c7940 .delay 1 (30,30,30) L_0x7fbd038c7940/d;
L_0x7fbd038c7dd0 .functor OR 1, L_0x7fbd038c7c50, L_0x7fbd038c7cf0, C4<0>, C4<0>;
L_0x7fbd038c8330 .functor OR 1, L_0x7fbd038c8290, L_0x7fbd038c8450, C4<0>, C4<0>;
L_0x7fbd038c84f0 .functor OR 1, L_0x7fbd038c8330, L_0x7fbd038c8740, C4<0>, C4<0>;
L_0x7fbd038c8820 .functor OR 1, L_0x7fbd038c84f0, L_0x7fbd038c8a00, C4<0>, C4<0>;
L_0x7fbd038c8ae0 .functor OR 1, L_0x7fbd038c8820, L_0x7fbd038c8d60, C4<0>, C4<0>;
L_0x7fbd038c8e00 .functor OR 1, L_0x7fbd038c8ae0, L_0x7fbd038c9100, C4<0>, C4<0>;
L_0x7fbd038c91a0/d .functor OR 1, L_0x7fbd038c8e00, L_0x7fbd038c93b0, C4<0>, C4<0>;
L_0x7fbd038c91a0 .delay 1 (30,30,30) L_0x7fbd038c91a0/d;
L_0x7fbd038cad00 .functor OR 1, L_0x7fbd038cab80, L_0x7fbd038cac20, C4<0>, C4<0>;
L_0x7fbd038cb340 .functor OR 1, L_0x7fbd038cad00, L_0x7fbd038cb260, C4<0>, C4<0>;
L_0x7fbd038cafb0/d .functor OR 1, L_0x7fbd038cb340, L_0x7fbd038cb430, C4<0>, C4<0>;
L_0x7fbd038cafb0 .delay 1 (30,30,30) L_0x7fbd038cafb0/d;
L_0x7fbd038cb510 .functor OR 1, L_0x7fbd038c8eb0, L_0x7fbd038cb850, C4<0>, C4<0>;
L_0x7fbd038cb6a0 .functor OR 1, L_0x7fbd038cb510, L_0x7fbd038cb5c0, C4<0>, C4<0>;
L_0x7fbd038cb8f0 .functor OR 1, L_0x7fbd038cb6a0, L_0x7fbd038cb750, C4<0>, C4<0>;
L_0x7fbd038cbac0 .functor OR 1, L_0x7fbd038cb8f0, L_0x7fbd038cb9e0, C4<0>, C4<0>;
L_0x7fbd038cbc90 .functor OR 1, L_0x7fbd038cbac0, L_0x7fbd038cbb80, C4<0>, C4<0>;
L_0x7fbd038cbe60 .functor OR 1, L_0x7fbd038cbc90, L_0x7fbd038cbd80, C4<0>, C4<0>;
L_0x7fbd038cc090/d .functor OR 1, L_0x7fbd038cbe60, L_0x7fbd038cbf70, C4<0>, C4<0>;
L_0x7fbd038cc090 .delay 1 (30,30,30) L_0x7fbd038cc090/d;
L_0x7fbd038cc730/d .functor NOT 1, L_0x7fbd038cc200, C4<0>, C4<0>, C4<0>;
L_0x7fbd038cc730 .delay 1 (30,30,30) L_0x7fbd038cc730/d;
L_0x7fbd038cc3c0 .functor OR 1, L_0x7fbd038c9710, L_0x7fbd038c97f0, C4<0>, C4<0>;
L_0x7fbd038cc550/d .functor OR 1, L_0x7fbd038cc3c0, L_0x7fbd038cc470, C4<0>, C4<0>;
L_0x7fbd038cc550 .delay 1 (30,30,30) L_0x7fbd038cc550/d;
v0x7fbd038b2da0_0 .net "INSTRUCTION", 31 0, v0x7fbd038c1fa0_0;  1 drivers
v0x7fbd038b2e60_0 .net "RESET", 0 0, o0x7fbd02f42b48;  alias, 0 drivers
L_0x7fbd02f73128 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b2f00_0 .net/2u *"_ivl_10", 6 0, L_0x7fbd02f73128;  1 drivers
v0x7fbd038b2fa0_0 .net *"_ivl_105", 1 0, L_0x7fbd038c6f90;  1 drivers
L_0x7fbd02f73518 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b3050_0 .net/2u *"_ivl_108", 6 0, L_0x7fbd02f73518;  1 drivers
v0x7fbd038b3140_0 .net *"_ivl_110", 0 0, L_0x7fbd038c7070;  1 drivers
v0x7fbd038b31e0_0 .net *"_ivl_116", 2 0, L_0x7fbd038c6ed0;  1 drivers
L_0x7fbd02f73560 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b3290_0 .net/2u *"_ivl_119", 6 0, L_0x7fbd02f73560;  1 drivers
v0x7fbd038b3340_0 .net *"_ivl_12", 0 0, L_0x7fbd038c4c20;  1 drivers
v0x7fbd038b3450_0 .net *"_ivl_121", 0 0, L_0x7fbd038c75b0;  1 drivers
L_0x7fbd02f735a8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b34e0_0 .net/2u *"_ivl_123", 6 0, L_0x7fbd02f735a8;  1 drivers
v0x7fbd038b3590_0 .net *"_ivl_125", 0 0, L_0x7fbd038c7690;  1 drivers
v0x7fbd038b3630_0 .net *"_ivl_127", 0 0, L_0x7fbd038c7770;  1 drivers
L_0x7fbd02f735f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b36e0_0 .net/2u *"_ivl_129", 6 0, L_0x7fbd02f735f0;  1 drivers
v0x7fbd038b3790_0 .net *"_ivl_131", 0 0, L_0x7fbd038c7860;  1 drivers
v0x7fbd038b3830_0 .net *"_ivl_133", 0 0, L_0x7fbd038c7940;  1 drivers
L_0x7fbd02f73638 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b38e0_0 .net/2u *"_ivl_138", 6 0, L_0x7fbd02f73638;  1 drivers
v0x7fbd038b3a70_0 .net *"_ivl_14", 0 0, L_0x7fbd038c4d00;  1 drivers
v0x7fbd038b3b00_0 .net *"_ivl_140", 0 0, L_0x7fbd038c7c50;  1 drivers
L_0x7fbd02f73680 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b3ba0_0 .net/2u *"_ivl_142", 6 0, L_0x7fbd02f73680;  1 drivers
v0x7fbd038b3c50_0 .net *"_ivl_144", 0 0, L_0x7fbd038c7cf0;  1 drivers
v0x7fbd038b3cf0_0 .net *"_ivl_147", 0 0, L_0x7fbd038c7dd0;  1 drivers
L_0x7fbd02f736c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b3d90_0 .net/2u *"_ivl_148", 2 0, L_0x7fbd02f736c8;  1 drivers
v0x7fbd038b3e40_0 .net *"_ivl_150", 2 0, L_0x7fbd038c7ec0;  1 drivers
v0x7fbd038b3ef0_0 .net *"_ivl_154", 9 0, L_0x7fbd038c81f0;  1 drivers
L_0x7fbd02f73710 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b3fa0_0 .net/2u *"_ivl_156", 9 0, L_0x7fbd02f73710;  1 drivers
v0x7fbd038b4050_0 .net *"_ivl_158", 0 0, L_0x7fbd038c8290;  1 drivers
L_0x7fbd02f73170 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b40f0_0 .net/2u *"_ivl_16", 6 0, L_0x7fbd02f73170;  1 drivers
v0x7fbd038b41a0_0 .net *"_ivl_160", 9 0, L_0x7fbd038c80e0;  1 drivers
L_0x7fbd02f73758 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b4250_0 .net/2u *"_ivl_162", 9 0, L_0x7fbd02f73758;  1 drivers
v0x7fbd038b4300_0 .net *"_ivl_164", 0 0, L_0x7fbd038c8450;  1 drivers
v0x7fbd038b43a0_0 .net *"_ivl_166", 0 0, L_0x7fbd038c8330;  1 drivers
v0x7fbd038b4450_0 .net *"_ivl_168", 9 0, L_0x7fbd038c86a0;  1 drivers
L_0x7fbd02f737a0 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b3990_0 .net/2u *"_ivl_170", 9 0, L_0x7fbd02f737a0;  1 drivers
v0x7fbd038b46e0_0 .net *"_ivl_172", 0 0, L_0x7fbd038c8740;  1 drivers
v0x7fbd038b4770_0 .net *"_ivl_174", 0 0, L_0x7fbd038c84f0;  1 drivers
v0x7fbd038b4800_0 .net *"_ivl_176", 16 0, L_0x7fbd038c8960;  1 drivers
L_0x7fbd02f737e8 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b48b0_0 .net/2u *"_ivl_178", 16 0, L_0x7fbd02f737e8;  1 drivers
v0x7fbd038b4960_0 .net *"_ivl_18", 0 0, L_0x7fbd038c4e10;  1 drivers
v0x7fbd038b4a00_0 .net *"_ivl_180", 0 0, L_0x7fbd038c8a00;  1 drivers
v0x7fbd038b4aa0_0 .net *"_ivl_182", 0 0, L_0x7fbd038c8820;  1 drivers
v0x7fbd038b4b50_0 .net *"_ivl_184", 16 0, L_0x7fbd038c8cc0;  1 drivers
L_0x7fbd02f73830 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b4c00_0 .net/2u *"_ivl_186", 16 0, L_0x7fbd02f73830;  1 drivers
v0x7fbd038b4cb0_0 .net *"_ivl_188", 0 0, L_0x7fbd038c8d60;  1 drivers
v0x7fbd038b4d50_0 .net *"_ivl_190", 0 0, L_0x7fbd038c8ae0;  1 drivers
v0x7fbd038b4e00_0 .net *"_ivl_192", 16 0, L_0x7fbd038c8f60;  1 drivers
L_0x7fbd02f73878 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b4eb0_0 .net/2u *"_ivl_194", 16 0, L_0x7fbd02f73878;  1 drivers
v0x7fbd038b4f60_0 .net *"_ivl_196", 0 0, L_0x7fbd038c9100;  1 drivers
v0x7fbd038b5000_0 .net *"_ivl_198", 0 0, L_0x7fbd038c8e00;  1 drivers
v0x7fbd038b50b0_0 .net *"_ivl_20", 0 0, L_0x7fbd038c4f30;  1 drivers
v0x7fbd038b5160_0 .net *"_ivl_200", 16 0, L_0x7fbd038c9310;  1 drivers
L_0x7fbd02f738c0 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5210_0 .net/2u *"_ivl_202", 16 0, L_0x7fbd02f738c0;  1 drivers
v0x7fbd038b52c0_0 .net *"_ivl_204", 0 0, L_0x7fbd038c93b0;  1 drivers
v0x7fbd038b5360_0 .net *"_ivl_206", 0 0, L_0x7fbd038c91a0;  1 drivers
L_0x7fbd02f73908 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5410_0 .net/2u *"_ivl_211", 6 0, L_0x7fbd02f73908;  1 drivers
v0x7fbd038b54c0_0 .net *"_ivl_213", 0 0, L_0x7fbd038c6820;  1 drivers
L_0x7fbd02f73950 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5560_0 .net/2u *"_ivl_215", 2 0, L_0x7fbd02f73950;  1 drivers
L_0x7fbd02f73998 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5610_0 .net/2u *"_ivl_217", 6 0, L_0x7fbd02f73998;  1 drivers
v0x7fbd038b56c0_0 .net *"_ivl_219", 0 0, L_0x7fbd038c9490;  1 drivers
L_0x7fbd02f731b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5760_0 .net/2u *"_ivl_22", 6 0, L_0x7fbd02f731b8;  1 drivers
L_0x7fbd02f739e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5810_0 .net/2u *"_ivl_221", 2 0, L_0x7fbd02f739e0;  1 drivers
L_0x7fbd02f73a28 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b58c0_0 .net/2u *"_ivl_223", 6 0, L_0x7fbd02f73a28;  1 drivers
v0x7fbd038b5970_0 .net *"_ivl_225", 0 0, L_0x7fbd038c9aa0;  1 drivers
L_0x7fbd02f73a70 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5a10_0 .net/2u *"_ivl_227", 2 0, L_0x7fbd02f73a70;  1 drivers
L_0x7fbd02f73ab8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5ac0_0 .net/2u *"_ivl_229", 6 0, L_0x7fbd02f73ab8;  1 drivers
v0x7fbd038b4500_0 .net *"_ivl_231", 0 0, L_0x7fbd038c9930;  1 drivers
L_0x7fbd02f73b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b45a0_0 .net/2u *"_ivl_233", 2 0, L_0x7fbd02f73b00;  1 drivers
L_0x7fbd02f73b48 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b4650_0 .net/2u *"_ivl_235", 6 0, L_0x7fbd02f73b48;  1 drivers
v0x7fbd038b5b70_0 .net *"_ivl_237", 0 0, L_0x7fbd038c7170;  1 drivers
L_0x7fbd02f73b90 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5c10_0 .net/2u *"_ivl_239", 2 0, L_0x7fbd02f73b90;  1 drivers
v0x7fbd038b5cc0_0 .net *"_ivl_24", 0 0, L_0x7fbd038c5040;  1 drivers
L_0x7fbd02f73bd8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5d60_0 .net/2u *"_ivl_241", 6 0, L_0x7fbd02f73bd8;  1 drivers
v0x7fbd038b5e10_0 .net *"_ivl_243", 0 0, L_0x7fbd038c7250;  1 drivers
L_0x7fbd02f73c20 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5eb0_0 .net/2u *"_ivl_245", 2 0, L_0x7fbd02f73c20;  1 drivers
L_0x7fbd02f73c68 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b5f60_0 .net/2u *"_ivl_247", 6 0, L_0x7fbd02f73c68;  1 drivers
v0x7fbd038b6010_0 .net *"_ivl_249", 0 0, L_0x7fbd038c9cf0;  1 drivers
L_0x7fbd02f73cb0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b60b0_0 .net/2u *"_ivl_251", 2 0, L_0x7fbd02f73cb0;  1 drivers
v0x7fbd038b6160_0 .net *"_ivl_253", 9 0, L_0x7fbd038c9b40;  1 drivers
L_0x7fbd02f73cf8 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b6210_0 .net *"_ivl_255", 9 0, L_0x7fbd02f73cf8;  1 drivers
v0x7fbd038b62c0_0 .net *"_ivl_257", 0 0, L_0x7fbd038c9c40;  1 drivers
L_0x7fbd02f73d40 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b6360_0 .net/2u *"_ivl_259", 2 0, L_0x7fbd02f73d40;  1 drivers
L_0x7fbd02f73d88 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b6410_0 .net/2u *"_ivl_261", 6 0, L_0x7fbd02f73d88;  1 drivers
v0x7fbd038b64c0_0 .net *"_ivl_263", 0 0, L_0x7fbd038c9df0;  1 drivers
L_0x7fbd02f73dd0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b6560_0 .net/2u *"_ivl_265", 2 0, L_0x7fbd02f73dd0;  1 drivers
L_0x7fbd02f73e18 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b6610_0 .net *"_ivl_267", 2 0, L_0x7fbd02f73e18;  1 drivers
v0x7fbd038b66c0_0 .net *"_ivl_269", 2 0, L_0x7fbd038c9eb0;  1 drivers
v0x7fbd038b6770_0 .net *"_ivl_271", 2 0, L_0x7fbd038ca410;  1 drivers
v0x7fbd038b6820_0 .net *"_ivl_273", 2 0, L_0x7fbd038ca570;  1 drivers
v0x7fbd038b68d0_0 .net *"_ivl_275", 2 0, L_0x7fbd038ca270;  1 drivers
v0x7fbd038b6980_0 .net *"_ivl_277", 2 0, L_0x7fbd038ca840;  1 drivers
v0x7fbd038b6a30_0 .net *"_ivl_279", 2 0, L_0x7fbd038ca690;  1 drivers
v0x7fbd038b6ae0_0 .net *"_ivl_281", 2 0, L_0x7fbd038caae0;  1 drivers
v0x7fbd038b6b90_0 .net *"_ivl_283", 2 0, L_0x7fbd038ca960;  1 drivers
v0x7fbd038b6c40_0 .net *"_ivl_285", 2 0, L_0x7fbd038cad90;  1 drivers
L_0x7fbd02f73e60 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b6cf0_0 .net/2u *"_ivl_287", 6 0, L_0x7fbd02f73e60;  1 drivers
v0x7fbd038b6da0_0 .net *"_ivl_289", 0 0, L_0x7fbd038cab80;  1 drivers
L_0x7fbd02f73ea8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b6e40_0 .net/2u *"_ivl_291", 6 0, L_0x7fbd02f73ea8;  1 drivers
v0x7fbd038b6ef0_0 .net *"_ivl_293", 0 0, L_0x7fbd038cac20;  1 drivers
v0x7fbd038b6f90_0 .net *"_ivl_295", 0 0, L_0x7fbd038cad00;  1 drivers
L_0x7fbd02f73ef0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b7040_0 .net/2u *"_ivl_297", 6 0, L_0x7fbd02f73ef0;  1 drivers
v0x7fbd038b70f0_0 .net *"_ivl_299", 0 0, L_0x7fbd038cb260;  1 drivers
v0x7fbd038b7190_0 .net *"_ivl_301", 0 0, L_0x7fbd038cb340;  1 drivers
L_0x7fbd02f73f38 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b7240_0 .net/2u *"_ivl_303", 6 0, L_0x7fbd02f73f38;  1 drivers
v0x7fbd038b72f0_0 .net *"_ivl_305", 0 0, L_0x7fbd038cb430;  1 drivers
L_0x7fbd02f73f80 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b7390_0 .net/2u *"_ivl_309", 6 0, L_0x7fbd02f73f80;  1 drivers
v0x7fbd038b7440_0 .net *"_ivl_311", 0 0, L_0x7fbd038c8eb0;  1 drivers
L_0x7fbd02f73fc8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b74e0_0 .net/2u *"_ivl_313", 6 0, L_0x7fbd02f73fc8;  1 drivers
v0x7fbd038b7590_0 .net *"_ivl_315", 0 0, L_0x7fbd038cb850;  1 drivers
v0x7fbd038b7630_0 .net *"_ivl_317", 0 0, L_0x7fbd038cb510;  1 drivers
L_0x7fbd02f74010 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b76e0_0 .net/2u *"_ivl_319", 6 0, L_0x7fbd02f74010;  1 drivers
v0x7fbd038b7790_0 .net *"_ivl_321", 0 0, L_0x7fbd038cb5c0;  1 drivers
v0x7fbd038b7830_0 .net *"_ivl_323", 0 0, L_0x7fbd038cb6a0;  1 drivers
L_0x7fbd02f74058 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b78e0_0 .net/2u *"_ivl_325", 6 0, L_0x7fbd02f74058;  1 drivers
v0x7fbd038b7990_0 .net *"_ivl_327", 0 0, L_0x7fbd038cb750;  1 drivers
v0x7fbd038b7a30_0 .net *"_ivl_329", 0 0, L_0x7fbd038cb8f0;  1 drivers
L_0x7fbd02f740a0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b7ae0_0 .net/2u *"_ivl_331", 6 0, L_0x7fbd02f740a0;  1 drivers
v0x7fbd038b7b90_0 .net *"_ivl_333", 0 0, L_0x7fbd038cb9e0;  1 drivers
v0x7fbd038b7c30_0 .net *"_ivl_335", 0 0, L_0x7fbd038cbac0;  1 drivers
L_0x7fbd02f740e8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b7ce0_0 .net/2u *"_ivl_337", 6 0, L_0x7fbd02f740e8;  1 drivers
v0x7fbd038b7d90_0 .net *"_ivl_339", 0 0, L_0x7fbd038cbb80;  1 drivers
v0x7fbd038b7e30_0 .net *"_ivl_34", 16 0, L_0x7fbd038c5290;  1 drivers
v0x7fbd038b7ee0_0 .net *"_ivl_341", 0 0, L_0x7fbd038cbc90;  1 drivers
L_0x7fbd02f74130 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b7f90_0 .net/2u *"_ivl_343", 6 0, L_0x7fbd02f74130;  1 drivers
v0x7fbd038b8040_0 .net *"_ivl_345", 0 0, L_0x7fbd038cbd80;  1 drivers
v0x7fbd038b80e0_0 .net *"_ivl_347", 0 0, L_0x7fbd038cbe60;  1 drivers
L_0x7fbd02f74178 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b8190_0 .net/2u *"_ivl_349", 6 0, L_0x7fbd02f74178;  1 drivers
v0x7fbd038b8240_0 .net *"_ivl_351", 0 0, L_0x7fbd038cbf70;  1 drivers
L_0x7fbd02f741c0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b82e0_0 .net/2u *"_ivl_357", 6 0, L_0x7fbd02f741c0;  1 drivers
v0x7fbd038b8390_0 .net *"_ivl_359", 0 0, L_0x7fbd038cc200;  1 drivers
L_0x7fbd02f73248 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b8430_0 .net/2u *"_ivl_36", 16 0, L_0x7fbd02f73248;  1 drivers
v0x7fbd038b84e0_0 .net *"_ivl_361", 0 0, L_0x7fbd038cc730;  1 drivers
L_0x7fbd02f74208 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b8590_0 .net/2u *"_ivl_366", 6 0, L_0x7fbd02f74208;  1 drivers
v0x7fbd038b8640_0 .net *"_ivl_368", 0 0, L_0x7fbd038c9710;  1 drivers
L_0x7fbd02f74250 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b86e0_0 .net/2u *"_ivl_370", 6 0, L_0x7fbd02f74250;  1 drivers
v0x7fbd038b8790_0 .net *"_ivl_372", 0 0, L_0x7fbd038c97f0;  1 drivers
v0x7fbd038b8830_0 .net *"_ivl_374", 0 0, L_0x7fbd038cc3c0;  1 drivers
L_0x7fbd02f74298 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b88e0_0 .net/2u *"_ivl_376", 6 0, L_0x7fbd02f74298;  1 drivers
v0x7fbd038b8990_0 .net *"_ivl_378", 0 0, L_0x7fbd038cc470;  1 drivers
v0x7fbd038b8a30_0 .net *"_ivl_38", 0 0, L_0x7fbd038c5450;  1 drivers
v0x7fbd038b8ad0_0 .net *"_ivl_380", 0 0, L_0x7fbd038cc550;  1 drivers
v0x7fbd038b8b80_0 .net *"_ivl_40", 16 0, L_0x7fbd038c55a0;  1 drivers
L_0x7fbd02f73290 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b8c30_0 .net/2u *"_ivl_42", 16 0, L_0x7fbd02f73290;  1 drivers
v0x7fbd038b8ce0_0 .net *"_ivl_44", 0 0, L_0x7fbd038c56c0;  1 drivers
v0x7fbd038b8d80_0 .net *"_ivl_46", 0 0, L_0x7fbd038c5800;  1 drivers
v0x7fbd038b8e30_0 .net *"_ivl_48", 16 0, L_0x7fbd038c58b0;  1 drivers
L_0x7fbd02f732d8 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b8ee0_0 .net/2u *"_ivl_50", 16 0, L_0x7fbd02f732d8;  1 drivers
v0x7fbd038b8f90_0 .net *"_ivl_52", 0 0, L_0x7fbd038c5ad0;  1 drivers
v0x7fbd038b9030_0 .net *"_ivl_54", 0 0, L_0x7fbd038c5be0;  1 drivers
L_0x7fbd02f73320 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b90e0_0 .net/2u *"_ivl_56", 6 0, L_0x7fbd02f73320;  1 drivers
v0x7fbd038b9190_0 .net *"_ivl_58", 0 0, L_0x7fbd038c5cc0;  1 drivers
L_0x7fbd02f730e0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b9230_0 .net/2u *"_ivl_6", 6 0, L_0x7fbd02f730e0;  1 drivers
v0x7fbd038b92e0_0 .net *"_ivl_60", 0 0, L_0x7fbd038c5da0;  1 drivers
v0x7fbd038b9390_0 .net *"_ivl_65", 13 0, L_0x7fbd038c60d0;  1 drivers
L_0x7fbd02f73368 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b9440_0 .net/2u *"_ivl_67", 13 0, L_0x7fbd02f73368;  1 drivers
v0x7fbd038b94f0_0 .net *"_ivl_69", 0 0, L_0x7fbd038c6170;  1 drivers
L_0x7fbd02f733b0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b9590_0 .net/2u *"_ivl_71", 6 0, L_0x7fbd02f733b0;  1 drivers
v0x7fbd038b9640_0 .net *"_ivl_73", 0 0, L_0x7fbd038c62e0;  1 drivers
v0x7fbd038b96e0_0 .net *"_ivl_75", 0 0, L_0x7fbd038c6380;  1 drivers
L_0x7fbd02f733f8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b9790_0 .net/2u *"_ivl_77", 6 0, L_0x7fbd02f733f8;  1 drivers
v0x7fbd038b9840_0 .net *"_ivl_79", 0 0, L_0x7fbd038c64f0;  1 drivers
v0x7fbd038b98e0_0 .net *"_ivl_8", 0 0, L_0x7fbd038c4aa0;  1 drivers
L_0x7fbd02f73440 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b9980_0 .net/2u *"_ivl_81", 6 0, L_0x7fbd02f73440;  1 drivers
v0x7fbd038b9a30_0 .net *"_ivl_83", 0 0, L_0x7fbd038c66d0;  1 drivers
v0x7fbd038b9ad0_0 .net *"_ivl_85", 0 0, L_0x7fbd038c6770;  1 drivers
L_0x7fbd02f73488 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b9b80_0 .net/2u *"_ivl_87", 6 0, L_0x7fbd02f73488;  1 drivers
v0x7fbd038b9c30_0 .net *"_ivl_89", 0 0, L_0x7fbd038c6920;  1 drivers
v0x7fbd038b9cd0_0 .net *"_ivl_91", 0 0, L_0x7fbd038c6a70;  1 drivers
L_0x7fbd02f734d0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b9d80_0 .net/2u *"_ivl_97", 6 0, L_0x7fbd02f734d0;  1 drivers
v0x7fbd038b9e30_0 .net *"_ivl_99", 0 0, L_0x7fbd038c6bd0;  1 drivers
v0x7fbd038b9ed0_0 .net "alu_signal", 4 0, L_0x7fbd038c5ed0;  alias, 1 drivers
v0x7fbd038b9f80_0 .net "branch_control", 3 0, L_0x7fbd038c7bb0;  alias, 1 drivers
v0x7fbd038ba030_0 .net "funct3", 2 0, L_0x7fbd038c4920;  1 drivers
v0x7fbd038ba0f0_0 .net "funct3_mux_select", 0 0, L_0x7fbd038c5120;  1 drivers
v0x7fbd038ba180_0 .net "funct7", 6 0, L_0x7fbd038c49c0;  1 drivers
v0x7fbd038ba210_0 .net "immediate_select", 3 0, L_0x7fbd038c9610;  alias, 1 drivers
v0x7fbd038ba2a0_0 .net "main_mem_read", 3 0, L_0x7fbd038c7470;  alias, 1 drivers
v0x7fbd038ba330_0 .net "main_mem_write", 2 0, L_0x7fbd038c6d50;  alias, 1 drivers
v0x7fbd038ba3c0_0 .net "oparand_1_select", 0 0, L_0x7fbd038cafb0;  alias, 1 drivers
v0x7fbd038ba460_0 .net "oparand_2_select", 0 0, L_0x7fbd038cc090;  alias, 1 drivers
v0x7fbd038ba500_0 .net "opcode", 6 0, L_0x7fbd038c4880;  1 drivers
v0x7fbd038ba5b0_0 .net "reg_file_write", 0 0, L_0x7fbd038c6ae0;  alias, 1 drivers
v0x7fbd038ba650_0 .net "reg_write_select", 1 0, L_0x7fbd038cc960;  alias, 1 drivers
L_0x7fbd038c4880 .part v0x7fbd038c1fa0_0, 0, 7;
L_0x7fbd038c4920 .part v0x7fbd038c1fa0_0, 12, 3;
L_0x7fbd038c49c0 .part v0x7fbd038c1fa0_0, 25, 7;
L_0x7fbd038c4aa0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f730e0;
L_0x7fbd038c4c20 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73128;
L_0x7fbd038c4e10 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73170;
L_0x7fbd038c5040 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f731b8;
L_0x7fbd038c5290 .concat [ 7 3 7 0], L_0x7fbd038c49c0, L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c5450 .cmp/eq 17, L_0x7fbd038c5290, L_0x7fbd02f73248;
L_0x7fbd038c55a0 .concat [ 7 3 7 0], L_0x7fbd038c49c0, L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c56c0 .cmp/eq 17, L_0x7fbd038c55a0, L_0x7fbd02f73290;
L_0x7fbd038c58b0 .concat [ 7 3 7 0], L_0x7fbd038c49c0, L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c5ad0 .cmp/eq 17, L_0x7fbd038c58b0, L_0x7fbd02f732d8;
L_0x7fbd038c5cc0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73320;
L_0x7fbd038c5ed0 .concat8 [ 3 1 1 0], v0x7fbd038b2be0_0, L_0x7fbd038c6380, L_0x7fbd038c5da0;
L_0x7fbd038c60d0 .concat [ 7 7 0 0], L_0x7fbd038c49c0, L_0x7fbd038c4880;
L_0x7fbd038c6170 .cmp/eq 14, L_0x7fbd038c60d0, L_0x7fbd02f73368;
L_0x7fbd038c62e0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f733b0;
L_0x7fbd038c64f0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f733f8;
L_0x7fbd038c66d0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73440;
L_0x7fbd038c6920 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73488;
L_0x7fbd038c6bd0 .delay 1 (30,30,30) L_0x7fbd038c6bd0/d;
L_0x7fbd038c6bd0/d .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f734d0;
L_0x7fbd038c6d50 .concat8 [ 2 1 0 0], L_0x7fbd038c6f90, L_0x7fbd038c6bd0;
L_0x7fbd038c6f90 .delay 2 (30,30,30) L_0x7fbd038c6f90/d;
L_0x7fbd038c6f90/d .part L_0x7fbd038c4920, 0, 2;
L_0x7fbd038c7070 .delay 1 (30,30,30) L_0x7fbd038c7070/d;
L_0x7fbd038c7070/d .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73518;
L_0x7fbd038c7470 .concat8 [ 3 1 0 0], L_0x7fbd038c6ed0, L_0x7fbd038c7070;
L_0x7fbd038c75b0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73560;
L_0x7fbd038c7690 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f735a8;
L_0x7fbd038c7860 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f735f0;
L_0x7fbd038c7bb0 .concat8 [ 3 1 0 0], L_0x7fbd038c7ec0, L_0x7fbd038c7940;
L_0x7fbd038c7c50 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73638;
L_0x7fbd038c7cf0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73680;
L_0x7fbd038c7ec0 .delay 3 (30,30,30) L_0x7fbd038c7ec0/d;
L_0x7fbd038c7ec0/d .functor MUXZ 3, L_0x7fbd038c4920, L_0x7fbd02f736c8, L_0x7fbd038c7dd0, C4<>;
L_0x7fbd038c81f0 .concat [ 3 7 0 0], L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c8290 .cmp/eq 10, L_0x7fbd038c81f0, L_0x7fbd02f73710;
L_0x7fbd038c80e0 .concat [ 3 7 0 0], L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c8450 .cmp/eq 10, L_0x7fbd038c80e0, L_0x7fbd02f73758;
L_0x7fbd038c86a0 .concat [ 3 7 0 0], L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c8740 .cmp/eq 10, L_0x7fbd038c86a0, L_0x7fbd02f737a0;
L_0x7fbd038c8960 .concat [ 7 3 7 0], L_0x7fbd038c49c0, L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c8a00 .cmp/eq 17, L_0x7fbd038c8960, L_0x7fbd02f737e8;
L_0x7fbd038c8cc0 .concat [ 7 3 7 0], L_0x7fbd038c49c0, L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c8d60 .cmp/eq 17, L_0x7fbd038c8cc0, L_0x7fbd02f73830;
L_0x7fbd038c8f60 .concat [ 7 3 7 0], L_0x7fbd038c49c0, L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c9100 .cmp/eq 17, L_0x7fbd038c8f60, L_0x7fbd02f73878;
L_0x7fbd038c9310 .concat [ 7 3 7 0], L_0x7fbd038c49c0, L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c93b0 .cmp/eq 17, L_0x7fbd038c9310, L_0x7fbd02f738c0;
L_0x7fbd038c9610 .concat8 [ 3 1 0 0], L_0x7fbd038cad90, L_0x7fbd038c91a0;
L_0x7fbd038c6820 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73908;
L_0x7fbd038c9490 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73998;
L_0x7fbd038c9aa0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73a28;
L_0x7fbd038c9930 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73ab8;
L_0x7fbd038c7170 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73b48;
L_0x7fbd038c7250 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73bd8;
L_0x7fbd038c9cf0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73c68;
L_0x7fbd038c9b40 .concat [ 3 7 0 0], L_0x7fbd038c4920, L_0x7fbd038c4880;
L_0x7fbd038c9c40 .cmp/eq 10, L_0x7fbd038c9b40, L_0x7fbd02f73cf8;
L_0x7fbd038c9df0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73d88;
L_0x7fbd038c9eb0 .functor MUXZ 3, L_0x7fbd02f73e18, L_0x7fbd02f73dd0, L_0x7fbd038c9df0, C4<>;
L_0x7fbd038ca410 .functor MUXZ 3, L_0x7fbd038c9eb0, L_0x7fbd02f73d40, L_0x7fbd038c9c40, C4<>;
L_0x7fbd038ca570 .functor MUXZ 3, L_0x7fbd038ca410, L_0x7fbd02f73cb0, L_0x7fbd038c9cf0, C4<>;
L_0x7fbd038ca270 .functor MUXZ 3, L_0x7fbd038ca570, L_0x7fbd02f73c20, L_0x7fbd038c7250, C4<>;
L_0x7fbd038ca840 .functor MUXZ 3, L_0x7fbd038ca270, L_0x7fbd02f73b90, L_0x7fbd038c7170, C4<>;
L_0x7fbd038ca690 .functor MUXZ 3, L_0x7fbd038ca840, L_0x7fbd02f73b00, L_0x7fbd038c9930, C4<>;
L_0x7fbd038caae0 .functor MUXZ 3, L_0x7fbd038ca690, L_0x7fbd02f73a70, L_0x7fbd038c9aa0, C4<>;
L_0x7fbd038ca960 .functor MUXZ 3, L_0x7fbd038caae0, L_0x7fbd02f739e0, L_0x7fbd038c9490, C4<>;
L_0x7fbd038cad90 .delay 3 (30,30,30) L_0x7fbd038cad90/d;
L_0x7fbd038cad90/d .functor MUXZ 3, L_0x7fbd038ca960, L_0x7fbd02f73950, L_0x7fbd038c6820, C4<>;
L_0x7fbd038cab80 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73e60;
L_0x7fbd038cac20 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73ea8;
L_0x7fbd038cb260 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73ef0;
L_0x7fbd038cb430 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73f38;
L_0x7fbd038c8eb0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73f80;
L_0x7fbd038cb850 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f73fc8;
L_0x7fbd038cb5c0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f74010;
L_0x7fbd038cb750 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f74058;
L_0x7fbd038cb9e0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f740a0;
L_0x7fbd038cbb80 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f740e8;
L_0x7fbd038cbd80 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f74130;
L_0x7fbd038cbf70 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f74178;
L_0x7fbd038cc200 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f741c0;
L_0x7fbd038cc960 .concat8 [ 1 1 0 0], L_0x7fbd038cc730, L_0x7fbd038cc550;
L_0x7fbd038c9710 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f74208;
L_0x7fbd038c97f0 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f74250;
L_0x7fbd038cc470 .cmp/eq 7, L_0x7fbd038c4880, L_0x7fbd02f74298;
S_0x7fbd038b27e0 .scope module, "funct3_mux" "mux2to1_3bit" 6 36, 7 3 0, S_0x7fbd038b24b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "INPUT1";
    .port_info 1 /INPUT 3 "INPUT2";
    .port_info 2 /OUTPUT 3 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7fbd038b2a70_0 .net "INPUT1", 2 0, L_0x7fbd038c4920;  alias, 1 drivers
L_0x7fbd02f73200 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038b2b30_0 .net "INPUT2", 2 0, L_0x7fbd02f73200;  1 drivers
v0x7fbd038b2be0_0 .var "RESULT", 2 0;
v0x7fbd038b2ca0_0 .net "SELECT", 0 0, L_0x7fbd038c5120;  alias, 1 drivers
E_0x7fbd038b2a10 .event edge, v0x7fbd038b2ca0_0, v0x7fbd038b2a70_0, v0x7fbd038b2b30_0;
S_0x7fbd038ba810 .scope module, "myImmediate" "immediate_select" 2 85, 8 3 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST";
    .port_info 1 /INPUT 4 "SELECT";
    .port_info 2 /OUTPUT 32 "OUT";
v0x7fbd038baa80_0 .net "INST", 31 0, v0x7fbd038c1fa0_0;  alias, 1 drivers
v0x7fbd038bab50_0 .var "OUT", 31 0;
v0x7fbd038babf0_0 .net "SELECT", 3 0, L_0x7fbd038c9610;  alias, 1 drivers
v0x7fbd038bacc0_0 .net "TYPE1", 19 0, L_0x7fbd038c3fb0;  1 drivers
v0x7fbd038bad60_0 .net "TYPE2", 19 0, L_0x7fbd038c4050;  1 drivers
v0x7fbd038bae50_0 .net "TYPE3", 11 0, L_0x7fbd038c40f0;  1 drivers
v0x7fbd038baf00_0 .net "TYPE4", 11 0, L_0x7fbd038c43d0;  1 drivers
v0x7fbd038bafb0_0 .net "TYPE5", 11 0, L_0x7fbd038c4670;  1 drivers
v0x7fbd038bb060_0 .net "TYPE6", 4 0, L_0x7fbd038c47e0;  1 drivers
v0x7fbd038bb170_0 .net *"_ivl_13", 6 0, L_0x7fbd038c44f0;  1 drivers
v0x7fbd038bb220_0 .net *"_ivl_15", 4 0, L_0x7fbd038c45d0;  1 drivers
v0x7fbd038bb2d0_0 .net *"_ivl_7", 6 0, L_0x7fbd038c4190;  1 drivers
v0x7fbd038bb380_0 .net *"_ivl_9", 4 0, L_0x7fbd038c4330;  1 drivers
E_0x7fbd038baa10/0 .event edge, v0x7fbd038ba210_0, v0x7fbd038bacc0_0, v0x7fbd038bad60_0, v0x7fbd038b2da0_0;
E_0x7fbd038baa10/1 .event edge, v0x7fbd038bae50_0, v0x7fbd038baf00_0, v0x7fbd038bafb0_0, v0x7fbd038bb060_0;
E_0x7fbd038baa10 .event/or E_0x7fbd038baa10/0, E_0x7fbd038baa10/1;
L_0x7fbd038c3fb0 .part v0x7fbd038c1fa0_0, 12, 20;
L_0x7fbd038c4050 .part v0x7fbd038c1fa0_0, 12, 20;
L_0x7fbd038c40f0 .part v0x7fbd038c1fa0_0, 20, 12;
L_0x7fbd038c4190 .part v0x7fbd038c1fa0_0, 25, 7;
L_0x7fbd038c4330 .part v0x7fbd038c1fa0_0, 7, 5;
L_0x7fbd038c43d0 .concat [ 5 7 0 0], L_0x7fbd038c4330, L_0x7fbd038c4190;
L_0x7fbd038c44f0 .part v0x7fbd038c1fa0_0, 25, 7;
L_0x7fbd038c45d0 .part v0x7fbd038c1fa0_0, 7, 5;
L_0x7fbd038c4670 .concat [ 5 7 0 0], L_0x7fbd038c45d0, L_0x7fbd038c44f0;
L_0x7fbd038c47e0 .part v0x7fbd038c1fa0_0, 25, 5;
S_0x7fbd038bb480 .scope module, "myStage3Fowarding" "stage3_forward_unit" 2 128, 9 4 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MEM_WRITE";
    .port_info 1 /INPUT 5 "ADDR1";
    .port_info 2 /INPUT 5 "ADDR2";
    .port_info 3 /INPUT 1 "OP1_MUX";
    .port_info 4 /INPUT 1 "OP2_MUX";
    .port_info 5 /INPUT 5 "STAGE_3_ADDR";
    .port_info 6 /INPUT 1 "STAGE_3_REGWRITE_EN";
    .port_info 7 /INPUT 5 "STAGE_4_ADDR";
    .port_info 8 /INPUT 1 "STAGE_4_REGWRITE_EN";
    .port_info 9 /INPUT 5 "STAGE_5_EXTRA_ADDR";
    .port_info 10 /INPUT 1 "STAGE_5_EXTRA_REGWRITE_EN";
    .port_info 11 /OUTPUT 2 "OP1_MUX_OUT";
    .port_info 12 /OUTPUT 2 "OP2_MUX_OUT";
v0x7fbd038bb830_0 .net "ADDR1", 4 0, v0x7fbd038c2e80_0;  1 drivers
v0x7fbd038bb8f0_0 .net "ADDR2", 4 0, v0x7fbd038c2f30_0;  1 drivers
v0x7fbd038bb990_0 .net "MEM_WRITE", 0 0, L_0x7fbd038cedf0;  1 drivers
v0x7fbd038bba40_0 .net "OP1_MUX", 0 0, v0x7fbd038c2310_0;  1 drivers
v0x7fbd038bbad0_0 .var "OP1_MUX_OUT", 1 0;
v0x7fbd038bbbc0_0 .net "OP2_MUX", 0 0, v0x7fbd038c23e0_0;  1 drivers
v0x7fbd038bbc60_0 .var "OP2_MUX_OUT", 1 0;
v0x7fbd038bbd10_0 .net "STAGE_3_ADDR", 4 0, v0x7fbd038c27c0_0;  1 drivers
v0x7fbd038bbdc0_0 .net "STAGE_3_REGWRITE_EN", 0 0, v0x7fbd038c2a70_0;  1 drivers
v0x7fbd038bbed0_0 .net "STAGE_4_ADDR", 4 0, v0x7fbd038c28a0_0;  1 drivers
v0x7fbd038bbf70_0 .net "STAGE_4_REGWRITE_EN", 0 0, v0x7fbd038c2a70_0;  alias, 1 drivers
v0x7fbd038bc020_0 .net "STAGE_5_EXTRA_ADDR", 4 0, v0x7fbd038c2940_0;  1 drivers
v0x7fbd038bc0b0_0 .net "STAGE_5_EXTRA_REGWRITE_EN", 0 0, v0x7fbd038c2bd0_0;  1 drivers
E_0x7fbd038badf0/0 .event edge, v0x7fbd038bbdc0_0, v0x7fbd038bbd10_0, v0x7fbd038bb830_0, v0x7fbd038bbdc0_0;
E_0x7fbd038badf0/1 .event edge, v0x7fbd038bbed0_0, v0x7fbd038bc0b0_0, v0x7fbd038bc020_0, v0x7fbd038bb8f0_0;
E_0x7fbd038badf0 .event/or E_0x7fbd038badf0/0, E_0x7fbd038badf0/1;
S_0x7fbd038bc260 .scope module, "myreg" "reg_file" 2 75, 10 3 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "INADDRESS";
    .port_info 4 /INPUT 5 "OUT1ADDRESS";
    .port_info 5 /INPUT 5 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x7fbd038c3890/d .functor BUFZ 32, L_0x7fbd038c3670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd038c3890 .delay 32 (20,20,20) L_0x7fbd038c3890/d;
L_0x7fbd038c3be0/d .functor BUFZ 32, L_0x7fbd038c39c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbd038c3be0 .delay 32 (20,20,20) L_0x7fbd038c3be0/d;
v0x7fbd038bc5e0_0 .net "CLK", 0 0, o0x7fbd02f45638;  alias, 0 drivers
v0x7fbd038bc690_0 .net "IN", 31 0, v0x7fbd038bf350_0;  alias, 1 drivers
v0x7fbd038bc730_0 .net "INADDRESS", 4 0, v0x7fbd038c28a0_0;  alias, 1 drivers
v0x7fbd038bc7c0_0 .net "OUT1", 31 0, L_0x7fbd038c3890;  alias, 1 drivers
v0x7fbd038bc850_0 .net "OUT1ADDRESS", 4 0, L_0x7fbd038c3d10;  1 drivers
v0x7fbd038bc930_0 .net "OUT2", 31 0, L_0x7fbd038c3be0;  alias, 1 drivers
v0x7fbd038bc9e0_0 .net "OUT2ADDRESS", 4 0, L_0x7fbd038c3e50;  1 drivers
v0x7fbd038bca90 .array "REGISTERS", 0 31, 31 0;
v0x7fbd038bcb30_0 .net "RESET", 0 0, o0x7fbd02f42b48;  alias, 0 drivers
v0x7fbd038bcc40_0 .net "WRITE", 0 0, v0x7fbd038c2b40_0;  1 drivers
v0x7fbd038bccd0_0 .net *"_ivl_0", 31 0, L_0x7fbd038c3670;  1 drivers
v0x7fbd038bcd60_0 .net *"_ivl_10", 6 0, L_0x7fbd038c3b00;  1 drivers
L_0x7fbd02f73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbd038bcdf0_0 .net *"_ivl_13", 1 0, L_0x7fbd02f73098;  1 drivers
v0x7fbd038bcea0_0 .net *"_ivl_2", 6 0, L_0x7fbd038c3730;  1 drivers
L_0x7fbd02f73050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbd038bcf50_0 .net *"_ivl_5", 1 0, L_0x7fbd02f73050;  1 drivers
v0x7fbd038bd000_0 .net *"_ivl_8", 31 0, L_0x7fbd038c39c0;  1 drivers
v0x7fbd038bd0b0_0 .var/i "i", 31 0;
E_0x7fbd038bc550 .event edge, v0x7fbd038b2e60_0;
E_0x7fbd038bc5a0 .event posedge, v0x7fbd038bc5e0_0;
L_0x7fbd038c3670 .array/port v0x7fbd038bca90, L_0x7fbd038c3730;
L_0x7fbd038c3730 .concat [ 5 2 0 0], L_0x7fbd038c3d10, L_0x7fbd02f73050;
L_0x7fbd038c39c0 .array/port v0x7fbd038bca90, L_0x7fbd038c3b00;
L_0x7fbd038c3b00 .concat [ 5 2 0 0], L_0x7fbd038c3e50, L_0x7fbd02f73098;
S_0x7fbd038bd340 .scope module, "oparand1_mux" "mux2to1_32bit" 2 121, 3 3 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7fbd038bd510_0 .net "INPUT1", 31 0, v0x7fbd038bde30_0;  alias, 1 drivers
v0x7fbd038bd5d0_0 .net "INPUT2", 31 0, v0x7fbd038c2540_0;  1 drivers
v0x7fbd038bd680_0 .var "RESULT", 31 0;
v0x7fbd038bd750_0 .net "SELECT", 0 0, v0x7fbd038c2310_0;  alias, 1 drivers
E_0x7fbd038bd4b0 .event edge, v0x7fbd038bba40_0, v0x7fbd038bd5d0_0, v0x7fbd038bd510_0;
S_0x7fbd038bd840 .scope module, "oparand1_mux_haz" "mux4to1_32bit" 2 118, 11 8 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /INPUT 32 "INPUT3";
    .port_info 3 /INPUT 32 "INPUT4";
    .port_info 4 /OUTPUT 32 "RESULT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7fbd038bdba0_0 .net "INPUT1", 31 0, v0x7fbd038c1c10_0;  alias, 1 drivers
v0x7fbd038bdc60_0 .net "INPUT2", 31 0, v0x7fbd038c1810_0;  1 drivers
v0x7fbd038bdcf0_0 .net "INPUT3", 31 0, v0x7fbd038bf350_0;  alias, 1 drivers
v0x7fbd038bdda0_0 .net "INPUT4", 31 0, v0x7fbd038c30f0_0;  1 drivers
v0x7fbd038bde30_0 .var "RESULT", 31 0;
v0x7fbd038bdf10_0 .net "SELECT", 1 0, v0x7fbd038bbad0_0;  alias, 1 drivers
E_0x7fbd038bdb40/0 .event edge, v0x7fbd038bbad0_0, v0x7fbd038b2180_0, v0x7fbd038bdc60_0, v0x7fbd038bc690_0;
E_0x7fbd038bdb40/1 .event edge, v0x7fbd038bdda0_0;
E_0x7fbd038bdb40 .event/or E_0x7fbd038bdb40/0, E_0x7fbd038bdb40/1;
S_0x7fbd038be040 .scope module, "oparand2_mux" "mux2to1_32bit" 2 122, 3 3 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7fbd038be2b0_0 .net "INPUT1", 31 0, v0x7fbd038bebb0_0;  alias, 1 drivers
v0x7fbd038be370_0 .net "INPUT2", 31 0, v0x7fbd038c1f10_0;  1 drivers
v0x7fbd038be420_0 .var "RESULT", 31 0;
v0x7fbd038be4f0_0 .net "SELECT", 0 0, v0x7fbd038c23e0_0;  alias, 1 drivers
E_0x7fbd038bda80 .event edge, v0x7fbd038bbbc0_0, v0x7fbd038be370_0, v0x7fbd038be2b0_0;
S_0x7fbd038be5e0 .scope module, "oparand2_mux_haz" "mux4to1_32bit" 2 119, 11 8 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /INPUT 32 "INPUT3";
    .port_info 3 /INPUT 32 "INPUT4";
    .port_info 4 /OUTPUT 32 "RESULT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7fbd038be8d0_0 .net "INPUT1", 31 0, v0x7fbd038c1ce0_0;  alias, 1 drivers
v0x7fbd038be980_0 .net "INPUT2", 31 0, v0x7fbd038c1810_0;  alias, 1 drivers
v0x7fbd038bea30_0 .net "INPUT3", 31 0, v0x7fbd038bf350_0;  alias, 1 drivers
v0x7fbd038beb20_0 .net "INPUT4", 31 0, v0x7fbd038c30f0_0;  alias, 1 drivers
v0x7fbd038bebb0_0 .var "RESULT", 31 0;
v0x7fbd038bec80_0 .net "SELECT", 1 0, v0x7fbd038bbc60_0;  alias, 1 drivers
E_0x7fbd038be860/0 .event edge, v0x7fbd038bbc60_0, v0x7fbd038b2230_0, v0x7fbd038bdc60_0, v0x7fbd038bc690_0;
E_0x7fbd038be860/1 .event edge, v0x7fbd038bdda0_0;
E_0x7fbd038be860 .event/or E_0x7fbd038be860/0, E_0x7fbd038be860/1;
S_0x7fbd038bedb0 .scope module, "regWriteSelMUX" "mux4to1_32bit" 2 186, 11 8 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /INPUT 32 "INPUT3";
    .port_info 3 /INPUT 32 "INPUT4";
    .port_info 4 /OUTPUT 32 "RESULT";
    .port_info 5 /INPUT 2 "SELECT";
v0x7fbd038bf070_0 .net "INPUT1", 31 0, v0x7fbd038c1e40_0;  1 drivers
v0x7fbd038bf130_0 .net "INPUT2", 31 0, v0x7fbd038c18e0_0;  1 drivers
L_0x7fbd02f74400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fbd038bf1e0_0 .net "INPUT3", 31 0, L_0x7fbd02f74400;  1 drivers
v0x7fbd038bf2a0_0 .net "INPUT4", 31 0, v0x7fbd038c2660_0;  1 drivers
v0x7fbd038bf350_0 .var "RESULT", 31 0;
v0x7fbd038bf430_0 .net "SELECT", 1 0, v0x7fbd038c2dc0_0;  1 drivers
E_0x7fbd038bf000/0 .event edge, v0x7fbd038bf430_0, v0x7fbd038bf070_0, v0x7fbd038bf130_0, v0x7fbd038bf1e0_0;
E_0x7fbd038bf000/1 .event edge, v0x7fbd038bf2a0_0;
E_0x7fbd038bf000 .event/or E_0x7fbd038bf000/0, E_0x7fbd038bf000/1;
S_0x7fbd038bf570 .scope module, "stage4_forward_unit" "stage4_forward_unit" 2 163, 12 4 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "STAGE3_REG_ADDR";
    .port_info 1 /INPUT 5 "STAGE4_REG_ADDR";
    .port_info 2 /INPUT 1 "STAGE_3_MEM_WRITE";
    .port_info 3 /INPUT 1 "STAGE_4_MEM_READ";
    .port_info 4 /OUTPUT 1 "MUX_OUT";
v0x7fbd038bf800_0 .var "MUX_OUT", 0 0;
v0x7fbd038bf8a0_0 .net "STAGE3_REG_ADDR", 4 0, v0x7fbd038c27c0_0;  alias, 1 drivers
v0x7fbd038bf960_0 .net "STAGE4_REG_ADDR", 4 0, v0x7fbd038c28a0_0;  alias, 1 drivers
o0x7fbd02f461a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbd038bfa50_0 .net "STAGE_3_DATA", 31 0, o0x7fbd02f461a8;  0 drivers
v0x7fbd038bfaf0_0 .net "STAGE_3_MEM_WRITE", 0 0, L_0x7fbd038cf040;  1 drivers
v0x7fbd038bfbc0_0 .net "STAGE_4_MEM_READ", 0 0, L_0x7fbd038cf170;  1 drivers
E_0x7fbd038bf7b0 .event edge, v0x7fbd038bfbc0_0, v0x7fbd038bbd10_0, v0x7fbd038bbed0_0;
S_0x7fbd038bfcd0 .scope module, "stage4_forward_unit_mux" "mux2to1_32bit" 2 169, 3 3 0, S_0x7fbd038a4930;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INPUT1";
    .port_info 1 /INPUT 32 "INPUT2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0x7fbd038bff20_0 .net "INPUT1", 31 0, v0x7fbd038c1db0_0;  1 drivers
v0x7fbd038bffe0_0 .net "INPUT2", 31 0, v0x7fbd038c1e40_0;  alias, 1 drivers
v0x7fbd038c00a0_0 .var "RESULT", 31 0;
v0x7fbd038c0150_0 .net "SELECT", 0 0, v0x7fbd038bf800_0;  alias, 1 drivers
E_0x7fbd038be7a0 .event edge, v0x7fbd038bf800_0, v0x7fbd038bf070_0, v0x7fbd038bff20_0;
    .scope S_0x7fbd038a4610;
T_0 ;
    %wait E_0x7fbd038a7250;
    %load/vec4 v0x7fbd038b02f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fbd038b0180_0;
    %store/vec4 v0x7fbd038b0230_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbd038a7350_0;
    %store/vec4 v0x7fbd038b0230_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbd038bc260;
T_1 ;
    %wait E_0x7fbd038bc5a0;
    %load/vec4 v0x7fbd038bcc40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fbd038bc690_0;
    %load/vec4 v0x7fbd038bc730_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fbd038bca90, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbd038bc260;
T_2 ;
    %wait E_0x7fbd038bc550;
    %load/vec4 v0x7fbd038bcb30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038bd0b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fbd038bd0b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fbd038bd0b0_0;
    %store/vec4a v0x7fbd038bca90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fbd038bd0b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fbd038bd0b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fbd038ba810;
T_3 ;
    %wait E_0x7fbd038baa10;
    %load/vec4 v0x7fbd038babf0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x7fbd038bacc0_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x7fbd038babf0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x7fbd038bad60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x7fbd038babf0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fbd038bae50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x7fbd038bae50_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7fbd038bae50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x7fbd038babf0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x7fbd038baf00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbd038baa80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
T_3.12 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x7fbd038babf0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7fbd038bafb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x7fbd038bafb0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7fbd038bafb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
T_3.14 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7fbd038bb060_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbd038bab50_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbd038b27e0;
T_4 ;
    %wait E_0x7fbd038b2a10;
    %load/vec4 v0x7fbd038b2ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fbd038b2a70_0;
    %store/vec4 v0x7fbd038b2be0_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fbd038b2b30_0;
    %store/vec4 v0x7fbd038b2be0_0, 0, 3;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fbd038bd840;
T_5 ;
    %wait E_0x7fbd038bdb40;
    %load/vec4 v0x7fbd038bdf10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fbd038bdba0_0;
    %store/vec4 v0x7fbd038bde30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fbd038bdf10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fbd038bdc60_0;
    %store/vec4 v0x7fbd038bde30_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fbd038bdf10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fbd038bdcf0_0;
    %store/vec4 v0x7fbd038bde30_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fbd038bdda0_0;
    %store/vec4 v0x7fbd038bde30_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbd038be5e0;
T_6 ;
    %wait E_0x7fbd038be860;
    %load/vec4 v0x7fbd038bec80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fbd038be8d0_0;
    %store/vec4 v0x7fbd038bebb0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fbd038bec80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fbd038be980_0;
    %store/vec4 v0x7fbd038bebb0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fbd038bec80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7fbd038bea30_0;
    %store/vec4 v0x7fbd038bebb0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fbd038beb20_0;
    %store/vec4 v0x7fbd038bebb0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fbd038bd340;
T_7 ;
    %wait E_0x7fbd038bd4b0;
    %load/vec4 v0x7fbd038bd750_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fbd038bd5d0_0;
    %store/vec4 v0x7fbd038bd680_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fbd038bd510_0;
    %store/vec4 v0x7fbd038bd680_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fbd038be040;
T_8 ;
    %wait E_0x7fbd038bda80;
    %load/vec4 v0x7fbd038be4f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fbd038be370_0;
    %store/vec4 v0x7fbd038be420_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fbd038be2b0_0;
    %store/vec4 v0x7fbd038be420_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fbd038b03f0;
T_9 ;
    %wait E_0x7fbd038b0620;
    %load/vec4 v0x7fbd038b1630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 31, 7, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.0 ;
    %load/vec4 v0x7fbd038b0850_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.1 ;
    %load/vec4 v0x7fbd038b0fe0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.2 ;
    %load/vec4 v0x7fbd038b1090_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.3 ;
    %load/vec4 v0x7fbd038b1140_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.4 ;
    %load/vec4 v0x7fbd038b14c0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.5 ;
    %load/vec4 v0x7fbd038b12a0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.6 ;
    %load/vec4 v0x7fbd038b0dd0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.7 ;
    %load/vec4 v0x7fbd038b0910_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.8 ;
    %load/vec4 v0x7fbd038b0b60_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.9 ;
    %load/vec4 v0x7fbd038b0b60_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.10 ;
    %load/vec4 v0x7fbd038b0c10_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.11 ;
    %load/vec4 v0x7fbd038b0cc0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.12 ;
    %load/vec4 v0x7fbd038b09c0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.13 ;
    %load/vec4 v0x7fbd038b0e80_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.14 ;
    %load/vec4 v0x7fbd038b0f30_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.15 ;
    %load/vec4 v0x7fbd038b11f0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v0x7fbd038b1430_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.17 ;
    %load/vec4 v0x7fbd038b0ab0_0;
    %store/vec4 v0x7fbd038b1570_0, 0, 32;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbd038b1ab0;
T_10 ;
    %wait E_0x7fbd038b1cf0;
    %load/vec4 v0x7fbd038b23f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %delay 20, 0;
    %load/vec4 v0x7fbd038b23f0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v0x7fbd038b1d60_0;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v0x7fbd038b20e0_0;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v0x7fbd038b1f60_0;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x7fbd038b1e10_0;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x7fbd038b2000_0;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x7fbd038b1eb0_0;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038b22e0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fbd038bb480;
T_11 ;
    %wait E_0x7fbd038badf0;
    %load/vec4 v0x7fbd038bbdc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbd038bbd10_0;
    %load/vec4 v0x7fbd038bb830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbd038bbad0_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fbd038bbf70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbd038bbed0_0;
    %load/vec4 v0x7fbd038bb830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbd038bbad0_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fbd038bc0b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbd038bc020_0;
    %load/vec4 v0x7fbd038bb830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbd038bbad0_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbd038bbad0_0, 0, 2;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x7fbd038bbdc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbd038bbd10_0;
    %load/vec4 v0x7fbd038bb8f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fbd038bbc60_0, 0, 2;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x7fbd038bbf70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbd038bbed0_0;
    %load/vec4 v0x7fbd038bb8f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fbd038bbc60_0, 0, 2;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x7fbd038bc0b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbd038bc020_0;
    %load/vec4 v0x7fbd038bb8f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fbd038bbc60_0, 0, 2;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbd038bbc60_0, 0, 2;
T_11.11 ;
T_11.9 ;
T_11.7 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fbd038bf570;
T_12 ;
    %wait E_0x7fbd038bf7b0;
    %load/vec4 v0x7fbd038bfbc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbd038bf8a0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fbd038bf8a0_0;
    %load/vec4 v0x7fbd038bf960_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd038bf800_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038bf800_0, 0, 1;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038bf800_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fbd038bfcd0;
T_13 ;
    %wait E_0x7fbd038be7a0;
    %load/vec4 v0x7fbd038c0150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fbd038bffe0_0;
    %store/vec4 v0x7fbd038c00a0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fbd038bff20_0;
    %store/vec4 v0x7fbd038c00a0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fbd038bedb0;
T_14 ;
    %wait E_0x7fbd038bf000;
    %load/vec4 v0x7fbd038bf430_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fbd038bf070_0;
    %store/vec4 v0x7fbd038bf350_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fbd038bf430_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fbd038bf130_0;
    %store/vec4 v0x7fbd038bf350_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fbd038bf430_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7fbd038bf1e0_0;
    %store/vec4 v0x7fbd038bf350_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7fbd038bf2a0_0;
    %store/vec4 v0x7fbd038bf350_0, 0, 32;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fbd038a4930;
T_15 ;
    %wait E_0x7fbd038bc5a0;
    %delay 0, 0;
    %load/vec4 v0x7fbd038c09f0_0;
    %load/vec4 v0x7fbd038c1030_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fbd038c2fe0_0;
    %store/vec4 v0x7fbd038c30f0_0, 0, 32;
    %load/vec4 v0x7fbd038c28a0_0;
    %store/vec4 v0x7fbd038c2940_0, 0, 5;
    %load/vec4 v0x7fbd038c2b40_0;
    %store/vec4 v0x7fbd038c2bd0_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7fbd038c27c0_0;
    %store/vec4 v0x7fbd038c28a0_0, 0, 5;
    %load/vec4 v0x7fbd038c25d0_0;
    %store/vec4 v0x7fbd038c2660_0, 0, 32;
    %load/vec4 v0x7fbd038c1810_0;
    %store/vec4 v0x7fbd038c18e0_0, 0, 32;
    %load/vec4 v0x7fbd038c0b10_0;
    %store/vec4 v0x7fbd038c1e40_0, 0, 32;
    %load/vec4 v0x7fbd038c2d10_0;
    %store/vec4 v0x7fbd038c2dc0_0, 0, 2;
    %load/vec4 v0x7fbd038c2a70_0;
    %store/vec4 v0x7fbd038c2b40_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7fbd038c2720_0;
    %store/vec4 v0x7fbd038c27c0_0, 0, 5;
    %load/vec4 v0x7fbd038c2540_0;
    %store/vec4 v0x7fbd038c25d0_0, 0, 32;
    %load/vec4 v0x7fbd038c0410_0;
    %store/vec4 v0x7fbd038c1810_0, 0, 32;
    %load/vec4 v0x7fbd038c1ce0_0;
    %store/vec4 v0x7fbd038c1db0_0, 0, 32;
    %load/vec4 v0x7fbd038c2070_0;
    %store/vec4 v0x7fbd038c2100_0, 0, 4;
    %load/vec4 v0x7fbd038c21b0_0;
    %store/vec4 v0x7fbd038c2260_0, 0, 3;
    %load/vec4 v0x7fbd038c2c80_0;
    %store/vec4 v0x7fbd038c2d10_0, 0, 2;
    %load/vec4 v0x7fbd038c29e0_0;
    %store/vec4 v0x7fbd038c2a70_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7fbd038c1fa0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fbd038c2720_0, 0, 5;
    %load/vec4 v0x7fbd038c24b0_0;
    %store/vec4 v0x7fbd038c2540_0, 0, 32;
    %load/vec4 v0x7fbd038c07a0_0;
    %store/vec4 v0x7fbd038c1c10_0, 0, 32;
    %load/vec4 v0x7fbd038c0830_0;
    %store/vec4 v0x7fbd038c1ce0_0, 0, 32;
    %load/vec4 v0x7fbd038c0d40_0;
    %store/vec4 v0x7fbd038c1f10_0, 0, 32;
    %load/vec4 v0x7fbd038c1fa0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fbd038c2e80_0, 0, 5;
    %load/vec4 v0x7fbd038c1fa0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fbd038c2f30_0, 0, 5;
    %load/vec4 v0x7fbd038c0570_0;
    %store/vec4 v0x7fbd038c0e80_0, 0, 4;
    %load/vec4 v0x7fbd038c04e0_0;
    %store/vec4 v0x7fbd038c1980_0, 0, 5;
    %load/vec4 v0x7fbd038c1520_0;
    %store/vec4 v0x7fbd038c2310_0, 0, 1;
    %load/vec4 v0x7fbd038c15b0_0;
    %store/vec4 v0x7fbd038c23e0_0, 0, 1;
    %load/vec4 v0x7fbd038c10c0_0;
    %store/vec4 v0x7fbd038c2070_0, 0, 4;
    %load/vec4 v0x7fbd038c1150_0;
    %store/vec4 v0x7fbd038c21b0_0, 0, 3;
    %load/vec4 v0x7fbd038c1ab0_0;
    %store/vec4 v0x7fbd038c2c80_0, 0, 2;
    %load/vec4 v0x7fbd038c1a20_0;
    %store/vec4 v0x7fbd038c29e0_0, 0, 1;
    %delay 0, 0;
    %load/vec4 v0x7fbd038c0fa0_0;
    %store/vec4 v0x7fbd038c1fa0_0, 0, 32;
    %load/vec4 v0x7fbd038c1760_0;
    %store/vec4 v0x7fbd038c24b0_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fbd038a4930;
T_16 ;
    %wait E_0x7fbd038bc5a0;
    %load/vec4 v0x7fbd038c1b60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x7fbd038c1640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c1fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c24b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c2540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c1c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c1ce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c1f10_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbd038c2720_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbd038c0e80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbd038c2070_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbd038c1980_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038c2310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038c23e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbd038c21b0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbd038c2c80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038c29e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c25d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c1810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c1db0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbd038c27c0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbd038c2100_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbd038c2260_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbd038c2d10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038c2a70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c2660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c18e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbd038c1e40_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbd038c28a0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbd038c2dc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038c2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038c3250_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbd038c3250_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fbd038c09f0_0;
    %load/vec4 v0x7fbd038c1030_0;
    %or;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fbd038c16d0_0;
    %store/vec4 v0x7fbd038c1640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbd038c3250_0, 0, 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./../supported_modules/mux2to1_32bit.v";
    "./../alu_module/alu.v";
    "./../branch_select_module/branch_select.v";
    "./../control_unit_module/control_unit.v";
    "./../supported_modules/mux2to1_3bit.v";
    "./../immediate_select_module/immediate_select.v";
    "./../forward_unit_modules/stage3_forward_unit.v";
    "./../register_file_module/reg_file.v";
    "./../supported_modules/mux4to1_32bit.v";
    "./../forward_unit_modules/stage4_forward_unit.v";
