// Seed: 1478592909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  output wire id_38;
  inout wire id_37;
  output wire id_36;
  input wire id_35;
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_39 = id_9;
  logic [7:0] id_40;
  wire id_41;
  string id_42;
  always @(posedge 1'b0 - id_27 or 1'b0);
  wire id_43;
  assign id_42 = "";
  assign id_22 = id_30;
  wire id_44;
  assign module_1.type_40 = 0;
  id_45 :
  assert property (@(posedge 1) 1)
  else
    @(id_20 == 1, id_31)
      @(id_30)
        if (1) #1 id_8 = (id_45);
        else begin : LABEL_0
          id_39 = 1'b0;
          id_40[1'b0] = id_15;
        end
endmodule
module module_1 (
    inout tri0 id_0#(.id_34({id_22} <-> id_12)),
    input supply0 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri id_7,
    output wand id_8,
    output uwire id_9,
    output tri id_10,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wand id_14,
    output tri1 id_15,
    output wor id_16,
    output wor id_17,
    input supply1 id_18,
    input tri id_19,
    output tri1 id_20,
    input supply1 id_21,
    input wire id_22,
    output tri1 id_23,
    output uwire id_24,
    output wire id_25,
    output wire id_26,
    output wand id_27,
    input uwire id_28,
    input wire id_29,
    input tri1 id_30,
    input wor id_31,
    input wor id_32
);
  wire id_35;
  id_36(
      .id_0(1'b0)
  );
  assign id_34 = 1;
  module_0 modCall_1 (
      id_35,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_35,
      id_35,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_35,
      id_34,
      id_35,
      id_34,
      id_34,
      id_35,
      id_35,
      id_34,
      id_35,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_35
  );
  assign id_15 = 1;
  wand id_37 = 1;
  assign id_14 = 1'b0;
endmodule
