SIM ?= icarus
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES = ../../cores/vca.sv
MODULE = tb_vca

include $(shell cocotb-config --makefiles)/Makefile.sim
