module fetch_cycle_tb;
	logic clk, rst, PCSrcsE;
	logic [8:0] PCTarget, PCD, PCPlus4d;
	logic [33:0] InstrD;
	

	fetch_cycle fetch_cycle(clk, rst, PCSrcE, PCTargetE, InstrD, PCD, PCPlus4D);

	initial begin
		clk = 0;
		forever #1 clk = ~clk;
	end

endmodule
