The sim folder contains the scripts necessary for the simulation with Modelsim, and for the fault simulation with TestMax.
The src folder contains the vhdl files of the lbist design.
The syn folder was used to synthetize the riscv with the scan chains and the test points, while the syn_system folder was
used to synthetize the bist architecture.
The tb folder contains the testbench, the riscv_wrapper_gate and the ram.