/******************************************************************************
 * The MIT License
 *
 * Copyright (c) 2010 Bryan Newbold.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *****************************************************************************/

/* This file contains board-specific pin mapping tables. To add a new board
 * type, copy the "BOARD_maple" section below and edit it as needed, then
 * update your build toolchain with a new "BOARD" type. This must match the
 * separate MCU type (which determines the ../libmaple configuration).
 */

#ifndef _BOARDS_H_
#define _BOARDS_H_

#include "libmaple.h"
#include "gpio.h"
#include "timers.h"
#include "exti.h"

#ifdef __cplusplus
extern "C" {
#endif

/* Set of all possible digital pin names; not all boards have all these */
enum {
    D0, D1, D2, D3, D4, D5, D6, D7, D8, D9, D10, D11, D12, D13, D14, D15, D16,
    D17, D18, D19, D20, D21, D22, D23, D24, D25, D26, D27, D28, D29, D30, D31,
    D32, D33, D34, D35, D36, D37, D38, D39, D40, D41, D42, D43, D44, D45, D46,
    D47, D48, D49, D50, D51, D52, D53, D54, D55, D56, D57, D58, D59, D60, D61,
    D62, D63, D64, D65, D66, D67, D68, D69, D70, D71, D72, D73, D74, D75, D76,
    D77, D78, D79, D80, D81, D82, D83, D84, D85, D86, D87, D88, D89, D90, D91,
    D92, D93, D94, D95, D96, D97, D98, D99, D100, D101, D102, D103, D104, D105,
    D106, D107, D108, D109, D110, D111, };

#define ADC_INVALID       0xFFFFFFFF

/* Types used for the tables below */
typedef struct PinMapping {
    GPIO_Port *port;
    uint32 pin;
    uint32 adc_channel;
    TimerCCR timer_ccr;
    uint32 exti_port;
    timer_dev_num timer_num;
    uint32 timer_chan;
} PinMapping;

/* LeafLabs Maple rev3, rev5 */
#ifdef BOARD_maple

    #define CYCLES_PER_MICROSECOND  72
    #define SYSTICK_RELOAD_VAL      71999 /* takes a cycle to reload */

    #define BOARD_BUTTON_PIN        38
    #define BOARD_LED_PIN           13

    /* Total number of GPIO pins that are broken out to headers and
       intended for general use. */
    #define NR_GPIO_PINS            39

    static __attribute__ ((unused)) PinMapping PIN_MAP[NR_GPIO_PINS] = {
        /* D0/PA3 */
        {GPIOA_BASE,  3,           3, TIMER2_CH4_CCR, EXTI_CONFIG_PORTA, TIMER2, 4},
        /* D1/PA2 */
        {GPIOA_BASE,  2,           2, TIMER2_CH3_CCR, EXTI_CONFIG_PORTA, TIMER2, 3},
        /* D2/PA0 */
        {GPIOA_BASE,  0,           0, TIMER2_CH1_CCR, EXTI_CONFIG_PORTA, TIMER2, 1},
        /* D3/PA1 */
        {GPIOA_BASE,  1,           1, TIMER2_CH2_CCR, EXTI_CONFIG_PORTA, TIMER2, 2},
        /* D4/PB5 */
        {GPIOB_BASE,  5, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D5/PB6 */
        {GPIOB_BASE,  6, ADC_INVALID, TIMER4_CH1_CCR, EXTI_CONFIG_PORTB, TIMER4, 1},
        /* D6/PA8 */
        {GPIOA_BASE,  8, ADC_INVALID, TIMER1_CH1_CCR, EXTI_CONFIG_PORTA, TIMER1, 1},
        /* D7/PA9 */
        {GPIOA_BASE,  9, ADC_INVALID, TIMER1_CH2_CCR, EXTI_CONFIG_PORTA, TIMER1, 2},
        /* D8/PA10 */
        {GPIOA_BASE, 10, ADC_INVALID, TIMER1_CH3_CCR, EXTI_CONFIG_PORTA, TIMER1, 3},
        /* D9/PB7 */
        {GPIOB_BASE,  7, ADC_INVALID, TIMER4_CH2_CCR, EXTI_CONFIG_PORTB, TIMER4, 2},
        /* D10/PA4 */
        {GPIOA_BASE,  4,           4,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D11/PA7 */
        {GPIOA_BASE,  7,           7, TIMER3_CH2_CCR, EXTI_CONFIG_PORTA, TIMER3, 2},
        /* D12/PA6 */
        {GPIOA_BASE,  6,           6, TIMER3_CH1_CCR, EXTI_CONFIG_PORTA, TIMER3, 1},
        /* D13/PA5 */
        {GPIOA_BASE,  5,           5,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D14/PB8 */
        {GPIOB_BASE,  8, ADC_INVALID, TIMER4_CH3_CCR, EXTI_CONFIG_PORTB, TIMER4, 3},

        /* Little header */

        /* D15/PC0 */
        {GPIOC_BASE,  0,          10,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D16/PC1 */
        {GPIOC_BASE,  1,          11,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D17/PC2 */
        {GPIOC_BASE,  2,          12,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D18/PC3 */
        {GPIOC_BASE,  3,          13,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D19/PC4 */
        {GPIOC_BASE,  4,          14,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D20/PC5 */
        {GPIOC_BASE,  5,          15,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},

        /* External header */

        /* D21/PC13 */
        {GPIOC_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D22/PC14 */
        {GPIOC_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D23/PC15 */
        {GPIOC_BASE, 15, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D24/PB9 */
        {GPIOB_BASE,  9, ADC_INVALID, TIMER4_CH4_CCR, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D25/PD2 */
        {GPIOD_BASE,  2, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D26/PC10 */
        {GPIOC_BASE, 10, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D27/PB0 */
        {GPIOB_BASE,  0,           8, TIMER3_CH3_CCR, EXTI_CONFIG_PORTB, TIMER3, 3},
        /* D28/PB1 */
        {GPIOB_BASE,  1,           9, TIMER3_CH4_CCR, EXTI_CONFIG_PORTB, TIMER3, 4},
        /* D29/PB10 */
        {GPIOB_BASE, 10, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D30/PB11 */
        {GPIOB_BASE, 11, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D31/PB12 */
        {GPIOB_BASE, 12, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D32/PB13 */
        {GPIOB_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D33/PB14 */
        {GPIOB_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D34/PB15 */
        {GPIOB_BASE, 15, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D35/PC6 */
        {GPIOC_BASE,  6, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D36/PC7 */
        {GPIOC_BASE,  7, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D37/PC8 */
        {GPIOC_BASE,  8, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D38/PC9 (BUT) */
        {GPIOC_BASE,  9, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID}
    };

    #define BOARD_INIT do {                           \
        } while(0)

#elif defined(BOARD_maple_native)

    /* LeafLabs Maple Native (prototype) */

    #define CYCLES_PER_MICROSECOND  72
    #define SYSTICK_RELOAD_VAL      71999 /* takes a cycle to reload */

    #define BOARD_LED_PIN           D21
    #define BOARD_BUTTON_PIN        D18

    #define NR_GPIO_PINS            100

    static __attribute__ ((unused)) PinMapping PIN_MAP[NR_GPIO_PINS] = {
        /* Top header */

        /* D0/PB10 */
        {GPIOB_BASE, 10, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D1/PB2 */
        {GPIOB_BASE,  2, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D2/PB12 */
        {GPIOB_BASE, 12, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D3/PB13 */
        {GPIOB_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D4/PB14 */
        {GPIOB_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D5/PB15 */
        {GPIOB_BASE, 15, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D6/PC0 */
        {GPIOC_BASE,  0,          10,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D7/PC1 */
        {GPIOC_BASE,  1,          11,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D8/PC2 */
        {GPIOC_BASE,  2,          12,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D9/PC3 */
        {GPIOC_BASE,  3,          13,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D10/PC4 */
        {GPIOC_BASE,  4,          14,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D11/PC5 */
        {GPIOC_BASE,  5,          15,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D12/PC6 */
        {GPIOC_BASE,  6, ADC_INVALID, TIMER8_CH1_CCR, EXTI_CONFIG_PORTC,        TIMER8, 1},
        /* D13/PC7 */
        {GPIOC_BASE,  7, ADC_INVALID, TIMER8_CH2_CCR, EXTI_CONFIG_PORTC,        TIMER8, 2},
        /* D14/PC8 */
        {GPIOC_BASE,  8, ADC_INVALID, TIMER8_CH3_CCR, EXTI_CONFIG_PORTC,        TIMER8, 3},
        /* D15/PC9 */
        {GPIOC_BASE,  9, ADC_INVALID, TIMER8_CH4_CCR, EXTI_CONFIG_PORTC,        TIMER8, 4},
        /* D16/PC10 */
        {GPIOC_BASE, 10, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D17/PC11 */
        {GPIOC_BASE, 11, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D18/PC12 */
        {GPIOC_BASE, 12, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D19/PC13 */
        {GPIOC_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D20/PC14 */
        {GPIOC_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D21/PC15 */
        {GPIOC_BASE, 15, ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D22/PA8 */
        {GPIOA_BASE,  8, ADC_INVALID, TIMER1_CH1_CCR, EXTI_CONFIG_PORTA,        TIMER1, 1},
        /* D23/PA9 */
        {GPIOA_BASE,  9, ADC_INVALID, TIMER1_CH2_CCR, EXTI_CONFIG_PORTA,        TIMER1, 2},
        /* D24/PA10 */
        {GPIOA_BASE, 10, ADC_INVALID, TIMER1_CH3_CCR, EXTI_CONFIG_PORTA,        TIMER1, 3},
        /* D25/PB9 */
        {GPIOB_BASE,  9, ADC_INVALID, TIMER4_CH4_CCR, EXTI_CONFIG_PORTB,        TIMER4, 4},

        /* Bottom header */

        /* D26/PD2 */
        {GPIOD_BASE,  2, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D27/PD3 */
        {GPIOD_BASE,  3, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D28/PD6 */
        {GPIOD_BASE,  6, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D29/PG11 */
        {GPIOG_BASE, 11, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D30/PG12 */
        {GPIOG_BASE, 12, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D31/PG13 */
        {GPIOG_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D32/PG14 */
        {GPIOG_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D33/PG8 */
        {GPIOG_BASE,  8, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D34/PG7 */
        {GPIOG_BASE,  7, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D35/PG6 */
        {GPIOG_BASE,  6, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D36/PB5 */
        {GPIOB_BASE,  5, ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D37/PB6 */
        {GPIOB_BASE,  6, ADC_INVALID, TIMER4_CH1_CCR, EXTI_CONFIG_PORTB,        TIMER4, 1},
        /* D38/PB7 */
        {GPIOB_BASE,  7, ADC_INVALID, TIMER4_CH2_CCR, EXTI_CONFIG_PORTB,        TIMER4, 2},
        /* D39/PF6 */
        {GPIOF_BASE,  6,           4,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D40/PF7 */
        {GPIOF_BASE,  7,           5,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D41/PF8 */
        {GPIOF_BASE,  8,           6,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D42/PF9 */
        {GPIOF_BASE,  9,           7,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D43/PF10 */
        {GPIOF_BASE, 10,           8,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D44/PF11 */
        {GPIOF_BASE, 11, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D45/PB1 */
        {GPIOB_BASE,  1,           9, TIMER3_CH4_CCR, EXTI_CONFIG_PORTB,        TIMER3, 4},
        /* D46/PB0 */
        {GPIOB_BASE,  0,           8, TIMER3_CH3_CCR, EXTI_CONFIG_PORTB,        TIMER3, 3},
        /* D47/PA0 */
        {GPIOA_BASE,  0,           0, TIMER5_CH1_CCR, EXTI_CONFIG_PORTA,        TIMER5, 1},
        /* D48/PA1 */
        {GPIOA_BASE,  1,           1, TIMER5_CH2_CCR, EXTI_CONFIG_PORTA,        TIMER5, 2}, /* FIXME (?) what to do about D48--D50
                                                                                               also being TIMER2_CH[2,3,4]? */
        /* D49/PA2 */
        {GPIOA_BASE,  2,           2, TIMER5_CH3_CCR, EXTI_CONFIG_PORTA,        TIMER5, 3},
        /* D50/PA3 */
        {GPIOA_BASE,  3,           3, TIMER5_CH4_CCR, EXTI_CONFIG_PORTA,        TIMER5, 4},
        /* D51/PA4 */
        {GPIOA_BASE,  4,           4,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D52/PA5 */
        {GPIOA_BASE,  5,           5,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D53/PA6 */
        {GPIOA_BASE,  6,           6, TIMER3_CH1_CCR, EXTI_CONFIG_PORTA,        TIMER3, 1},
        /* D54/PA7 */
        {GPIOA_BASE,  7,           7, TIMER3_CH2_CCR, EXTI_CONFIG_PORTA,        TIMER3, 2},

        /* Right (triple) header */

        /* D55/PF0 */
        {GPIOF_BASE,  0, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D56/PD11 */
        {GPIOD_BASE, 11, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D57/PD14 */
        {GPIOD_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D58/PF1 */
        {GPIOF_BASE,  1, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D59/PD12 */
        {GPIOD_BASE, 12, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D60/PD15 */
        {GPIOD_BASE, 15, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D61/PF2 */
        {GPIOF_BASE,  2, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D62/PD13 */
        {GPIOD_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D63/PD0 */
        {GPIOD_BASE,  0, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D64/PF3 */
        {GPIOF_BASE,  3, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D65/PE3 */
        {GPIOE_BASE,  3, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D66/PD1 */
        {GPIOD_BASE,  1, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D67/PF4 */
        {GPIOF_BASE,  4, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D68/PE4 */
        {GPIOE_BASE,  4, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D69/PE7 */
        {GPIOE_BASE,  7, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D70/PF5 */
        {GPIOF_BASE,  5, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D71/PE5 */
        {GPIOE_BASE,  5, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D72/PE8 */
        {GPIOE_BASE,  8, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D73/PF12 */
        {GPIOF_BASE, 12, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D74/PE6 */
        {GPIOE_BASE,  6, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D75/PE9 */
        {GPIOE_BASE,  9, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D76/PF13 */
        {GPIOF_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D77/PE10 */
        {GPIOE_BASE, 10, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D78/PF14 */
        {GPIOF_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D79/PG9 */
        {GPIOG_BASE,  9, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D80/PE11 */
        {GPIOE_BASE, 11, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D81/PF15 */
        {GPIOF_BASE, 15, ADC_INVALID,              0, EXTI_CONFIG_PORTF, TIMER_INVALID, TIMER_INVALID},
        /* D82/PG10 */
        {GPIOG_BASE, 10, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D83/PE12 */
        {GPIOE_BASE, 12, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D84/PG0 */
        {GPIOG_BASE,  0, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D85/PD5 */
        {GPIOD_BASE,  5, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D86/PE13 */
        {GPIOE_BASE, 13, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D87/PG1 */
        {GPIOG_BASE,  1, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D88/PD4 */
        {GPIOD_BASE,  4, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D89/PE14 */
        {GPIOE_BASE, 14, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D90/PG2 */
        {GPIOG_BASE,  2, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D91/PE1 */
        {GPIOE_BASE,  1, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D92/PE15 */
        {GPIOE_BASE, 15, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D93/PG3 */
        {GPIOG_BASE,  3, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D94/PE0 */
        {GPIOE_BASE,  0, ADC_INVALID,              0, EXTI_CONFIG_PORTE, TIMER_INVALID, TIMER_INVALID},
        /* D95/PD8 */
        {GPIOD_BASE,  8, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D96/PG4 */
        {GPIOG_BASE,  4, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D97/PD9 */
        {GPIOD_BASE,  9, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID},
        /* D98/PG5 */
        {GPIOG_BASE,  5, ADC_INVALID,              0, EXTI_CONFIG_PORTG, TIMER_INVALID, TIMER_INVALID},
        /* D99/PD10 */
        {GPIOD_BASE, 10, ADC_INVALID,              0, EXTI_CONFIG_PORTD, TIMER_INVALID, TIMER_INVALID}
    };

    #define BOARD_INIT do {                           \
        } while(0)

#elif defined(BOARD_maple_mini)

    #define CYCLES_PER_MICROSECOND    72
    #define SYSTICK_RELOAD_VAL     71999 /* takes a cycle to reload */

    #define BOARD_BUTTON_PIN          32
    #define BOARD_LED_PIN             33

    #define NR_GPIO_PINS              34

    static __attribute__ ((unused)) PinMapping PIN_MAP[NR_GPIO_PINS] = {
        /* D0/PB11 */
        {GPIOB_BASE, 11,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D1/PB10 */
        {GPIOB_BASE, 10,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D2/PB2 */
        {GPIOB_BASE,  2,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D3/PB0 */
        {GPIOB_BASE,  0,            8, TIMER3_CH3_CCR, EXTI_CONFIG_PORTB, TIMER3,        3},
        /* D4/PA7 */
        {GPIOA_BASE,  7,            7, TIMER3_CH2_CCR, EXTI_CONFIG_PORTA, TIMER3,        2},
        /* D5/PA6 */
        {GPIOA_BASE,  6,            6, TIMER3_CH1_CCR, EXTI_CONFIG_PORTA, TIMER3,        1},
        /* D6/PA5 */
        {GPIOA_BASE,  5,            5,             0,  EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D7/PA4 */
        {GPIOA_BASE,  4,            4,             0,  EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D8/PA3 */
        {GPIOA_BASE,  3,            3, TIMER2_CH4_CCR, EXTI_CONFIG_PORTA, TIMER2,        4},
        /* D9/PA2 */
        {GPIOA_BASE,  2,            2, TIMER2_CH3_CCR, EXTI_CONFIG_PORTA, TIMER2,        3},
        /* D10/PA1 */
        {GPIOA_BASE,  1,            1, TIMER2_CH2_CCR, EXTI_CONFIG_PORTA, TIMER2,        2},
        /* D11/PA0 */
        {GPIOA_BASE,  0,            0, TIMER2_CH1_CCR, EXTI_CONFIG_PORTA, TIMER2,        1},
        /* D12/PC15 */
        {GPIOC_BASE, 15,  ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D13/PC14 */
        {GPIOC_BASE, 14,  ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D14/PC13 */
        {GPIOC_BASE, 13,  ADC_INVALID,              0, EXTI_CONFIG_PORTC, TIMER_INVALID, TIMER_INVALID},
        /* D15/PB7 */
        {GPIOB_BASE,  7,  ADC_INVALID, TIMER4_CH2_CCR, EXTI_CONFIG_PORTB, TIMER4,        1},
        /* D16/PB6 */
        {GPIOB_BASE,  6,  ADC_INVALID, TIMER4_CH1_CCR, EXTI_CONFIG_PORTB, TIMER4,        1},
        /* D17/PB5 */
        {GPIOB_BASE,  5,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D18/PB4 */
        {GPIOB_BASE,  4,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D19/PB3 */
        {GPIOB_BASE,  3,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D20/PA15 */
        {GPIOA_BASE, 15,  ADC_INVALID,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D21/PA14 */
        {GPIOA_BASE, 14,  ADC_INVALID,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D22/PA13 */
        {GPIOA_BASE, 13,  ADC_INVALID,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D23/PA12 */
        {GPIOA_BASE, 12,  ADC_INVALID,              0, EXTI_CONFIG_PORTA, TIMER_INVALID, TIMER_INVALID},
        /* D24/PA11 */
        {GPIOA_BASE, 11,  ADC_INVALID, TIMER1_CH4_CCR, EXTI_CONFIG_PORTA, TIMER1,        4},
        /* D25/PA10 */
        {GPIOA_BASE, 10,  ADC_INVALID, TIMER1_CH3_CCR, EXTI_CONFIG_PORTA, TIMER1,        3},
        /* D26/PA9 */
        {GPIOA_BASE,  9,  ADC_INVALID, TIMER1_CH2_CCR, EXTI_CONFIG_PORTA, TIMER2,        2},
        /* D27/PA8 */
        {GPIOA_BASE,  8,  ADC_INVALID, TIMER1_CH1_CCR, EXTI_CONFIG_PORTB, TIMER1,        1},
        /* D28/PB15 */
        {GPIOB_BASE, 15,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D29/PB14 */
        {GPIOB_BASE, 14,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D30/PB13 */
        {GPIOB_BASE, 13,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D31/PB12 */
        {GPIOB_BASE, 12,  ADC_INVALID,              0, EXTI_CONFIG_PORTB, TIMER_INVALID, TIMER_INVALID},
        /* D32/PB8 */
        {GPIOB_BASE,  8,  ADC_INVALID, TIMER4_CH3_CCR, EXTI_CONFIG_PORTB, TIMER4,        3},
        /* D33/PB1 */
        {GPIOB_BASE,  1,            9, TIMER3_CH4_CCR, EXTI_CONFIG_PORTB, TIMER3,        4},
    };

    /* since we want the Serial Wire/JTAG pins as GPIOs, disable both
       SW and JTAG debug support */
    /* don't use __clear_bits here! */
    #define BOARD_INIT                                                  \
        do {                                                            \
            *AFIO_MAPR = (*AFIO_MAPR | BIT(26)) & ~(BIT(25) | BIT(24)); \
        } while (0)

#else

#error "Board type has not been selected correctly."

#endif

#ifdef __cplusplus
} // extern "C"
#endif

#endif

