`timescale 10ns/1ns
module test_;
reg clk_in;
reg sel;
wire clk_out,out1,out2;
wire [15:0] CO1;
wire [15:0] CO2;
initial
begin
	clk_in=0;
	sel=0;
end
always#1 clk_in=~clk_in;
always#100000 sel=~sel;

test test(
	.clk_in(clk_in),
	.sel(sel),
	.clk_out(clk_out),
	.CO1(CO1),
	.CO2(CO2),
	.out1(out1),
	.out2(out2)
);
endmodule



