<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3594" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3594{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3594{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3594{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3594{left:219px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t5_3594{left:314px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t6_3594{left:73px;bottom:1048px;letter-spacing:-0.16px;}
#t7_3594{left:204px;bottom:1048px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t8_3594{left:257px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_3594{left:419px;bottom:1048px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ta_3594{left:73px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb_3594{left:170px;bottom:1032px;}
#tc_3594{left:70px;bottom:729px;letter-spacing:-0.14px;}
#td_3594{left:69px;bottom:710px;letter-spacing:-0.11px;}
#te_3594{left:204px;bottom:1025px;letter-spacing:-0.14px;}
#tf_3594{left:257px;bottom:1025px;letter-spacing:-0.17px;}
#tg_3594{left:419px;bottom:1025px;letter-spacing:-0.12px;}
#th_3594{left:73px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#ti_3594{left:204px;bottom:1002px;letter-spacing:-0.15px;}
#tj_3594{left:257px;bottom:1002px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_3594{left:257px;bottom:985px;letter-spacing:-0.13px;}
#tl_3594{left:419px;bottom:1002px;letter-spacing:-0.12px;}
#tm_3594{left:419px;bottom:982px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_3594{left:419px;bottom:962px;letter-spacing:-0.12px;}
#to_3594{left:419px;bottom:943px;letter-spacing:-0.11px;}
#tp_3594{left:419px;bottom:923px;letter-spacing:-0.11px;}
#tq_3594{left:419px;bottom:903px;letter-spacing:-0.11px;}
#tr_3594{left:419px;bottom:883px;letter-spacing:-0.12px;}
#ts_3594{left:204px;bottom:860px;letter-spacing:-0.13px;}
#tt_3594{left:257px;bottom:860px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_3594{left:419px;bottom:860px;letter-spacing:-0.12px;}
#tv_3594{left:419px;bottom:843px;letter-spacing:-0.11px;}
#tw_3594{left:204px;bottom:820px;letter-spacing:-0.19px;}
#tx_3594{left:257px;bottom:820px;letter-spacing:-0.14px;}
#ty_3594{left:419px;bottom:820px;letter-spacing:-0.13px;}
#tz_3594{left:204px;bottom:797px;letter-spacing:-0.14px;}
#t10_3594{left:419px;bottom:797px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t11_3594{left:73px;bottom:774px;letter-spacing:-0.11px;}
#t12_3594{left:73px;bottom:758px;letter-spacing:-0.11px;}
#t13_3594{left:177px;bottom:764px;}
#t14_3594{left:204px;bottom:774px;letter-spacing:-0.14px;}
#t15_3594{left:226px;bottom:648px;letter-spacing:0.12px;word-spacing:0.03px;}
#t16_3594{left:322px;bottom:648px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t17_3594{left:73px;bottom:629px;letter-spacing:-0.16px;}
#t18_3594{left:204px;bottom:629px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t19_3594{left:257px;bottom:629px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1a_3594{left:419px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1b_3594{left:73px;bottom:606px;letter-spacing:-0.12px;}
#t1c_3594{left:156px;bottom:613px;}
#t1d_3594{left:70px;bottom:190px;letter-spacing:-0.14px;}
#t1e_3594{left:69px;bottom:171px;letter-spacing:-0.11px;}
#t1f_3594{left:204px;bottom:606px;letter-spacing:-0.11px;}
#t1g_3594{left:419px;bottom:606px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_3594{left:73px;bottom:583px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1i_3594{left:204px;bottom:583px;letter-spacing:-0.13px;}
#t1j_3594{left:419px;bottom:583px;}
#t1k_3594{left:435px;bottom:583px;letter-spacing:-0.12px;}
#t1l_3594{left:435px;bottom:568px;letter-spacing:-0.11px;}
#t1m_3594{left:419px;bottom:552px;}
#t1n_3594{left:435px;bottom:552px;letter-spacing:-0.11px;}
#t1o_3594{left:435px;bottom:537px;letter-spacing:-0.12px;}
#t1p_3594{left:204px;bottom:514px;letter-spacing:-0.14px;}
#t1q_3594{left:257px;bottom:514px;letter-spacing:-0.13px;}
#t1r_3594{left:419px;bottom:514px;letter-spacing:-0.12px;}
#t1s_3594{left:419px;bottom:497px;letter-spacing:-0.11px;}
#t1t_3594{left:204px;bottom:474px;letter-spacing:-0.14px;}
#t1u_3594{left:257px;bottom:474px;letter-spacing:-0.13px;}
#t1v_3594{left:419px;bottom:474px;letter-spacing:-0.12px;}
#t1w_3594{left:419px;bottom:458px;letter-spacing:-0.11px;}
#t1x_3594{left:204px;bottom:435px;letter-spacing:-0.14px;}
#t1y_3594{left:257px;bottom:435px;letter-spacing:-0.13px;}
#t1z_3594{left:419px;bottom:435px;letter-spacing:-0.12px;}
#t20_3594{left:419px;bottom:418px;letter-spacing:-0.1px;}
#t21_3594{left:204px;bottom:395px;letter-spacing:-0.14px;}
#t22_3594{left:257px;bottom:395px;letter-spacing:-0.13px;}
#t23_3594{left:419px;bottom:395px;letter-spacing:-0.12px;}
#t24_3594{left:419px;bottom:378px;letter-spacing:-0.1px;}
#t25_3594{left:204px;bottom:355px;letter-spacing:-0.15px;}
#t26_3594{left:257px;bottom:355px;letter-spacing:-0.13px;}
#t27_3594{left:419px;bottom:355px;letter-spacing:-0.12px;}
#t28_3594{left:204px;bottom:332px;letter-spacing:-0.15px;}
#t29_3594{left:257px;bottom:332px;letter-spacing:-0.13px;}
#t2a_3594{left:419px;bottom:332px;letter-spacing:-0.12px;}
#t2b_3594{left:204px;bottom:309px;letter-spacing:-0.21px;}
#t2c_3594{left:257px;bottom:309px;letter-spacing:-0.12px;}
#t2d_3594{left:419px;bottom:309px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t2e_3594{left:419px;bottom:293px;letter-spacing:-0.11px;}
#t2f_3594{left:204px;bottom:270px;letter-spacing:-0.21px;}
#t2g_3594{left:257px;bottom:270px;letter-spacing:-0.13px;}
#t2h_3594{left:419px;bottom:270px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t2i_3594{left:419px;bottom:253px;letter-spacing:-0.11px;}
#t2j_3594{left:419px;bottom:236px;letter-spacing:-0.1px;word-spacing:-0.44px;}
#t2k_3594{left:419px;bottom:219px;letter-spacing:-0.09px;}

.s1_3594{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3594{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3594{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3594{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_3594{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3594{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3594{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3594" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3594Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3594" style="-webkit-user-select: none;"><object width="935" height="1210" data="3594/3594.svg" type="image/svg+xml" id="pdf3594" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3594" class="t s1_3594">17-12 </span><span id="t2_3594" class="t s1_3594">Vol. 3B </span>
<span id="t3_3594" class="t s2_3594">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3594" class="t s3_3594">Table 17-15. </span><span id="t5_3594" class="t s3_3594">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 8, 11) </span>
<span id="t6_3594" class="t s4_3594">Type </span><span id="t7_3594" class="t s4_3594">Bit No. </span><span id="t8_3594" class="t s4_3594">Bit Function </span><span id="t9_3594" class="t s4_3594">Bit Description </span>
<span id="ta_3594" class="t s5_3594">MCA Error Codes </span>
<span id="tb_3594" class="t s6_3594">1 </span>
<span id="tc_3594" class="t s7_3594">NOTES: </span>
<span id="td_3594" class="t s5_3594">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="te_3594" class="t s5_3594">15:0 </span><span id="tf_3594" class="t s5_3594">MCACOD </span><span id="tg_3594" class="t s5_3594">Bus error format: 1PPTRRRRIILL </span>
<span id="th_3594" class="t s5_3594">Model Specific Errors </span><span id="ti_3594" class="t s5_3594">31:16 </span><span id="tj_3594" class="t s5_3594">Reserved, except for the </span>
<span id="tk_3594" class="t s5_3594">following </span>
<span id="tl_3594" class="t s5_3594">001H: Address parity error. </span>
<span id="tm_3594" class="t s5_3594">002H: HA Wrt buffer Data parity error. </span>
<span id="tn_3594" class="t s5_3594">004H: HA Wrt byte enable parity error. </span>
<span id="to_3594" class="t s5_3594">008H: Corrected patrol scrub error. </span>
<span id="tp_3594" class="t s5_3594">010H: Uncorrected patrol scrub error. </span>
<span id="tq_3594" class="t s5_3594">020H: Corrected spare error. </span>
<span id="tr_3594" class="t s5_3594">040H: Uncorrected spare error. </span>
<span id="ts_3594" class="t s5_3594">36:32 </span><span id="tt_3594" class="t s5_3594">Other Info </span><span id="tu_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first device </span>
<span id="tv_3594" class="t s5_3594">error when corrected error is detected during normal read. </span>
<span id="tw_3594" class="t s5_3594">37 </span><span id="tx_3594" class="t s5_3594">Reserved </span><span id="ty_3594" class="t s5_3594">Reserved </span>
<span id="tz_3594" class="t s5_3594">56:38 </span><span id="t10_3594" class="t s5_3594">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t11_3594" class="t s5_3594">Status Register </span>
<span id="t12_3594" class="t s5_3594">Validity Indicators </span>
<span id="t13_3594" class="t s6_3594">1 </span>
<span id="t14_3594" class="t s5_3594">63:57 </span>
<span id="t15_3594" class="t s3_3594">Table 17-16. </span><span id="t16_3594" class="t s3_3594">Intel IMC MC Error Codes for IA32_MCi_MISC (i= 8, 11) </span>
<span id="t17_3594" class="t s4_3594">Type </span><span id="t18_3594" class="t s4_3594">Bit No. </span><span id="t19_3594" class="t s4_3594">Bit Function </span><span id="t1a_3594" class="t s4_3594">Bit Description </span>
<span id="t1b_3594" class="t s5_3594">MCA Addr Info </span>
<span id="t1c_3594" class="t s6_3594">1 </span>
<span id="t1d_3594" class="t s7_3594">NOTES: </span>
<span id="t1e_3594" class="t s5_3594">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t1f_3594" class="t s5_3594">8:0 </span><span id="t1g_3594" class="t s5_3594">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1h_3594" class="t s5_3594">Model Specific Errors </span><span id="t1i_3594" class="t s5_3594">13:9 </span><span id="t1j_3594" class="t s5_3594">• </span><span id="t1k_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second </span>
<span id="t1l_3594" class="t s5_3594">device error when corrected error is detected during normal read. </span>
<span id="t1m_3594" class="t s5_3594">• </span><span id="t1n_3594" class="t s5_3594">Otherwise, contains parity error if MCi_Status indicates HA_WB_Data </span>
<span id="t1o_3594" class="t s5_3594">or HA_W_BE parity error. </span>
<span id="t1p_3594" class="t s5_3594">29:14 </span><span id="t1q_3594" class="t s5_3594">ErrMask_1stErrDev </span><span id="t1r_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t1s_3594" class="t s5_3594">error bit mask. </span>
<span id="t1t_3594" class="t s5_3594">45:30 </span><span id="t1u_3594" class="t s5_3594">ErrMask_2ndErrDev </span><span id="t1v_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second- </span>
<span id="t1w_3594" class="t s5_3594">device error bit mask. </span>
<span id="t1x_3594" class="t s5_3594">50:46 </span><span id="t1y_3594" class="t s5_3594">FailRank_1stErrDev </span><span id="t1z_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t20_3594" class="t s5_3594">error failing rank. </span>
<span id="t21_3594" class="t s5_3594">55:51 </span><span id="t22_3594" class="t s5_3594">FailRank_2ndErrDev </span><span id="t23_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second- </span>
<span id="t24_3594" class="t s5_3594">device error failing rank. </span>
<span id="t25_3594" class="t s5_3594">58:56 </span><span id="t26_3594" class="t s5_3594">Reserved </span><span id="t27_3594" class="t s5_3594">Reserved </span>
<span id="t28_3594" class="t s5_3594">61:59 </span><span id="t29_3594" class="t s5_3594">Reserved </span><span id="t2a_3594" class="t s5_3594">Reserved </span>
<span id="t2b_3594" class="t s5_3594">62 </span><span id="t2c_3594" class="t s5_3594">Valid_1stErrDev </span><span id="t2d_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t2e_3594" class="t s5_3594">data from the first correctable error in a memory device. </span>
<span id="t2f_3594" class="t s5_3594">63 </span><span id="t2g_3594" class="t s5_3594">Valid_2ndErrDev </span><span id="t2h_3594" class="t s5_3594">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t2i_3594" class="t s5_3594">data due to a second correctable error in a memory device. Use this </span>
<span id="t2j_3594" class="t s5_3594">information only after there is valid first error information indicated by bit </span>
<span id="t2k_3594" class="t s5_3594">62. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
