# Designing-of-16-Bit-RISC-processor
16-bit RISC CPU implementation in Verilog/SystemVerilog with basic arithmetic, logic, load/store, and halt instructions. Includes testbench for simulation.
