---
layout: default
title: Xuhao Chen's Homepage
---
<h2>Publications </h2>
<h3><a href="http://scholar.google.com/citations?hl=en&amp;user=9RgqL8gAAAAJ">(Google Scholar)</a> <a href="http://www.informatik.uni-trier.de/~ley/db/indices/a-tree/j/Jog:Adwait.html">(DBLP)</a></h3>
<h3>2016 </h3>
<p><b><span style="color: forestgreen">(SIGMETRICS 2016)</span></b>
[<a href="docs/Clams-Sigmetrics-2016.pdf">PDF</a>]
[<a href="docs/Clams-Sigmetrics-2016.pptx">Talk (PPTX)</a>]
[<a href="docs/Clams-Sigmetrics-2016-bib.txt">BibTeX</a>] <br />
<b>Adwait Jog</b>, Onur Kayiran, Ashutosh Pattnaik, Mahmut T. Kandemir, Onur Mutlu, Ravishankar Iyer, Chita R. Das, <br />
<a href="docs/Clams-Sigmetrics-2016.pdf"><i>Exploiting Core Criticality for Enhanced GPU Performance</i></a>, <br />
In the Proceedings of 42nd ACM International Conference on Measurement and Modeling of Computer Systems
(SIGMETRICS), Antibes Juan-Les-Pins, France, June 2016 <br />
(Acceptance rate: 28/208 ≈ 13.4%) <br /> </p>
<h3></h3>
<p><b><span style="color: forestgreen">(Book Chapter)</span></b> <br />
Nandita Vijaykumar, Gennady Pekhimenko, <b>Adwait Jog</b>, Saugata Ghose, Abhishek Bhowmick, Rachata Ausavarungnirun, Chita Das, Mahmut Kandemir, Todd C. Mowry, and Onur Mutlu, <br />
<a href="http://arxiv.org/abs/1602.01348"><i>A Framework for Accelerating Bottlenecks in GPU Execution with Assist Warps</i></a>, <br />
Book Chapter in Advances in GPU Research and Practice, Elsevier, to be published in 2016. <br /></p>
<h3>2015</h3>
<p><b><span style="color: forestgreen">(MEMSYS 2015)</span></b> 
[<a href="docs/Anatomy-Memsys-2015.pdf">PDF</a>] 
[<a href="docs/Anatomy-Memsys-2015.pptx">Talk (PPTX)</a>]
[<a href="docs/Anatomy-Memsys-2015-bib.txt">BibTeX</a>]
[<a href="https://github.com/adwaitjog/mafia">Github</a>] <br /> 
<b>Adwait Jog</b>, Onur Kayiran, Tuba Kesten, Ashutosh Pattnaik, Evgeny Bolotin, Niladrish Chatterjee, 
Stephen W. Keckler, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="docs/Anatomy-Memsys-2015.pdf"><i>Anatomy of GPU Memory System for Multi-Application Execution</i></a>, <br />
In the Proceedings of 1st International Symposium on Memory Systems (MEMSYS), Washington, DC, Oct 2015 <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(US Patent App, 2015)</span></b> <br />
Evgeny Bolotin, Zvika Guz, <b>Adwait Jog</b>, Stephen W. Keckler, Mike Parker, <br />
<a href="http://www.freepatentsonline.com/y2015/0163324.html"><i>Approach to Adaptive Allocation of 
Shared Resources in Computer Systems</i></a>, <br />
United States Patent Application US20150163324 A1 <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ISCA 2015)</span></b> 
[<a href="docs/CABA-ISCA-2015.pdf">PDF</a>] 
[<a href="docs/CABA-ISCA-2015.pptx">Talk (PPTX)</a>]
[<a href="docs/CABA-ISCA-2015-trailer.pptx">Lightning</a>] 
[<a href="docs/CABA-ISCA-2015-bib.txt">BibTeX</a>] <br /> 
Nandita Vijaykumar, Gennady Pekhimenko, <b>Adwait Jog</b>, Abhishek Bhowmick, Rachata Ausavarungnirun, Chita Das, 
Mahmut Kandemir, Todd Mowry, Onur Mutlu, <br />
<a href="docs/CABA-ISCA-2015.pdf"><i>A Case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling Flexible Data Compression with Assist Warps</i></a>, <br />
In the Proceedings of 42nd International Symposium on Computer Architecture (ISCA), Portland, OR, June 2015 <br /> 
(Acceptance rate: 58/305 ≈ 19.0%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(Ph.D. Thesis, 2015)</span></b> <br /> 
<a href="https://etda.libraries.psu.edu/paper/26480/"><i>Design and Analysis of Scheduling Techniques for Throughput Processors.</i></a> <br />
Committee Members: <a href="http://www.cse.psu.edu/~das">Chita Das: Advisor (Penn State)</a>, <a href="http://www.cse.psu.edu/~kandemir">Mahmut Kandemir (Penn State)</a>, <a href="http://www.cse.psu.edu/~yuanxie">Yuan Xie (Penn State/UCSB)</a>, <a href="http://www.ee.psu.edu/directory/FacultyInfo/Jenkins/JenkinsProfilePage.aspx">Ken Jenkins (Penn State)</a>, <a href="http://www.ece.cmu.edu/~omutlu">Onur Mutlu (CMU)</a>, <a href="http://www.intel.com/content/www/us/en/research/people/intel-labs-bio-ravishankor-iyer.html">Ravi Iyer (Intel)</a> <br /></p>
<h3>2014</h3>
<p><b><span style="color: forestgreen">(MICRO 2014)</span></b> 
[<a href="docs/CPUGPU-MICRO-2014.pdf">PDF</a>] 
[<a href="docs/CPUGPU-MICRO-2014.pptx">Talk (PPTX)</a>]
[<a href="docs/CPUGPU-MICRO-2014-poster.pdf">Poster</a>] 
[<a href="docs/CPUGPU-MICRO-2014-trailer.pdf">Lightning</a>] 
[<a href="docs/CPUGPU-MICRO-2014-bib.txt">BibTeX</a>] <br /> 
Onur Kayiran, Nachiappan CN, <b>Adwait Jog</b>, Rachata Ausavarungnirun, Mahmut Kandemir, Gabriel Loh, Onur Mutlu, Chita Das, <br /> 
<a href="docs/CPUGPU-MICRO-2014.pdf"><i>Managing GPU Concurrency in Heterogeneous Architectures</i></a>, <br />
In the Proceedings of 47th International Symposium on Micro Architecture (MICRO), Cambridge, UK, December 2014 <br />
(Acceptance rate: 53/273 ≈ 19.4%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(PACT 2014)</span></b> 
[<a href="docs/TradeCM-PACT-2014.pdf">PDF</a>] 
[<a href="docs/TradeCM-PACT-2014-bib.txt">BibTeX</a>] <br /> 
Wei Ding, Mahmut Kandemir, Diana Guttman, <b>Adwait Jog</b>, Chita Das, Praveen Yedlapalli, <br />
<a href="docs/TradeCM-PACT-2014.pdf"><i>Trading Cache Hit Rate for Memory Performance</i></a>, <br />
In the Proceedings of 23rd International Conference on Parallel Architectures and Compilation Techniques (PACT), Edmonton, Alberta, Canada, August 2014 <br />
(Acceptance rate: 37/144 ≈ 25.7%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(GPGPU@ASPLOS 2014)</span></b> 
[<a href="docs/app-aware-memory-GPGPU7-2014.pdf">PDF</a>]
[<a href="docs/app-aware-memory-GPGPU7-2014.pptx">Talk (PPTX)</a>]
[<a href="docs/app-aware-memory-GPGPU7-2014-bib.txt">BibTeX</a>]  
[<a href="http://dl.acm.org/citation.cfm?doid=2576779.2576780">ACM DOI</a>] <br /> 
<b>Adwait Jog</b>, Evgeny Bolotin, Zvika Guz, Mike Parker, Stephen W. Keckler, Mahmut Kandemir, Chita Das, <br />
<a href="docs/app-aware-memory-GPGPU7-2014.pdf"><i>Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications</i></a>,<br />
In the Proceedings of 7th Workshop on General Purpose Computing using GPUs (GPGPU7), co-located with 19th International Conference on 
Architectural Support for Programming Languages and Operating Systems (ASPLOS), Salt Lake City, UT, March 2014 <br />
(Acceptance rate: 12/27 ≈ 44.4%) <br /></p>
<h3>2013</h3>
<p><b><span style="color: forestgreen">(PACT 2013)</span></b>
[<a href="docs/NMNL-PACT-2013.pdf">PDF</a>]
[<a href="docs/NMNL-PACT-2013-Slides.pptx">Talk (PPTX)</a>]
[<a href="docs/NMNL-PACT-2013-bib.txt">BibTeX</a>] <br /> 
<b><span style="color: red">Best Paper Nomination:</span></b> <i>One of the four papers nominated for the Best Paper Award.</i><br />
Onur Kayiran, <b>Adwait Jog</b>, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="docs/NMNL-PACT-2013.pdf"><i>Neither More Nor Less: Optimizing Thread-level Parallelism for GPGPUs</i></a>, <br />
In the Proceedings of 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT), Edinburgh, Scotland, September 2013 <br />
(Acceptance rate: 36/208 ≈ 17.3%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ISCA 2013)</span></b> 
[<a href="docs/OSP-ISCA-2013.pdf">PDF</a>]
[<a href="docs/OSP-ISCA-2013-Slides.pptx">Talk (PPTX)</a>]
[<a href="docs/OSP-ISCA-2013-bib.txt">BibTeX</a>] <br /> 
<b>Adwait Jog</b>, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Ravi Iyer, Chita R. Das, <br /> 
<a href="docs/OSP-ISCA-2013.pdf"><i>Orchestrated Scheduling and Prefetching for GPGPUs</i></a>, <br />
In the Proceedings of 40th International Symposium on Computer Architecture (ISCA), Tel Aviv, Israel, June 2013 <br /> 
(Acceptance rate: 56/288 ≈ 19.4%) <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(ASPLOS 2013)</span></b> 
[<a href="docs/OWL-ASPLOS-2013.pdf">PDF</a>]  
[<a href="docs/OWL-ASPLOS-2013-Summary.pdf">2-page-summary (PDF)</a>]  
[<a href="docs/OWL-ASPLOS-2013-Slides.pptx">Talk (PPTX)</a>] 
[<a href="docs/OWL-ASPLOS-2013-bib.txt">BibTeX</a>] <br /> 
<b>Adwait Jog</b>, Onur Kayiran, Nachiappan CN, Asit K. Mishra, Mahmut T. Kandemir, Onur Mutlu, Ravishankar Iyer, Chita R. Das,  
<a href="docs/OWL-ASPLOS-2013.pdf"><i>OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU performance</i></a>, 
In the Proceedings of 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Houston, TX, March 2013 <br /> 
(Acceptance rate: 44/191 ≈ 23.0%) </p>
<h3>2012</h3>
<p><b><span style="color: forestgreen">(DAC 2012)</span></b> 
[<a href="docs/Revive-DAC-2012.pdf">PDF</a>]
[<a href="docs/Revive-DAC-2012-Slides.pptx">Talk (PPTX)</a>]
[<a href="docs/Revive-DAC-Poster-2012.pdf">Poster</a>]
[<a href="docs/Revive-DAC-2012-bib.txt">BibTeX</a>]<br />
<b>Adwait Jog</b>, Asit K. Mishra, Cong Xu, Yuan Xie, N. Vijaykrishnan, Ravishankar Iyer, Chita R. Das, <br />
<a href="docs/Revive-DAC-2012.pdf"><i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i></a>, <br /> 
In the Proceedings of 49th Design Automation Conference (DAC), San Francisco, CA, June 2012 <br /></p>
<h3></h3>
<p><b><span style="color: forestgreen">(Tech Report 2012)</span></b> <br /> 
Onur Kayiran, <b>Adwait Jog</b>, Mahmut T. Kandemir, Chita R. Das, <br />
<a href="http://www.cse.psu.edu/research/publications/tech-reports/2012/CSE_Tech_Report-12_006.pdf"><i>Neither More Nor Less: Optimizing Thread-level Parallelism for GPGPUs</i></a>, <br /> 
TR-CSE-2012-006, CSE-Penn State Tech Report, Sept 2012 <br /></p>
<h3>2011</h3>
<p><b><span style="color: forestgreen">(Tech Report 2011)</span></b> <br />
<b>Adwait Jog</b>, Asit K. Mishra, Cong Xu, Yuan Xie, N. Vijaykrishnan, Ravishankar Iyer, Chita R. Das, <br />
<a href="http://www.cse.psu.edu/research/publications/tech-reports/2011/CSE-11-010.pdf"><i>Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs</i></a>, <br /> 
TR-CSE-2011-010, CSE-Penn State Tech Report, June 2011 <br /></p>

