============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 15:06:25 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Testbench/adc.v
RUN-1001 : Project manager successfully analyzed 1 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Testbench/aa.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model adc0809_control
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 14 trigger nets, 14 data nets.
KIT-1004 : Chipwatcher code = 0110011110101111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=14,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb011,32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb01010,32'sb010000,32'sb010110,32'sb011100}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=70) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=70) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=14,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb011,32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb01010,32'sb010000,32'sb010110,32'sb011100}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=14,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb011,32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb01010,32'sb010000,32'sb010110,32'sb011100}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "adc0809_control"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=14,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb011,32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb01010,32'sb010000,32'sb010110,32'sb011100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=70)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=70)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=14,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb011,32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb01010,32'sb010000,32'sb010110,32'sb011100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=14,BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb011,32'sb01,32'sb01,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb011,32'sb0100,32'sb0101,32'sb0110},BUS_CTRL_POS='{32'sb0,32'sb01010,32'sb010000,32'sb010110,32'sb011100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model adc0809_control
SYN-1032 : 1110/21 useful/useless nets, 476/6 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 907/6 useful/useless nets, 775/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 891/16 useful/useless nets, 763/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 284 better
SYN-1014 : Optimize round 2
SYN-1032 : 701/30 useful/useless nets, 573/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 26 IOs to PADs
RUN-1002 : start command "update_pll_param -module adc0809_control"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1049/11 useful/useless nets, 927/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model adc0809_control.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 3616, tnet num: 1049, tinst num: 926, tnode num: 4385, tedge num: 5093.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1049 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 150 (3.83), #lev = 6 (2.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 150 (3.83), #lev = 6 (2.18)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 397 instances into 150 LUTs, name keeping = 76%.
SYN-1001 : Packing model "adc0809_control" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 251 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 99 adder to BLE ...
SYN-4008 : Packed 99 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model adc0809_control
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.130309s wall, 0.781250s user + 0.093750s system = 0.875000s CPU (77.4%)

RUN-1004 : used memory is 110 MB, reserved memory is 74 MB, peak memory is 119 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model adc0809_control
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (158 clock/control pins, 0 other pins).
SYN-4024 : Net "sys_clk_dup_1" drives clk pins.
SYN-4024 : Net "clk_adc_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net clk_adc_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_adc_dup_3 to drive 14 clock pins.
PHY-1001 : Populate physical database on model adc0809_control.
RUN-1001 : There are total 554 instances
RUN-0007 : 164 luts, 271 seqs, 51 mslices, 30 lslices, 26 pads, 7 brams, 0 dsps
RUN-1001 : There are total 683 nets
RUN-1001 : 394 nets have 2 pins
RUN-1001 : 232 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     107     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     162     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   5   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 552 instances, 164 luts, 271 seqs, 81 slices, 14 macros(81 instances: 51 mslices 30 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model adc0809_control.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2785, tnet num: 681, tinst num: 552, tnode num: 3791, tedge num: 4632.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.201581s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 190337
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 552.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 116625, overlap = 15.75
PHY-3002 : Step(2): len = 82921.7, overlap = 15.75
PHY-3002 : Step(3): len = 55917.8, overlap = 15.75
PHY-3002 : Step(4): len = 47475.5, overlap = 15.75
PHY-3002 : Step(5): len = 38877.9, overlap = 15.75
PHY-3002 : Step(6): len = 34128.2, overlap = 15.75
PHY-3002 : Step(7): len = 29650.8, overlap = 15.75
PHY-3002 : Step(8): len = 26976.3, overlap = 15.75
PHY-3002 : Step(9): len = 24538.2, overlap = 15.75
PHY-3002 : Step(10): len = 22750.3, overlap = 15.75
PHY-3002 : Step(11): len = 20982.3, overlap = 15.75
PHY-3002 : Step(12): len = 19791.7, overlap = 15.75
PHY-3002 : Step(13): len = 18033.8, overlap = 15.75
PHY-3002 : Step(14): len = 16857.2, overlap = 15.75
PHY-3002 : Step(15): len = 16486.6, overlap = 15.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.5994e-06
PHY-3002 : Step(16): len = 16481.3, overlap = 11.625
PHY-3002 : Step(17): len = 16545.3, overlap = 11.625
PHY-3002 : Step(18): len = 16587.6, overlap = 11.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.51988e-05
PHY-3002 : Step(19): len = 16317.6, overlap = 9.375
PHY-3002 : Step(20): len = 16353.3, overlap = 9.5
PHY-3002 : Step(21): len = 16095, overlap = 11.75
PHY-3002 : Step(22): len = 16061.8, overlap = 11.8125
PHY-3002 : Step(23): len = 16049.2, overlap = 11.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.03976e-05
PHY-3002 : Step(24): len = 16222.2, overlap = 9.625
PHY-3002 : Step(25): len = 16247.2, overlap = 9.625
PHY-3002 : Step(26): len = 16243.7, overlap = 9.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.07952e-05
PHY-3002 : Step(27): len = 16081.3, overlap = 9.5625
PHY-3002 : Step(28): len = 16062.6, overlap = 9.5625
PHY-3002 : Step(29): len = 16065.9, overlap = 9.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015324s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(30): len = 15894.9, overlap = 7.75
PHY-3002 : Step(31): len = 15962.1, overlap = 8.0625
PHY-3002 : Step(32): len = 15308, overlap = 9.15625
PHY-3002 : Step(33): len = 15360.4, overlap = 8.96875
PHY-3002 : Step(34): len = 15278.2, overlap = 8.9375
PHY-3002 : Step(35): len = 15519.8, overlap = 9.21875
PHY-3002 : Step(36): len = 15746.6, overlap = 8.84375
PHY-3002 : Step(37): len = 15507.4, overlap = 7.75
PHY-3002 : Step(38): len = 15186.6, overlap = 7.6875
PHY-3002 : Step(39): len = 15324.4, overlap = 8.1875
PHY-3002 : Step(40): len = 15179.5, overlap = 11.4688
PHY-3002 : Step(41): len = 15272.8, overlap = 12.5312
PHY-3002 : Step(42): len = 15238.2, overlap = 13.0312
PHY-3002 : Step(43): len = 15276.4, overlap = 13.5625
PHY-3002 : Step(44): len = 15027.4, overlap = 15.0938
PHY-3002 : Step(45): len = 15064.5, overlap = 15.25
PHY-3002 : Step(46): len = 14728.4, overlap = 10.2812
PHY-3002 : Step(47): len = 14495.1, overlap = 17.25
PHY-3002 : Step(48): len = 14646.6, overlap = 17.1875
PHY-3002 : Step(49): len = 14634.8, overlap = 18.375
PHY-3002 : Step(50): len = 14407.4, overlap = 18.2812
PHY-3002 : Step(51): len = 14477.7, overlap = 19.625
PHY-3002 : Step(52): len = 14051.4, overlap = 19.875
PHY-3002 : Step(53): len = 13926.2, overlap = 19.5312
PHY-3002 : Step(54): len = 13963.2, overlap = 18.6875
PHY-3002 : Step(55): len = 13978.9, overlap = 16.9375
PHY-3002 : Step(56): len = 13868.9, overlap = 15.5312
PHY-3002 : Step(57): len = 13901.2, overlap = 15.9688
PHY-3002 : Step(58): len = 13861.6, overlap = 13.1875
PHY-3002 : Step(59): len = 13803.4, overlap = 12.7812
PHY-3002 : Step(60): len = 13818.2, overlap = 12.9062
PHY-3002 : Step(61): len = 13792.7, overlap = 10.9062
PHY-3002 : Step(62): len = 13793.8, overlap = 10.6875
PHY-3002 : Step(63): len = 13610.5, overlap = 13.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000422817
PHY-3002 : Step(64): len = 13562.8, overlap = 13.7188
PHY-3002 : Step(65): len = 13562.8, overlap = 13.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000845634
PHY-3002 : Step(66): len = 13528.9, overlap = 13.2812
PHY-3002 : Step(67): len = 13528.9, overlap = 13.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014239s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31895e-06
PHY-3002 : Step(68): len = 13625.4, overlap = 29.875
PHY-3002 : Step(69): len = 13625.4, overlap = 29.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.6379e-06
PHY-3002 : Step(70): len = 13694.9, overlap = 29.2812
PHY-3002 : Step(71): len = 13694.9, overlap = 29.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.13054e-06
PHY-3002 : Step(72): len = 14007.9, overlap = 28.5312
PHY-3002 : Step(73): len = 14007.9, overlap = 28.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.31552e-05
PHY-3002 : Step(74): len = 14253.1, overlap = 28.6875
PHY-3002 : Step(75): len = 14403.8, overlap = 28.625
PHY-3002 : Step(76): len = 14610.3, overlap = 25.3438
PHY-3002 : Step(77): len = 14669, overlap = 24.3438
PHY-3002 : Step(78): len = 14601, overlap = 23.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.63104e-05
PHY-3002 : Step(79): len = 14831.6, overlap = 20.3125
PHY-3002 : Step(80): len = 14831.6, overlap = 20.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.26209e-05
PHY-3002 : Step(81): len = 15634.4, overlap = 10.875
PHY-3002 : Step(82): len = 15753.7, overlap = 10.375
PHY-3002 : Step(83): len = 15796.6, overlap = 10.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model adc0809_control.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2785, tnet num: 681, tinst num: 552, tnode num: 3791, tedge num: 4632.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 29.91 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/683.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 17600, over cnt = 54(0%), over = 187, worst = 13
PHY-1001 : End global iterations;  0.059713s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (52.3%)

PHY-1001 : Congestion index: top1 = 22.52, top5 = 9.26, top10 = 5.20, top15 = 3.47.
PHY-1001 : End incremental global routing;  0.125411s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (24.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019657s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.156900s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.9%)

OPT-1001 : Current memory(MB): used = 157, reserve = 120, peak = 157.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 418/683.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 17600, over cnt = 54(0%), over = 187, worst = 13
PHY-1002 : len = 19328, over cnt = 21(0%), over = 25, worst = 2
PHY-1002 : len = 19640, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 22.91, top5 = 10.14, top10 = 5.70, top15 = 3.81.
OPT-1001 : End congestion update;  0.118307s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 681 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.132053s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.7%)

OPT-1001 : Current memory(MB): used = 157, reserve = 121, peak = 157.
OPT-1001 : End physical optimization;  0.495602s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (37.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 164 LUT to BLE ...
SYN-4008 : Packed 164 LUT and 71 SEQ to BLE.
SYN-4003 : Packing 200 remaining SEQ's ...
SYN-4005 : Packed 106 SEQ with LUT/SLICE
SYN-4006 : 5 single LUT's are left
SYN-4006 : 94 single SEQ's are left
SYN-4011 : Packing model "adc0809_control" (AL_USER_NORMAL) with 258/377 primitive instances ...
PHY-3001 : End packing;  0.020031s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

PHY-1001 : Populate physical database on model adc0809_control.
RUN-1001 : There are total 265 instances
RUN-1001 : 113 mslices, 114 lslices, 26 pads, 7 brams, 0 dsps
RUN-1001 : There are total 613 nets
RUN-1001 : 321 nets have 2 pins
RUN-1001 : 233 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 263 instances, 227 slices, 14 macros(81 instances: 51 mslices 30 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16343, Over = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model adc0809_control.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2349, tnet num: 611, tinst num: 263, tnode num: 3048, tedge num: 4019.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.211283s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (74.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05185e-05
PHY-3002 : Step(84): len = 15616.5, overlap = 18
PHY-3002 : Step(85): len = 15661.7, overlap = 18
PHY-3002 : Step(86): len = 15533.1, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.1037e-05
PHY-3002 : Step(87): len = 15541.9, overlap = 17.75
PHY-3002 : Step(88): len = 15608.1, overlap = 16.25
PHY-3002 : Step(89): len = 15873, overlap = 14
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.20739e-05
PHY-3002 : Step(90): len = 16201.3, overlap = 15
PHY-3002 : Step(91): len = 16201.3, overlap = 15
PHY-3002 : Step(92): len = 16104.6, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 21944
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.011678s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000317057
PHY-3002 : Step(93): len = 19771.4, overlap = 3.75
PHY-3002 : Step(94): len = 18598.8, overlap = 5.25
PHY-3002 : Step(95): len = 17723.8, overlap = 6
PHY-3002 : Step(96): len = 17613.7, overlap = 7.5
PHY-3002 : Step(97): len = 17665.6, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000634115
PHY-3002 : Step(98): len = 17735.3, overlap = 5.75
PHY-3002 : Step(99): len = 17745.8, overlap = 5.5
PHY-3002 : Step(100): len = 17578, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00126823
PHY-3002 : Step(101): len = 17643.7, overlap = 5
PHY-3002 : Step(102): len = 17643.7, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005255s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20144, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 2, deltaY = 4, maxDist = 2.
PHY-3001 : Final: Len = 20364, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model adc0809_control.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2349, tnet num: 611, tinst num: 263, tnode num: 3048, tedge num: 4019.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/613.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23400, over cnt = 56(0%), over = 80, worst = 5
PHY-1002 : len = 23760, over cnt = 19(0%), over = 22, worst = 2
PHY-1002 : len = 24048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 24064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114067s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (41.1%)

PHY-1001 : Congestion index: top1 = 23.45, top5 = 12.94, top10 = 7.31, top15 = 4.97.
PHY-1001 : End incremental global routing;  0.171587s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (54.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015404s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.198215s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (55.2%)

OPT-1001 : Current memory(MB): used = 159, reserve = 122, peak = 159.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 500/613.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005570s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.45, top5 = 12.94, top10 = 7.31, top15 = 4.97.
OPT-1001 : End congestion update;  0.063145s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011331s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (137.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.074708s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.6%)

OPT-1001 : Current memory(MB): used = 159, reserve = 122, peak = 159.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010658s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 500/613.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005184s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (301.4%)

PHY-1001 : Congestion index: top1 = 23.45, top5 = 12.94, top10 = 7.31, top15 = 4.97.
PHY-1001 : End incremental global routing;  0.062363s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (75.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014574s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 500/613.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 24064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006112s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.45, top5 = 12.94, top10 = 7.31, top15 = 4.97.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 23.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.647150s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (77.3%)

RUN-1003 : finish command "place" in  4.859923s wall, 1.359375s user + 0.484375s system = 1.843750s CPU (37.9%)

RUN-1004 : used memory is 143 MB, reserved memory is 107 MB, peak memory is 159 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 113 mslices, 114 lslices, 26 pads, 7 brams, 0 dsps
RUN-1001 : There are total 613 nets
RUN-1001 : 321 nets have 2 pins
RUN-1001 : 233 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model adc0809_control.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 2349, tnet num: 611, tinst num: 263, tnode num: 3048, tedge num: 4019.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 113 mslices, 114 lslices, 26 pads, 7 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 611 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23008, over cnt = 57(0%), over = 87, worst = 5
PHY-1002 : len = 23440, over cnt = 19(0%), over = 22, worst = 2
PHY-1002 : len = 23704, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.121196s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.7%)

PHY-1001 : Congestion index: top1 = 23.77, top5 = 12.85, top10 = 7.28, top15 = 4.92.
PHY-1001 : End global routing;  0.177971s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (52.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 184, reserve = 148, peak = 195.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_adc_syn_6 will be merged with clock clk_adc_dup_3
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 449, reserve = 419, peak = 449.
PHY-1001 : End build detailed router design. 4.234651s wall, 3.718750s user + 0.265625s system = 3.984375s CPU (94.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 15496, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.038795s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (91.8%)

PHY-1001 : Current memory(MB): used = 479, reserve = 450, peak = 479.
PHY-1001 : End phase 1; 1.051489s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (90.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Patch 357 net; 0.615544s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (78.7%)

PHY-1022 : len = 59016, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 480, reserve = 450, peak = 480.
PHY-1001 : End initial routed; 1.637352s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (72.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/518(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.228178s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (82.2%)

PHY-1001 : Current memory(MB): used = 481, reserve = 450, peak = 481.
PHY-1001 : End phase 2; 1.865683s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (73.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 59016, over cnt = 36(0%), over = 36, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008690s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (359.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 59136, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.041059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 59168, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.024769s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/518(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.281043s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (94.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.068547s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.0%)

PHY-1001 : Current memory(MB): used = 492, reserve = 461, peak = 492.
PHY-1001 : End phase 3; 0.563563s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (85.9%)

PHY-1003 : Routed, final wirelength = 59168
PHY-1001 : Current memory(MB): used = 492, reserve = 461, peak = 492.
PHY-1001 : End export database. 0.014643s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.7%)

PHY-1001 : End detail routing;  7.984512s wall, 6.750000s user + 0.296875s system = 7.046875s CPU (88.3%)

RUN-1003 : finish command "route" in  8.448850s wall, 7.015625s user + 0.296875s system = 7.312500s CPU (86.6%)

RUN-1004 : used memory is 443 MB, reserved memory is 412 MB, peak memory is 492 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: adc0809_control Device: EG4S20NG88***

IO Statistics
#IO                        26
  #input                   11
  #output                  15
  #inout                    0

Utilization Statistics
#lut                      329   out of  19600    1.68%
#reg                      271   out of  19600    1.38%
#le                       423
  #lut only               152   out of    423   35.93%
  #reg only                94   out of    423   22.22%
  #lut&reg                177   out of    423   41.84%
#dsp                        0   out of     29    0.00%
#bram                       7   out of     64   10.94%
  #bram9k                   7
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       26   out of     66   39.39%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck        84
#2        sys_clk_dup_1        GCLK               io                 sys_clk_syn_2.di        65
#3        clk_adc_dup_3        GCLK               mslice             clk_adc_reg_syn_9.q0    12


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    data[7]        INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
    data[6]        INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
    data[5]        INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
    data[4]        INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
    data[3]        INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
    data[2]        INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
    data[1]        INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
    data[0]        INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
      eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     rst_n         INPUT        P76        LVCMOS25          N/A           N/A        NONE    
    sys_clk        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  address[2]      OUTPUT        P23        LVCMOS25           8            N/A        NONE    
  address[1]      OUTPUT        P38        LVCMOS25           8            N/A        NONE    
  address[0]      OUTPUT         P8        LVCMOS25           8            N/A        NONE    
      ale         OUTPUT        P55        LVCMOS25           8            NONE       NONE    
    clk_adc       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
      oe          OUTPUT        P86        LVCMOS25           8            NONE       NONE    
  seg_data[7]     OUTPUT        P14        LVCMOS25           8            N/A        NONE    
  seg_data[6]     OUTPUT        P84        LVCMOS25           8            N/A        NONE    
  seg_data[5]     OUTPUT        P18        LVCMOS25           8            N/A        NONE    
  seg_data[4]     OUTPUT        P87        LVCMOS25           8            N/A        NONE    
  seg_data[3]     OUTPUT        P19        LVCMOS25           8            N/A        NONE    
  seg_data[2]     OUTPUT        P82        LVCMOS25           8            N/A        NONE    
  seg_data[1]     OUTPUT        P31        LVCMOS25           8            N/A        NONE    
  seg_data[0]     OUTPUT        P83        LVCMOS25           8            N/A        NONE    
     start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                            |Module          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                 |adc0809_control |423    |248     |81      |271     |7       |0       |
|  cw_top                            |CW_TOP_WRAPPER  |399    |232     |81      |250     |0       |0       |
|    wrapper_cwc_top                 |cwc_top         |399    |232     |81      |250     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int     |147    |70      |0       |147     |0       |0       |
|        reg_inst                    |register        |145    |68      |0       |145     |0       |0       |
|        tap_inst                    |tap             |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger         |252    |162     |81      |103     |0       |0       |
|        bus_inst                    |bus_top         |51     |33      |16      |27      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det         |16     |10      |6       |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det         |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det         |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det         |29     |18      |10      |13      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl        |121    |88      |33      |54      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       295   
    #2         2       163   
    #3         3        66   
    #4         4        4    
    #5        5-10      28   
    #6       11-50      24   
    #7       51-100     2    
  Average     2.66           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 263
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 613, pip num: 4947
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 652 valid insts, and 13785 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001110010110011110101111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.600997s wall, 5.031250s user + 0.078125s system = 5.109375s CPU (319.1%)

RUN-1004 : used memory is 441 MB, reserved memory is 408 MB, peak memory is 635 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_150625.log"
