<?xml version="1.0" encoding="UTF-8"?>

<package schemaVersion="1.2" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="PACK.xsd">
  <vendor>Keil</vendor>
  <url>http://www.keil.com/pack/</url>
  <name>STM32L0xx_DFP</name>
  <description>STMicroelectronics STM32L0 Series Device Support, Drivers and Examples</description>

  <releases>
    <release version="2.0.0" date="2018-01-18">
      This DFP works either with STM32CubeMX (STM32CubeMX V4.23.0 and STM32Cube_FW_L0 V1.10.0 or higher)
      or Standalone (no support for STM32CubeMX). STM32CubeMX is mandatory for use of CMSIS-Driver and MDK-Middleware.
      - New projects require the component 'Device:STM32Cube Framework:STM32CubeMX' from the STM32Cube MX bundle for configuration of pins and clocks via STM32CubeMX.
      This pack only contains a subset of the files from STM32Cube_FW_L0 version 1.10.0  (ST Drivers, STM32Cube documentation and fonts).
      Updated documentation for STM32Cube Framework usage.
      Device support:
      - Updated device names to match STM32CubeMX notation.
      - Updated core option MPU/NO_MPU.
      - Added DBGMCU INI files configuring debug settings of the target for debug units without support for debug sequences.
      - Updated SVD files.
      - Updated documentation.
      CMSIS Driver:
      - Added I2C driver.
      - Added SPI driver.
      - Added UART/USART/IrDA/SmartCard driver.
      - Added USB Device driver.
      Board support:
      - Added STM32L073Z-EVAL.
      - Updated Board Support LED driver for STM32L053-Discovery.
      Example projects:
      - Added USB Device HID and MassStorage on STM32L073Z-EVAL Board.
    </release>
    <release version="1.6.1" date="2017-09-27">
      Added devices STM32L041E6, STM32L082CZY.
      Corrected system_stm32l0xx.c (function SystemCoreClockUpdate() ).
    </release>
    <release version="1.6.0" date="2016-06-06">
      Aligned devices with STM32CubeMx v4.15.0.
      Updated device support files to STM32Cube Firmware Library (V 1.6.0).
      Corrected system_stm32l0xx.c.
    </release>
    <release version="1.5.0" date="2016-04-04">
      Aligned devices with list of STM32Cube Firmware Library (V 1.5.0).
      Corrected RAM1 according data sheets
      Updated documentation
      Updated SVD files fixing name of Bit9 of PWR Peripheral CR Register
    </release>
    <release version="1.4.0" date="2015-11-11">
      Added subfamilies STM32L011/21, STM32L031/41, STM32L071/72/73, STM32L081/82/83.
      Added Option Byte (OPT), EEPROM Flash Algorithm.
      Updated STM32L0xx device support files.
      Updated user manuals, datasheets.
      Updated RTX Blinky examples.
    </release>
    <release version="1.3.0" date="2015-02-23">
      Added Board Support for STM32L053-Discovery board.
    </release>
    <release version="1.2.0" date="2014-11-18">
      Reworked STM32L0xx Flash Programming Algorithm to improve programming speed.
    </release>
    <release version="1.1.0" date="2014-09-30">
      Added devices STM32L051T6, STM32L051T8, STM32L052T6, STM32L052T8.
      Added SVD files.
      Updated documentation.
      Removed ST-Link Add-On installer from PACK
    </release>
    <release version="1.0.0">
      First Release version of STM32L0 Device Family Pack.
    </release>
  </releases>

  <devices>
    <family Dfamily="STM32L0 Series" Dvendor="STMicroelectronics:13">
      <processor Dcore="Cortex-M0+" DcoreVersion="r0p0" Dfpu="0" Dendian="Little-endian"/>

      <book name="Documentation/dui0662a_cortex_m0p_r0p0_dgug.pdf" title="Cortex-M0+ Generic User Guide"/>

      <description>
The STM32L0 devices provides high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.
Typical applications include application control and user interfaces, handheld equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs

  - CRC calculation unit, 96-bit unique ID
  - USB 2.0 crystal-less, battery charging detection and LPM
  - True RNG and firewall protection
      </description>

      <sequences>
        <!-- Override for Pre-Defined Sequences -->
        <sequence name="DebugDeviceUnlock">
          <block>
            Sequence("CheckID");
          </block>
        </sequence>

        <sequence name="DebugCoreStart">
          <block>
            // Replication of Standard Functionality
            Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
          </block>

          <block info="DbgMCU registers">
            // Device Specific Debug Setup
            Write32(0x40021034, Read32(0x40021034) | 0x00400000);                   // Set RCC_APB2ENR.DBGEN

            Write32(0x40015804, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
            Write32(0x40015808, DbgMCU_APB1_Fz);                                    // DBGMCU_APB1_FZ: Configure APB1 Peripheral Freeze Behavior
            Write32(0x4001580C, DbgMCU_APB2_Fz);                                    // DBGMCU_APB1_FZ: Configure APB2 Peripheral Freeze Behavior
          </block>
        </sequence>

        <!-- User-Defined Sequences -->
        <sequence name="CheckID">
          <block>
            __var pidr1 = 0;
            __var pidr2 = 0;
            __var jep106id = 0;
            __var ROMTableBase = 0;

            __ap = 0;      // AHB-AP

            ROMTableBase = ReadAP(0xF8) &amp; ~0x3;

            pidr1 = Read32(ROMTableBase + 0x0FE4);
            pidr2 = Read32(ROMTableBase + 0x0FE8);
            jep106id = ((pidr2 &amp; 0x7) &lt;&lt; 4 ) | ((pidr1 &gt;&gt; 4) &amp; 0xF);
          </block>

          <control if="jep106id != 0x20">
            <block>
              Query(0, "Not a genuine ST Device! Abort connection", 1);
              Message(2, "Not a genuine ST Device! Abort connection.");
            </block>
          </control>
        </sequence>
      </sequences>

      <feature type="Other"         n="1"                           name="20-byte backup register"/>
      <feature type="RNG"           n="1"                           name="True Random Number Generator"/>
      <feature type="Other"         n="1"/>
      <feature type="MemoryOther"   n="1"                           name="2048 Bytes EEPROM"/>
      <feature type="DMA"           n="7"/>
      <feature type="Timer"         n="5"       m="16"/>
      <feature type="WDT"           n="2"/>
      <feature type="RTC"           n="32768"/>
      <feature type="USART"         n="3"       m="4000000"/>
      <feature type="I2C"           n="2"/>
      <feature type="Temp"          n="-40"     m="85"/>
      <feature type="VCC"           n="1.65"    m="3.60"/>

      <!-- ************************  Subfamily 'STM32L011'  **************************** -->
      <subFamily DsubFamily="STM32L011">
        <processor Dclock="32000000" Dmpu="NO_MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L011xx"/>
        <debug svd="CMSIS/SVD/STM32L0x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L01_2x_EEPROM.FLM" start="0x08080000" size="0x00000200" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108282.pdf" title="STM32L0x1 Reference Manual"/>
        <book name="Documentation/DM00206508.pdf" title="STM32L011xx Data Sheet"/>

        <!-- *************************  Device 'STM32L011D3'  ***************************** -->
        <device Dname="STM32L011D3">
          <memory id="IROM1"                              start="0x08000000" size="0x00002000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_8.FLM"   start="0x08000000" size="0x00002000"             default="1"/>

          <variant Dvariant="STM32L011D3Px"> <feature type="SOP" n="14"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011D4'  ***************************** -->
        <device Dname="STM32L011D4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L011D4Px"> <feature type="SOP" n="14"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011E3'  ***************************** -->
        <!--device Dname="STM32L011E3">
          <memory id="IROM1"                        start="0x08000000" size="0x00002000" startup="1" default="1"/>
          <memory id="IRAM1"                        start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_8.FLM"   start="0x08000000" size="0x00002000"             default="1"/>

          <variant Dvariant="STM32L011E3Yx"> <feature type="CSP" n="25"/> </variant>
        </device-->

        <!-- *************************  Device 'STM32L011E4'  ***************************** -->
        <device Dname="STM32L011E4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L011E4Yx"> <feature type="CSP" n="25"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011F3'  ***************************** -->
        <device Dname="STM32L011F3">
          <memory id="IROM1"                              start="0x08000000" size="0x00002000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_8.FLM"   start="0x08000000" size="0x00002000"             default="1"/>

          <variant Dvariant="STM32L011F3Px"> <feature type="SOP" n="20"/> </variant>
          <variant Dvariant="STM32L011F3Ux"> <feature type="QFN" n="20"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011F4'  ***************************** -->
        <device Dname="STM32L011F4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L011F4Px"> <feature type="SOP" n="20"/> </variant>
          <variant Dvariant="STM32L011F4Ux"> <feature type="QFN" n="20"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011G3'  ***************************** -->
        <device Dname="STM32L011G3">
          <memory id="IROM1"                              start="0x08000000" size="0x00002000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_8.FLM"   start="0x08000000" size="0x00002000"             default="1"/>

          <variant Dvariant="STM32L011G3Ux"> <feature type="QFN" n="28"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011G4'  ***************************** -->
        <device Dname="STM32L011G4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L011G4Ux"> <feature type="QFN" n="28"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011K3'  ***************************** -->
        <device Dname="STM32L011K3">
          <memory id="IROM1"                              start="0x08000000" size="0x00002000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_8.FLM"   start="0x08000000" size="0x00002000"             default="1"/>

          <variant Dvariant="STM32L011K3Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L011K3Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L011K4'  ***************************** -->
        <device Dname="STM32L011K4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L011K4Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L011K4Ux"> <feature type="QFN" n="32"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L021'  **************************** -->
      <subFamily DsubFamily="STM32L021">
        <processor Dclock="32000000" Dmpu="NO_MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L021xx"/>
        <debug svd="CMSIS/SVD/STM32L0x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L01_2x_EEPROM.FLM" start="0x08080000" size="0x00000200" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108282.pdf" title="STM32L0x1 Reference Manual"/>
        <book name="Documentation/DM00206858.pdf" title="STM32L021xx Data Sheet"/>

        <!-- *************************  Device 'STM32L021D4'  ***************************** -->
        <device Dname="STM32L021D4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L021D4Px"> <feature type="SOP" n="13"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L021F4'  ***************************** -->
        <device Dname="STM32L021F4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L021F4Px"> <feature type="SOP" n="20"/> </variant>
          <variant Dvariant="STM32L021F4Ux"> <feature type="QFN" n="20"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L021G4'  ***************************** -->
        <device Dname="STM32L021G4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L021G4Ux"> <feature type="QFN" n="28"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L021K4'  ***************************** -->
        <device Dname="STM32L021K4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00000800" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L021K4Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L021K4Ux"> <feature type="QFN" n="32"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L031'  **************************** -->
      <subFamily DsubFamily="STM32L031">
        <processor Dclock="32000000" Dmpu="NO_MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L031xx"/>
        <debug svd="CMSIS/SVD/STM32L0x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L03_4x_EEPROM.FLM" start="0x08080000" size="0x00000400" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108282.pdf" title="STM32L0x1 Reference Manual"/>
        <book name="Documentation/DM00140359.pdf" title="STM32L031xx Data Sheet"/>

        <!-- *************************  Device 'STM32L031C4'  ***************************** -->
        <device Dname="STM32L031C4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L031C4Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031C6'  ***************************** -->
        <device Dname="STM32L031C6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L031C6Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031E4'  ***************************** -->
        <device Dname="STM32L031E4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L031E4Yx"> <feature type="CSP" n="25"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031E6'  ***************************** -->
        <device Dname="STM32L031E6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L031E6Yx"> <feature type="CSP" n="25"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031F4'  ***************************** -->
        <device Dname="STM32L031F4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L031F4Px"> <feature type="SOP" n="20"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031F6'  ***************************** -->
        <device Dname="STM32L031F6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L031F6Px"> <feature type="SOP" n="20"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031G4'  ***************************** -->
        <device Dname="STM32L031G4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L031G4Ux"> <feature type="QFN" n="28"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031G6'  ***************************** -->
        <device Dname="STM32L031G6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L031G6Ux"> <feature type="QFN" n="28"/> </variant>
          <variant Dvariant="STM32L031G6UxS"> <feature type="QFN" n="28"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031K4'  ***************************** -->
        <device Dname="STM32L031K4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L031K4Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L031K4Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L031K6'  ***************************** -->
        <device Dname="STM32L031K6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L031K6Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L031K6Ux"> <feature type="QFN" n="32"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L041'  **************************** -->
      <subFamily DsubFamily="STM32L041">
        <processor Dclock="32000000" Dmpu="NO_MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L041xx"/>
        <debug svd="CMSIS/SVD/STM32L0x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L03_4x_EEPROM.FLM" start="0x08080000" size="0x00000400" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108282.pdf" title="STM32L0x1 Reference Manual"/>
        <book name="Documentation/DM00152023.pdf" title="STM32L041xx Data Sheet"/>

        <!-- *************************  Device 'STM32L041C4'  ***************************** -->
        <device Dname="STM32L041C4">
          <memory id="IROM1"                              start="0x08000000" size="0x00004000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_16.FLM"  start="0x08000000" size="0x00004000"             default="1"/>

          <variant Dvariant="STM32L041C4Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L041C6'  ***************************** -->
        <device Dname="STM32L041C6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L041C6Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L041F6'  ***************************** -->
        <device Dname="STM32L041F6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L041F6Px"> <feature type="SOP" n="20"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L041G6'  ***************************** -->
        <device Dname="STM32L041G6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L041G6Ux"> <feature type="QFN" n="28"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L041K6'  ***************************** -->
        <device Dname="STM32L041K6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L041K6Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L041K6Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L041E6'  ***************************** -->
        <device Dname="STM32L041E6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <variant Dvariant="STM32L041E6Yx"> <feature type="CSP" n="25"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L051'  **************************** -->
      <subFamily DsubFamily="STM32L051">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L051xx"/>
        <debug svd="CMSIS/SVD/STM32L051x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L05_6x_EEPROM.FLM" start="0x08080000" size="0x00000800" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108282.pdf" title="STM32L0x1 Reference Manual"/>
        <book name="Documentation/DM00108219.pdf" title="STM32L051xx Data Sheet"/>

        <feature type="SPI"           n="2"       m="16000000"/>

        <!-- *************************  Device 'STM32L051C6'  ***************************** -->
        <device Dname="STM32L051C6">
          <memory id="IROM1"                        start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                        start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L051C6Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L051C8'  ***************************** -->
        <device Dname="STM32L051C8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L051C8Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L051K6'  ***************************** -->
        <device Dname="STM32L051K6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="27"/>

          <variant Dvariant="STM32L051K6Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L051K6Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L051K8'  ***************************** -->
        <device Dname="STM32L051K8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="27"/>

          <variant Dvariant="STM32L051K8Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L051K8Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L051R6'  ***************************** -->
        <device Dname="STM32L051R6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L051R6Hx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L051R6Tx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L051R8'  ***************************** -->
        <device Dname="STM32L051R8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L051R8Hx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L051R8Tx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L051T6'  ***************************** -->
        <device Dname="STM32L051T6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L051T6Yx"> <feature type="CSP" n="36"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L051T8'  ***************************** -->
        <device Dname="STM32L051T8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L051T8Yx"> <feature type="CSP" n="36"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L052'  **************************** -->
      <subFamily DsubFamily="STM32L052">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L052xx"/>
        <debug svd="CMSIS/SVD/STM32L052x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L05_6x_EEPROM.FLM" start="0x08080000" size="0x00000800" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108281.pdf" title="STM32L0x2 Reference Manual"/>
        <book name="Documentation/DM00108217.pdf" title="STM32L052xx Data Sheet"/>

        <feature type="Touch"         n="24"                          name="Capacitive sensing channels supporting touchkey, linear and rotary touch sensors"/>
        <feature type="DAC"           n="1"       m="12"/>
        <feature type="USBD"          n="1"                           name="USB 2.0 crystal-less, battery charging detection and LPM"/>
        <feature type="SPI"           n="2"       m="16000000"/>

        <!-- *************************  Device 'STM32L052C6'  ***************************** -->
        <device Dname="STM32L052C6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L052C6Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L052C8'  ***************************** -->
        <device Dname="STM32L052C8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L052C8Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L052K6'  ***************************** -->
        <device Dname="STM32L052K6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="27"/>

          <variant Dvariant="STM32L052K6Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L052K6Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L052K8'  ***************************** -->
        <device Dname="STM32L052K8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="27"/>

          <variant Dvariant="STM32L052K8Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L052K8Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L052R6'  ***************************** -->
        <device Dname="STM32L052R6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L052R6Hx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L052R6Tx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L052R8'  ***************************** -->
        <device Dname="STM32L052R8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>
          <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>

          <variant Dvariant="STM32L052R8Hx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L052R8Tx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L052T6'  ***************************** -->
        <device Dname="STM32L052T6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>

          <variant Dvariant="STM32L052T6Yx"> <feature type="CSP" n="36"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L052T8'  ***************************** -->
        <device Dname="STM32L052T8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>

          <variant Dvariant="STM32L052T8Yx"> <feature type="CSP" n="36"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L053'  **************************** -->
      <subFamily DsubFamily="STM32L053">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L053xx"/>
        <debug svd="CMSIS/SVD/STM32L053x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L05_6x_EEPROM.FLM" start="0x08080000" size="0x00000800" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00095744.pdf" title="STM32L0x3 Reference Manual"/>
        <book name="Documentation/DM00105960.pdf" title="STM32L053xx Data Sheet"/>

        <feature type="Touch"         n="24"                          name="Capacitive sensing channels supporting touchkey, linear and rotary touch sensors"/>
        <feature type="DAC"           n="1"       m="12"/>
        <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>
        <feature type="USBD"          n="1"                           name="USB 2.0 crystal-less, battery charging detection and LPM"/>
        <feature type="SPI"           n="2"       m="16000000"/>

        <!-- *************************  Device 'STM32L053C6'  ***************************** -->
        <device Dname="STM32L053C6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="LCD"           n="1"       m="4.18"/>

          <variant Dvariant="STM32L053C6Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L053C8'  ***************************** -->
        <device Dname="STM32L053C8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="LCD"           n="1"       m="4.18"/>

          <variant Dvariant="STM32L053C8Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L053R6'  ***************************** -->
        <device Dname="STM32L053R6">
          <memory id="IROM1"                              start="0x08000000" size="0x00008000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_32.FLM"  start="0x08000000" size="0x00008000"             default="1"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>
          <feature type="LCD"           n="1"       m="4.31"/>
          <feature type="LCD"           n="1"       m="8.28"/>

          <variant Dvariant="STM32L053R6Hx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L053R6Tx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L053R8'  ***************************** -->
        <device Dname="STM32L053R8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>
          <feature type="LCD"           n="1"       m="4.31"/>
          <feature type="LCD"           n="1"       m="8.28"/>

          <variant Dvariant="STM32L053R8Hx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L053R8Tx"> <feature type="QFP" n="64"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L062'  **************************** -->
      <subFamily DsubFamily="STM32L062">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L062xx"/>
        <debug svd="CMSIS/SVD/STM32L062x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L05_6x_EEPROM.FLM" start="0x08080000" size="0x00000800" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108281.pdf" title="STM32L0x2 Reference Manual"/>
        <book name="Documentation/DM00108218.pdf" title="STM32L062K8 Data Sheet"/>

        <!-- *************************  Device 'STM32L062K8'  ***************************** -->
        <device Dname="STM32L062K8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="Touch"         n="24"                          name="Capacitive sensing channels supporting touchkey, linear and rotary touch sensors"/>
          <feature type="Crypto"        n="1"                           name="Hardware Encryption Engine AES 128-bit"/>
          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="27"/>
          <feature type="DAC"           n="1"       m="12"/>
          <feature type="USBD"          n="1"                           name="USB 2.0 crystal-less, battery charging detection and LPM"/>
          <feature type="I2S"           n="2"/>

          <variant Dvariant="STM32L062K8Tx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L062K8Ux"> <feature type="QFN" n="32"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L063'  **************************** -->
      <subFamily DsubFamily="STM32L063">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L063xx"/>
        <debug svd="CMSIS/SVD/STM32L063x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L05_6x_EEPROM.FLM" start="0x08080000" size="0x00000800" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"      start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00095744.pdf" title="STM32L0x3 Reference Manual"/>
        <book name="Documentation/DM00102435.pdf" title="STM32L063xx Data Sheet"/>

        <feature type="Touch"         n="24"                          name="Capacitive sensing channels supporting touchkey, linear and rotary touch sensors"/>
        <feature type="Crypto"        n="1"                           name="Hardware Encryption Engine AES 128-bit"/>
        <feature type="DAC"           n="1"       m="12"/>
        <feature type="UART"          n="1"       m="9600"            name="Low power universal asynchronous receiver transmitter"/>
        <feature type="USBD"          n="1"                           name="USB 2.0 crystal-less, battery charging detection and LPM"/>
        <feature type="SPI"           n="2"       m="16000000"/>

        <!-- *************************  Device 'STM32L063C8'  ***************************** -->
        <device Dname="STM32L063C8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="10"      m="12"/>
          <feature type="IOs"           n="37"/>
          <feature type="LCD"           n="1"       m="4.18"/>

          <variant Dvariant="STM32L063C8Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L063R8'  ***************************** -->
        <device Dname="STM32L063R8">
          <memory id="IROM1"                              start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00002000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"  start="0x08000000" size="0x00010000"             default="1"/>

          <feature type="ADC"           n="16"      m="12"/>
          <feature type="IOs"           n="51"/>
          <feature type="LCD"           n="1"       m="4.31"/>
          <feature type="LCD"           n="1"       m="8.28"/>

          <variant Dvariant="STM32L063R8Tx"> <feature type="QFP" n="64"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L071'  **************************** -->
      <subFamily DsubFamily="STM32L071">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L071xx"/>
        <debug svd="CMSIS/SVD/STM32L0x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"    start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108282.pdf" title="STM32L0x1 Reference Manual"/>
        <book name="Documentation/DM00141136.pdf" title="STM32L071xx Data Sheet"/>

        <!-- *************************  Device 'STM32L071C8'  ***************************** -->
        <device Dname="STM32L071C8">
          <memory id="IROM1"                                    start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                                    start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"        start="0x08000000" size="0x00010000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07x_64_EEPROM.FLM" start="0x08080C00" size="0x00000800"             default="0"/>

          <variant Dvariant="STM32L071C8Tx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071CB'  ***************************** -->
        <device Dname="STM32L071CB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071CBTx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32L071CBYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071CZ'  ***************************** -->
        <device Dname="STM32L071CZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071CZTx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32L071CZYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071K8'  ***************************** -->
        <device Dname="STM32L071K8">
          <memory id="IROM1"                                    start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                                    start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"        start="0x08000000" size="0x00010000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07x_64_EEPROM.FLM" start="0x08080C00" size="0x00000800"             default="0"/>

          <variant Dvariant="STM32L071K8Ux"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071KB'  ***************************** -->
        <device Dname="STM32L071KB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071KBTx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L071KBUx"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071KZ'  ***************************** -->
        <device Dname="STM32L071KZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071KZTx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L071KZUx"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071RB'  ***************************** -->
        <device Dname="STM32L071RB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071RBHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L071RBTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071RZ'  ***************************** -->
        <device Dname="STM32L071RZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071RZHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L071RZTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071V8'  ***************************** -->
        <device Dname="STM32L071V8">
          <memory id="IROM1"                                    start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                                    start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"        start="0x08000000" size="0x00010000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07x_64_EEPROM.FLM" start="0x08080C00" size="0x00000800"             default="0"/>

          <variant Dvariant="STM32L071V8Ix"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L071V8Tx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071VB'  ***************************** -->
        <device Dname="STM32L071VB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071VBIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L071VBTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L071VZ'  ***************************** -->
        <device Dname="STM32L071VZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L071VZIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L071VZTx"> <feature type="QFP" n="100"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L072'  **************************** -->
      <subFamily DsubFamily="STM32L072">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L072xx"/>
        <debug svd="CMSIS/SVD/STM32L07x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"    start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108281.pdf" title="STM32L0x2 Reference Manual"/>
        <book name="Documentation/DM00141133.pdf" title="STM32L072xx Data Sheet"/>

        <!-- *************************  Device 'STM32L072CB'  ***************************** -->
        <device Dname="STM32L072CB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072CBTx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32L072CBYx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072CZ'  ***************************** -->
        <device Dname="STM32L072CZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072CZTx"> <feature type="QFP" n="48"/> </variant>
          <variant Dvariant="STM32L072CZYx"> <feature type="CSP" n="49"/> </variant>
          <variant Dvariant="STM32L072CZEx"> <feature type="CSP" n="49"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072KB'  ***************************** -->
        <device Dname="STM32L072KB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072KBTx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L072KBUx"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072KZ'  ***************************** -->
        <device Dname="STM32L072KZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072KZTx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L072KZUx"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072RB'  ***************************** -->
        <device Dname="STM32L072RB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072RBHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L072RBIx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L072RBTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072RZ'  ***************************** -->
        <device Dname="STM32L072RZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072RZHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L072RZIx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L072RZTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072V8'  ***************************** -->
        <device Dname="STM32L072V8">
          <memory id="IROM1"                                     start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                                     start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"         start="0x08000000" size="0x00010000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07x_64_EEPROM.FLM"  start="0x08080C00" size="0x00000800"             default="0"/>

          <variant Dvariant="STM32L072V8Ix"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L072V8Tx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072VB'  ***************************** -->
        <device Dname="STM32L072VB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072VBIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L072VBTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L072VZ'  ***************************** -->
        <device Dname="STM32L072VZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L072VZIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L072VZTx"> <feature type="QFP" n="100"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L073'  **************************** -->
      <subFamily DsubFamily="STM32L073">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L073xx"/>
        <debug svd="CMSIS/SVD/STM32L07x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"    start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00095744.pdf" title="STM32L0x3 Reference Manual"/>
        <book name="Documentation/DM00141036.pdf" title="STM32L073xx Data Sheet"/>

        <!-- *************************  Device 'STM32L073CB'  ***************************** -->
        <device Dname="STM32L073CB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L073CBTx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L073CZ'  ***************************** -->
        <device Dname="STM32L073CZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L073CZTx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L073RB'  ***************************** -->
        <device Dname="STM32L073RB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L073RBHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L073RBTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L073RZ'  ***************************** -->
        <device Dname="STM32L073RZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L073RZHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L073RZTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L073V8'  ***************************** -->
        <device Dname="STM32L073V8">
          <memory id="IROM1"                                    start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                                    start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"        start="0x08000000" size="0x00010000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07x_64_EEPROM.FLM" start="0x08080C00" size="0x00000800"             default="0"/>

          <variant Dvariant="STM32L073V8Ix"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L073V8Tx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L073VB'  ***************************** -->
        <device Dname="STM32L073VB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L073VBIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L073VBTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L073VZ'  ***************************** -->
        <device Dname="STM32L073VZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L073VZIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L073VZTx"> <feature type="QFP" n="100"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L081'  **************************** -->
      <subFamily DsubFamily="STM32L081">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L081xx"/>
        <debug svd="CMSIS/SVD/STM32L0x1.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"    start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00108281.pdf" title="STM32L0x1 Reference Manual"/>
        <book name="Documentation/DM00162467.pdf" title="STM32L081xx Data Sheet"/>

        <!-- *************************  Device 'STM32L081CZ'  ***************************** -->
        <device Dname="STM32L081CZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L081CZTx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L081KZ'  ***************************** -->
        <device Dname="STM32L081KZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L081KZTx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L081KZUx"> <feature type="QFN" n="32"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L082'  **************************** -->
      <subFamily DsubFamily="STM32L082">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L082xx"/>
        <debug svd="CMSIS/SVD/STM32L07x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"        start="0x1FF80000" size="0x00000014" default="0"/>
        <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM"   start="0x08080000" size="0x00001800" default="0"/>

        <book name="Documentation/DM00108281.pdf" title="STM32L0x2 Reference Manual"/>
        <book name="Documentation/DM00141132.pdf" title="STM32L082xx Data Sheet"/>

        <!-- *************************  Device 'STM32L082KB'  ***************************** -->
        <device Dname="STM32L082KB">
          <memory id="IROM1"                              start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM" start="0x08000000" size="0x00020000"             default="1"/>

          <variant Dvariant="STM32L082KBTx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L082KBUx"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L082KZ'  ***************************** -->
        <device Dname="STM32L082KZ">
          <memory id="IROM1"                              start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM" start="0x08000000" size="0x00030000"             default="1"/>

          <variant Dvariant="STM32L082KZTx"> <feature type="QFP" n="32"/> </variant>
          <variant Dvariant="STM32L082KZUx"> <feature type="QFN" n="32"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L082CZ'  ***************************** -->
        <device Dname="STM32L082CZ">
          <memory id="IROM1"                              start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                              start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM" start="0x08000000" size="0x00030000"             default="1"/>

          <variant Dvariant="STM32L082CZYx"> <feature type="CSP" n="49"/> </variant>
        </device>
      </subFamily>

      <!-- ************************  Subfamily 'STM32L083'  **************************** -->
      <subFamily DsubFamily="STM32L083">
        <processor Dclock="32000000" Dmpu="MPU"/>
        <compile header="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h" define="STM32L083xx"/>
        <debug svd="CMSIS/SVD/STM32L07x.svd"/>

        <debugvars configfile="CMSIS/Debug/STM32L0x1_0x2_0x3.dbgconf">
          __var DbgMCU_CR      = 0x00000006;   // DBGMCU_CR:  DBG_STOP, DBG_STANDBY
          __var DbgMCU_APB1_Fz = 0x00000000;   // DGBMCU_APB1_FZ: All Peripherals Operate as in Normal Mode
          __var DbgMCU_APB2_Fz = 0x00000000;   // DGBMCU_APB2_FZ: All Peripherals Operate as in Normal Mode
        </debugvars>

        <algorithm name="CMSIS/Flash/STM32L0xx_OPT.FLM"    start="0x1FF80000" size="0x00000014" default="0"/>

        <book name="Documentation/DM00095744.pdf" title="STM32L0x3 Reference Manual"/>
        <book name="Documentation/DM00140762.pdf" title="STM32L083xx Data Sheet"/>

        <!-- *************************  Device 'STM32L083CB'  ***************************** -->
        <device Dname="STM32L083CB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L083CBTx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L083CZ'  ***************************** -->
        <device Dname="STM32L083CZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L083CZTx"> <feature type="QFP" n="48"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L083RB'  ***************************** -->
        <device Dname="STM32L083RB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L083RBHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L083RBTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L083RZ'  ***************************** -->
        <device Dname="STM32L083RZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L083RZHx"> <feature type="BGA" n="64"/> </variant>
          <variant Dvariant="STM32L083RZTx"> <feature type="QFP" n="64"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L083V8'  ***************************** -->
        <device Dname="STM32L083V8">
          <memory id="IROM1"                                    start="0x08000000" size="0x00010000" startup="1" default="1"/>
          <memory id="IRAM1"                                    start="0x20000000" size="0x00050000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_64.FLM"        start="0x08000000" size="0x00010000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07x_64_EEPROM.FLM" start="0x08080C00" size="0x00000800"             default="0"/>

          <variant Dvariant="STM32L083V8Ix"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L083V8Tx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L083VB'  ***************************** -->
        <device Dname="STM32L083VB">
          <memory id="IROM1"                                   start="0x08000000" size="0x00020000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_128.FLM"      start="0x08000000" size="0x00020000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L083VBIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L083VBTx"> <feature type="QFP" n="100"/> </variant>
        </device>

        <!-- *************************  Device 'STM32L083VZ'  ***************************** -->
        <device Dname="STM32L083VZ">
          <memory id="IROM1"                                   start="0x08000000" size="0x00030000" startup="1" default="1"/>
          <memory id="IRAM1"                                   start="0x20000000" size="0x00005000" init   ="0" default="1"/>
          <algorithm name="CMSIS/Flash/STM32L0xx_192.FLM"      start="0x08000000" size="0x00030000"             default="1"/>
          <algorithm name="CMSIS/Flash/STM32L07_8x_EEPROM.FLM" start="0x08080000" size="0x00001800"             default="0"/>

          <variant Dvariant="STM32L083VZIx"> <feature type="BGA" n="100"/> </variant>
          <variant Dvariant="STM32L083VZTx"> <feature type="QFP" n="100"/> </variant>
        </device>
      </subFamily>

    </family>
  </devices>

  <conditions>
    <!-- Compiler Conditions -->
    <condition id="Compiler ARMCC">
      <require Tcompiler="ARMCC"/>
    </condition>

    <!-- Device Conditions -->
    <condition id="STM32L0">
      <description>STMicroelectronics STM32L0 Series Devices</description>
      <require Dvendor="STMicroelectronics:13"  Dname="STM32L0*"/>
    </condition>

    <!-- Device Conditions -->
    <condition id="STM32L011">
      <description>STMicroelectronics STM32L011 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L011*"/>
    </condition>
    <condition id="STM32L021">
      <description>STMicroelectronics STM32L021 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L021*"/>
    </condition>
    <condition id="STM32L031">
      <description>STMicroelectronics STM32L031 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L031*"/>
    </condition>
    <condition id="STM32L041">
      <description>STMicroelectronics STM32L041 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L041*"/>
    </condition>
    <condition id="STM32L051">
      <description>STMicroelectronics STM32L051 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L051*"/>
    </condition>
    <condition id="STM32L052">
      <description>STMicroelectronics STM32L052 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L052*"/>
    </condition>
    <condition id="STM32L053">
      <description>STMicroelectronics STM32L053 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L053*"/>
    </condition>
    <!--condition id="STM32L061">
      <description>STMicroelectronics STM32L061 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L061*"/>
    </condition-->
    <condition id="STM32L062">
      <description>STMicroelectronics STM32L062 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L062*"/>
    </condition>
    <condition id="STM32L063">
      <description>STMicroelectronics STM32L063 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L063*"/>
    </condition>
    <condition id="STM32L071">
      <description>STMicroelectronics STM32L071 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L071*"/>
    </condition>
    <condition id="STM32L072">
      <description>STMicroelectronics STM32L072 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L072*"/>
    </condition>
    <condition id="STM32L073">
      <description>STMicroelectronics STM32L073 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L073*"/>
    </condition>
    <condition id="STM32L081">
      <description>STMicroelectronics STM32L081 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L081*"/>
    </condition>
    <condition id="STM32L082">
      <description>STMicroelectronics STM32L082 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L082*"/>
    </condition>
    <condition id="STM32L083">
      <description>STMicroelectronics STM32L083 Devices</description>
      <accept  Dvendor="STMicroelectronics:13" Dname="STM32L083*"/>
    </condition>

    <!-- Device + CMSIS Conditions -->
    <condition id="STM32L0 CMSIS">
      <description>STMicroelectronics STM32L0 Devices and CMSIS-Core</description>
      <require condition="STM32L0"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L011 CMSIS">
      <description>STMicroelectronics STM32L011 Devices and CMSIS-Core</description>
      <require condition="STM32L011"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L021 CMSIS">
      <description>STMicroelectronics STM32L021 Devices and CMSIS-Core</description>
      <require condition="STM32L021"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L031 CMSIS">
      <description>STMicroelectronics STM32L031 Devices and CMSIS-Core</description>
      <require condition="STM32L031"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L041 CMSIS">
      <description>STMicroelectronics STM32L041 Devices and CMSIS-Core</description>
      <require condition="STM32L041"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L051 CMSIS">
      <description>STMicroelectronics STM32L051 Devices and CMSIS-Core</description>
      <require condition="STM32L051"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L052 CMSIS">
      <description>STMicroelectronics STM32L052 Devices and CMSIS-Core</description>
      <require condition="STM32L052"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L053 CMSIS">
      <description>STMicroelectronics STM32L053 Devices and CMSIS-Core</description>
      <require condition="STM32L053"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <!--condition id="STM32L061 CMSIS">
      <description>STMicroelectronics STM32L061 Devices and CMSIS-Core</description>
      <require condition="STM32L061"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition-->
    <condition id="STM32L062 CMSIS">
      <description>STMicroelectronics STM32L062 Devices and CMSIS-Core</description>
      <require condition="STM32L062"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L063 CMSIS">
      <description>STMicroelectronics STM32L063 Devices and CMSIS-Core</description>
      <require condition="STM32L063"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L071 CMSIS">
      <description>STMicroelectronics STM32L071 Devices and CMSIS-Core</description>
      <require condition="STM32L071"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L072 CMSIS">
      <description>STMicroelectronics STM32L072 Devices and CMSIS-Core</description>
      <require condition="STM32L072"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L073 CMSIS">
      <description>STMicroelectronics STM32L073 Devices and CMSIS-Core</description>
      <require condition="STM32L073"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L081 CMSIS">
      <description>STMicroelectronics STM32L081 Devices and CMSIS-Core</description>
      <require condition="STM32L081"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L082 CMSIS">
      <description>STMicroelectronics STM32L082 Devices and CMSIS-Core</description>
      <require condition="STM32L082"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    <condition id="STM32L083 CMSIS">
      <description>STMicroelectronics STM32L083 Devices and CMSIS-Core</description>
      <require condition="STM32L083"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
    </condition>
    
        <!-- Device + Compiler Conditions -->
    <condition id="STM32L0 ARMCC">
      <description>STMicroelectronics STM32L011 Devices and ARMCC Compiler</description>
      <require condition="STM32L0"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L011 ARMCC">
      <description>STMicroelectronics STM32L011 Devices and ARMCC Compiler</description>
      <require condition="STM32L011"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L021 ARMCC">
      <description>STMicroelectronics STM32L021 Devices and ARMCC Compiler</description>
      <require condition="STM32L021"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L031 ARMCC">
      <description>STMicroelectronics STM32L031 Devices and ARMCC Compiler</description>
      <require condition="STM32L031"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L041 ARMCC">
      <description>STMicroelectronics STM32L041 Devices and ARMCC Compiler</description>
      <require condition="STM32L041"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L051 ARMCC">
      <description>STMicroelectronics STM32L051 Devices and ARMCC Compiler</description>
      <require condition="STM32L051"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L052 ARMCC">
      <description>STMicroelectronics STM32L052 Devices and ARMCC Compiler</description>
      <require condition="STM32L052"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L053 ARMCC">
      <description>STMicroelectronics STM32L053 Devices and ARMCC Compiler</description>
      <require condition="STM32L053"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <!--condition id="STM32L061 ARMCC">
      <description>STMicroelectronics STM32L061 Devices and ARMCC Compiler</description>
      <require condition="STM32L061"/>
      <require condition="Compiler ARMCC"/>
    </condition-->
    <condition id="STM32L062 ARMCC">
      <description>STMicroelectronics STM32L062 Devices and ARMCC Compiler</description>
      <require condition="STM32L062"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L063 ARMCC">
      <description>STMicroelectronics STM32L063 Devices and ARMCC Compiler</description>
      <require condition="STM32L063"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L071 ARMCC">
      <description>STMicroelectronics STM32L071 Devices and ARMCC Compiler</description>
      <require condition="STM32L071"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L072 ARMCC">
      <description>STMicroelectronics STM32L072 Devices and ARMCC Compiler</description>
      <require condition="STM32L072"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L073 ARMCC">
      <description>STMicroelectronics STM32L073 Devices and ARMCC Compiler</description>
      <require condition="STM32L073"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L081 ARMCC">
      <description>STMicroelectronics STM32L081 Devices and ARMCC Compiler</description>
      <require condition="STM32L081"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L082 ARMCC">
      <description>STMicroelectronics STM32L082 Devices and ARMCC Compiler</description>
      <require condition="STM32L082"/>
      <require condition="Compiler ARMCC"/>
    </condition>
    <condition id="STM32L083 ARMCC">
      <description>STMicroelectronics STM32L083 Devices and ARMCC Compiler</description>
      <require condition="STM32L083"/>
      <require condition="Compiler ARMCC"/>
    </condition>

    <!-- Device + CMSIS + STM32CubeMX Conditions -->
    <condition id="STM32L0 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L011 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L0"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L011 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L011 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L011"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L021 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L021 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L021"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L031 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L031 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L031"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L041 CMSI STM32CubeMXS">
      <description>STMicroelectronics STM32L041 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L041"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L051 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L051 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L051"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L052 CMSISv">
      <description>STMicroelectronics STM32L052 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L052"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L053 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L053 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L053"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <!--condition id="STM32L061 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L061 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L061"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition-->
    <condition id="STM32L062 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L062 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L062"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L063 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L063 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L063"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L071 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L071 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L071"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L072 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L072 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L072"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L073 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L073 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L073"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L081 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L081 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L081"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L082 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L082 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L082"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>
    <condition id="STM32L083 CMSIS STM32CubeMX">
      <description>STMicroelectronics STM32L083 Devices, CMSIS-Core and STM32CubeMX</description>
      <require condition="STM32L083"/>
      <require Cclass="CMSIS" Cgroup="CORE"/>
      <require Cbundle="STM32CubeMX" Cclass="Device" Cgroup="STM32Cube Framework" Csub="STM32CubeMX"/>
    </condition>

    <condition id="STM32L0 STARTUP CORTEX GPIO PWR RCC FLASH">
      <description>STMicroelectronics STM32L0 devices, Startup and HAL CORTEX, GPIO, RCC and FLASH</description>
      <require condition="STM32L0"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="Startup"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube HAL" Csub="CORTEX"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube HAL" Csub="GPIO"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube HAL" Csub="PWR"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube HAL" Csub="RCC"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube HAL" Csub="FLASH"/>
    </condition>
    <condition id="STM32L0 HAL">
      <description>STMicroelectronics STM32L0 devices and HAL </description>
      <require condition="STM32L0"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube HAL" Csub="COMMON"/>
    </condition>
    <condition id="STM32L0 HAL DMA">
      <description>STMicroelectronics STM32L0 Devices, HAL, and DMA peripheral</description>
      <require condition="STM32L0 HAL"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube HAL" Csub="DMA"/>
    </condition>
    <condition id="STM32L0 LL">
      <description>STMicroelectronics STM32L0 devices and LL </description>
      <require condition="STM32L0"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube LL" Csub="COMMON"/>
    </condition>
    <condition id="STM32L0 STARTUP LL UTILS RCC PWR">
      <description>STMicroelectronics STM32L0 Device and LL</description>
      <require condition="STM32L0"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="Startup"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube LL" Csub="UTILS"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube LL" Csub="RCC"/>
      <require Cbundle="Standalone" Cclass="Device" Cgroup="STM32Cube LL" Csub="PWR"/>
    </condition>
  </conditions>
 
  <generators>
    <!-- This generator is launched if any component referencing this generator by 'id' is selected and the specified <gpdsc> file does not exist -->
    <generator id="STM32CubeMX">
      <description>ST Microelectronics: STCubeMX Environment</description>
      <command>MDK/CubeMX/STM32CubeMxLauncher.exe</command> <!-- path is specified either absolute or relative to PDSC or GPDSC file -->
      <workingDir>$PRTE/Device</workingDir> <!-- path is specified either absolute or relative to PDSC or GPDSC file. If not specified it is the project directory configured by the environment -->
      <arguments>
        <!-- D = Device (Dname/Dvariant as configured by environment) -->
        <argument>$D</argument>
        <!-- Project path and project name (as configured by environment) -->
        <argument>#P</argument>
        <!-- absolute or relative to workingDir. $S = Device Family Pack base folder -->
        <argument>$S</argument>
      </arguments>
      <!-- path is either absolute or relative to working directory -->
      <gpdsc name="$PRTE/Device/$D/FrameworkCubeMX.gpdsc"/>
    </generator>
  </generators>

  <apis>
    <api Cclass="Device" Cgroup="STM32Cube Framework" Capiversion="1.0.0" exclusive="1">
      <description>STM32Cube Framework</description>
      <files>
        <file category="doc" name="MDK/CubeMX/Documentation/index.html"/>
      </files>
    </api>
  </apis>

  <components>
    <bundle Cbundle="STM32CubeMX" Cclass="Device" isDefaultVariant="true" Cversion="1.0.0">
      <description>Peripheral, Clock and Pin configuration are managed by STM32CubeMX</description>
      <doc>MDK/CubeMX/Documentation/index.html</doc>
      <component Cgroup="Startup" Cversion="1.7.2" condition="STM32L0 CMSIS STM32CubeMX">  <!-- Cversion is necessary -->
        <description>System Startup for STMicroelectronics STM32L0 Series</description>
        <RTE_Components_h>
          <!-- the following content goes into file 'RTE_Components.h' -->
          #define RTE_DEVICE_STARTUP_STM32L0XX    /* Device Startup for STM32L0 */
        </RTE_Components_h>

        <files>
          <!-- Flash Option Bytes templates -->
          <file category="source"   name="MDK/Device/Source/ARM/STM32L0xx_OPT.s"       attr="template" version="1.0.0" condition="Compiler ARMCC" select="Flash Option Bytes"/>
        </files>
      </component>

      <component generator="STM32CubeMX" Cgroup="STM32Cube Framework" Csub="STM32CubeMX" Cversion="1.0.0" condition="STM32L0">
        <description>Configuration via STM32CubeMX</description>
        <RTE_Components_h>
          #define RTE_DEVICE_FRAMEWORK_CUBE_MX
        </RTE_Components_h>
        <files>
          <file category="doc"     name="MDK/CubeMX/Documentation/cubemx.html"/>
          <file category="source"  name="MDK/CubeMX/run_STM32CubeMX.c" version="1.0.0"/>
          <file category="other"   name="MDK/CubeMX/FrameworkCubeMX_gpdsc.ftl" version="1.0.0"/>
          <file category="other"   name="MDK/CubeMX/MX_Device_h.ftl" version ="1.0.1"/>
        </files>
      </component>

      <component Cgroup="STM32Cube HAL" Cversion="1.8.2" condition="STM32L0 CMSIS STM32CubeMX">
        <description>STM32Cube HAL Drivers</description>
        <RTE_Components_h>
          #define RTE_DEVICE_CUBE_MX_HAL
        </RTE_Components_h>
        <files>
          <file category="source"  name="MDK/Driver/stm32l0xx_ll.c"/>
          <file category="include" name="Drivers/STM32L0xx_HAL_Driver/Inc/"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_comp.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_comp_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_crc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_crc_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cryp.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cryp_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dac.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dac_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_firewall.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ramfunc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2s.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_irda.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_iwdg.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lcd.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pcd.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pcd_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rng.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_smartcard.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_smartcard_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_smbus.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tsc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_usart.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_wwdg.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_adc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_comp.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_crc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_crs.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_dac.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_dma.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_exti.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_gpio.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_i2c.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lpuart.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_pwr.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_rcc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_rng.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_rtc.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_spi.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_tim.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_usart.c"/>
          <file category="source"  name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_utils.c"/>
        </files>
      </component>
    </bundle>

    <bundle Cbundle="Standalone" Cclass="Device" Cversion="1.0.0">
      <description>All HAL and LL peripheral APIs are selectable as individual components.</description>
      <doc>Documentation/STM32CubeL0GettingStarted.pdf</doc>
      <component  Cgroup="Startup" condition="STM32L0 CMSIS">
        <description>System Startup for STMicroelectronics</description>
        <RTE_Components_h>
          #define RTE_DEVICE_STARTUP_STM32L0XX    /* Device Startup for STM32L0 */
        </RTE_Components_h>

        <files>
          <!--  include folder -->

          <file category="include" name="Drivers/CMSIS/Device/ST/STM32L0xx/Include/"/>

          <!-- Flash Option Bytes templates -->
          <file category="source" condition="STM32L0 ARMCC" name="MDK/Device/Source/ARM/STM32L0xx_OPT.s" attr="template" select="Flash Option Bytes"/>

          <file category="header" name="Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"/>

          <!-- startup files -->
          <!-- ARM Compiler Toolchain -->
          <file category="source" condition="STM32L011 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l011xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L021 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l021xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L031 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l031xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L041 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l041xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L051 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l051xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L052 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l052xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L053 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l053xx.s" attr="config" version="2.3.3"/>
<!--
          <file category="source" condition="STM32L061 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l061xx.s" attr="config" version="2.3.3"/>
-->
          <file category="source" condition="STM32L062 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l062xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L063 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l063xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L071 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l071xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L072 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l072xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L073 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l073xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L081 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l081xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L082 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l082xx.s" attr="config" version="2.3.3"/>
          <file category="source" condition="STM32L083 ARMCC"  name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/arm/startup_stm32l083xx.s" attr="config" version="2.3.3"/>

          <!-- system file -->
          <file category="source" name="Drivers/CMSIS/Device/ST/STM32L0xx/Source/Templates/system_stm32l0xx.c" attr="config" version="2.3.3"/>
        </files>
      </component>

      <!-- STM32L0xx HAL Drivers -->
      <component Cgroup="STM32Cube HAL" Csub="COMMON" Cversion="1.8.2" condition="STM32L0 STARTUP CORTEX GPIO PWR RCC FLASH">
        <description>Common HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_COMMON
        </RTE_Components_h>
        <files>
          <file category="header" name="Drivers/STM32L0xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h"/>
          <file category="header" name="Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"/>
          <file category="header" name="Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal.c"/>
          <file category="header" name="MDK/Templates/Inc/stm32l0xx_hal_conf.h" attr="config"   version="1.9.0"/>
          <file category="source" name="MDK/Templates/Src/stm32l0xx_hal_msp.c"  attr="template" select="MCU Specific HAL Initialization / De-Initialization"/>
          <file category="header" name="MDK/Templates/Inc/stm32l0xx_it.h"       attr="template" select="Exception Handlers and Peripheral IRQ"/>
          <file category="source" name="MDK/Templates/Src/stm32l0xx_it.c"       attr="template" select="Exception Handlers and Peripheral IRQ"/>
          <file category="header" name="MDK/Templates/Inc/main.h"               attr="template" select="'main' module for STM32Cube"/>
          <file category="source" name="MDK/Templates/Src/main.c"               attr="template" select="'main' module for STM32Cube"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="ADC" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Analog-to-digital converter (ADC) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_ADC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_adc_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="COMP" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Analog Comparator (COMP) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_COMP
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_comp.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_comp_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="CORTEX" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Cortex HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_CORTEX
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cortex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="CRC" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>CRC calculation unit (CRC) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_CRC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_crc.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_crc_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="CRYP" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Cryptography  peripheral (CRYP) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_CRYP
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cryp.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_cryp_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="DAC" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Digital-to-analog converter (DAC) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_DAC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dac.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dac_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="DMA" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>DMA controller (DMA) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_DMA
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_dma.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="FIREWALL" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Firewall HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_FIREWALL
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_firewall.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="FLASH" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Embedded Flash memory HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_FLASH
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_flash_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="GPIO" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>General-purpose I/O (GPIO) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_GPIO
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_gpio.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="I2C" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Inter-integrated circuit (I2C) interface HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_I2C
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2c_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="I2S" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Interchip sound (I2S) interface HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_I2S
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_i2s.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="IRDA" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>IrDA HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_IRDA
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_irda.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="IWDG" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Independent watchdog (IWDG) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_IWDG
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_iwdg.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="LCD" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>LCD peripheral HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_LCD
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lcd.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="LPTIM" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Low Power Timer peripheral HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_LPTIM
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_lptim.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="PCD" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>USB Peripheral controller (PCD) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_PCD
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pcd.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pcd_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="PWR" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Power controller (PWR) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_PWR
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_pwr_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="RCC" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Reset and clock control (RCC) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_RCC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rcc_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="RNG" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Random Number Generator (RNG) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_RNG
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rng.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="RTC" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Real-time clock (RTC) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_RTC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_rtc_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="SMARTCARD" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Smartcard HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_SMARTCARD
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_smartcard.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_smartcard_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="SMBUS" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>System Management Bus (SMBUS) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_SMBUS
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_smbus.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="SPI" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Serial peripheral interface (SPI) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_SPI
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_spi.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="TIM" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Timers (TIM) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_TIM
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tim_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="TSC" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Touch Sensing Controller (TSC) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_TSC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_tsc.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="UART" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Universal asynchronous receiver transmitter (UART) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_UART
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart.c"/>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_uart_ex.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="USART" Cversion="1.8.2" condition="STM32L0 HAL DMA">
        <description>Universal synchronous asynchronous receiver transmitter (USART) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_USART
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_usart.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube HAL" Csub="WWDG" Cversion="1.8.2" condition="STM32L0 HAL">
        <description>Window watchdog (WWDG) HAL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_HAL_WWDG
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_hal_wwdg.c"/>
        </files>
      </component>

      <!-- STM32L0xx LL Drivers -->
      <component Cgroup="STM32Cube LL" Csub="COMMON" Cversion="1.8.2" condition="STM32L0 STARTUP LL UTILS RCC PWR">
        <description>Common LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_DRIVERS_USED
          #define RTE_DEVICE_LL_COMMON
        </RTE_Components_h>
        <files>
          <file category="include" name="Drivers/STM32L0xx_HAL_Driver/Inc/"/>
          <file category="include" name="Drivers/STM32L0xx_HAL_Driver/Inc/Legacy/"/>
          <file category="source"  name="MDK/Driver/stm32l0xx_ll.c"/>
          <file category="header"  name="MDK/Templates_LL/Inc/stm32_assert.h"       attr="template" select="STM32 assert template"/>
          <file category="header"  name="MDK/Templates_LL/Inc/stm32l0xx_it.h"       attr="template" select="Exception Handlers and Peripheral IRQ"/>
          <file category="source"  name="MDK/Templates_LL/Src/stm32l0xx_it.c"       attr="template" select="Exception Handlers and Peripheral IRQ"/>
          <file category="header"  name="MDK/Templates_LL/Inc/main.h"               attr="template" select="'main' module for STM32Cube"/>
          <file category="source"  name="MDK/Templates_LL/Src/main.c"               attr="template" select="'main' module for STM32Cube"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="ADC" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Analog-to-digital converter (ADC) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_ADC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_adc.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="COMP" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Analog Comparator (COMP) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_COMP
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_comp.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="CRC" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>CRC calculation unit (CRC) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_CRC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_crc.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="CRS" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Clock recovery system (CRS) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_CRS
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_crs.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="DAC" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Digital-to-analog converter (DAC) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_DAC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_dac.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="DMA" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>DMA controller (DMA) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_DMA
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_dma.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="EXTI" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Extended interrupts and events controler (EXTI) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_EXTI
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_exti.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="GPIO" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>General-purpose I/O (GPIO) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_GPIO
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_gpio.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="I2C" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Inter-integrated circuit (I2C) interface LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_I2C
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_i2c.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="LPTIM" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Low Power Timer (LPTIM) interface LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_LPTIM
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lptim.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="LPUART" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Universal asynchronous receiver transmitter (LPUART) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_LPUART
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_lpuart.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="PWR" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Power controller (PWR) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_PWR
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_pwr.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="RCC"    Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Reset and clock control (RCC) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_RCC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_rcc.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="RNG"    Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Random Number Generator (RNG) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_RNG
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_rng.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="RTC" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Real-time clock (RTC) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_RTC
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_rtc.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="SPI" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Serial peripheral interface (SPI) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_SPI
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_spi.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="TIM" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Timers (TIM) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_TIM
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_tim.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="USART" Cversion="1.8.2"  condition="STM32L0 LL">
        <description>Universal synchronous asynchronous receiver transmitter (USART) LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_USART
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_usart.c"/>
        </files>
      </component>
      <component Cgroup="STM32Cube LL" Csub="UTILS"  Cversion="1.8.2"  condition="STM32L0 LL">
        <description>UTILS LL driver</description>
        <RTE_Components_h>
          #define RTE_DEVICE_LL_UTILS
        </RTE_Components_h>
        <files>
          <file category="source" name="Drivers/STM32L0xx_HAL_Driver/Src/stm32l0xx_ll_utils.c"/>
        </files>
      </component>        
    </bundle>   

    <!-- CMSIS drivers -->
     <component Cclass="CMSIS Driver" Cgroup="I2C" Capiversion="2.1"  Cversion="1.0.0" condition="STM32L0 CMSIS STM32CubeMX">
      <description>I2C Driver for STM32L0 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_I2C1                /* Driver I2C1 */
        #define RTE_Drivers_I2C2                /* Driver I2C2 */
        #define RTE_Drivers_I2C3                /* Driver I2C3 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/I2C_STM32L0xx.c"/>
    </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="SPI" Capiversion="2.1"  Cversion="1.0.0" condition="STM32L0 CMSIS STM32CubeMX">
      <description>SPI Driver for STM32L0 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_SPI1                /* Driver SPI1 */
        #define RTE_Drivers_SPI2                /* Driver SPI2 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/SPI_STM32L0xx.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="USART" Csub="USART IrDA" Capiversion="2.1"  Cversion="1.0.0" condition="STM32L0 CMSIS STM32CubeMX">
      <description>USART Driver (IrDA mode) for STM32L0 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_USART1_IrDA         /* Driver USART1 */
        #define RTE_Drivers_USART2_IrDA         /* Driver USART2 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/IrDA_STM32L0xx.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="USART" Csub="USART SmartCard" Capiversion="2.1"  Cversion="1.0.0" condition="STM32L0 CMSIS STM32CubeMX">
      <description>USART Driver (SmartCard mode) for STM32L0 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_USART1_SmartCard    /* Driver USART1 */
        #define RTE_Drivers_USART2_SmartCard    /* Driver USART2 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/SmartCard_STM32L0xx.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="USART" Csub="USART Async" Capiversion="2.1"  Cversion="1.0.0" condition="STM32L0 CMSIS STM32CubeMX">
      <description>USART Driver (Async mode) for STM32L0 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_USART1_Async        /* Driver USART1 */
        #define RTE_Drivers_USART2_Async        /* Driver USART2 */
        #define RTE_Drivers_USART4_Async        /* Driver USART4 */
        #define RTE_Drivers_USART5_Async        /* Driver USART5 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/UART_STM32L0xx.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="USART" Csub="USART Sync" Capiversion="2.1"  Cversion="1.0.0" condition="STM32L0 CMSIS STM32CubeMX">
      <description>USART Driver (Sync mode) for STM32L0 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_USART1_Sync         /* Driver USART1 */
        #define RTE_Drivers_USART2_Sync         /* Driver USART2 */
        #define RTE_Drivers_USART4_Sync         /* Driver USART4 */
        #define RTE_Drivers_USART5_Sync         /* Driver USART5 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/USART_STM32L0xx.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="USB Device" Capiversion="2.1.0" Cversion="1.0.0" condition="STM32L0 CMSIS STM32CubeMX">
      <description>USB Device Driver for STM32L0 Series</description>
      <RTE_Components_h>  <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_Drivers_USBD0               /* Driver USBD0 */
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS/Driver/USBD_STM32L0xx.c"/>
      </files>
    </component>

    <!-- STM32L053-Discovery Board Support -->
    <bundle Cbundle="STM32L053-Discovery" Cclass="Board Support" Cversion="1.1.0">
      <description>STMicroelectronics STM32L053-Discovery Board</description>
      <doc></doc>
      <component Cgroup="LED" Capiversion="1.0.0" condition="STM32L053 CMSIS STM32CubeMX">
      <description>LED driver for STMicroelectronics STM32L053-Discovery Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L053-Discovery/Common/LED_STM32L053-Discovery.c"/>
        </files>
      </component>
      <component Cgroup="Buttons" Capiversion="1.0.0" condition="STM32L053 CMSIS STM32CubeMX">
      <description>Button driver for STMicroelectronics STM32L053-Discovery Board</description>
        <files>
        <file category="sourceC" name="MDK/Boards/ST/STM32L053-Discovery/Common/Buttons_STM32L053-Discovery.c"/>
        </files>
      </component>
    </bundle>

    <!-- STM32L073Z-EVAL Board Support -->
    <bundle Cbundle="STM32L073Z-EVAL" Cclass="Board Support" Cversion="1.1.0">
      <description>STMicroelectronics STM32L073Z-EVAL Board</description>
      <doc></doc>
      <component Cgroup="LED" Capiversion="1.0.0" condition="STM32L073 CMSIS STM32CubeMX">
      <description>LED driver for STMicroelectronics STM32L073Z-EVAL Board</description>
        <files>
          <file category="source" name="MDK/Boards/ST/STM32L073Z-EVAL/Common/LED_STM32L073Z-EVAL.c"/>
        </files>
      </component>
      <component Cgroup="Buttons" Capiversion="1.0.0" condition="STM32L073 CMSIS STM32CubeMX">
      <description>Button driver for STMicroelectronics STM32L073Z-EVAL Board</description>
        <files>
        <file category="sourceC" name="MDK/Boards/ST/STM32L073Z-EVAL/Common/Buttons_STM32L073Z-EVAL.c"/>
        </files>
      </component>
    </bundle>
  </components>

  <boards>
    <!-- STM32L053-Discovery Board Support -->
    <board vendor="STMicroelectronics" name="STM32L053-Discovery" revision="Rev.B"
           salesContact="http://www.st.com/stonline/contactus/contacts/index.php"
           orderForm   ="http://www.st.com/web/en/estore">
      <description>Discovery kit with STM32L053C8T6 MCU</description>
      <image small="MDK/Boards/ST/STM32L053-Discovery/Documents/STM32L053-Discovery_small.jpg"
             large="MDK/Boards/ST/STM32L053-Discovery/Documents/STM32L053-Discovery_large.jpg"/>
      <book category="overview"  name="http://www.st.com/web/catalog/tools/FM116/SC959/SS1532/LN1848/PF260319" title="STM32L053-Discovery Web Page"/>
      <book category="other"     name="MDK/Boards/ST/STM32L053-Discovery/Documents/DM00122138.pdf" title="Data Brief"/>
      <book category="manual"    name="MDK/Boards/ST/STM32L053-Discovery/Documents/DM00118944.pdf" title="User Manual"/>
      <book category="schematic" name="MDK/Boards/ST/STM32L053-Discovery/Documents/MB1143.pdf"     title="Schematics"/>
      <mountedDevice    deviceIndex="0" Dvendor="STMicroelectronics:13" Dname="STM32L053C8"/>
      <compatibleDevice deviceIndex="0" Dvendor="STMicroelectronics:13" DsubFamily="STM32L053"/>
      <feature type="ODbg"      n="1"              name="On-board ST-LINK/V2"/>
      <feature type="XTAL"      n="8000000"/>
      <feature type="PWR"       n="5"              name="USB Powered"/>
      <feature type="PWR"       n="3"  m="5"       name="External Supply"/>
      <feature type="USB"       n="1"              name="User USB with Mini-B connector"/>
      <feature type="Button"    n="2"              name="User, Reset"/>
      <feature type="GLCD"      n="1"  m="172.72"  name="2.04 E-paper display, 172x72 pixels"/>
      <feature type="Touch"     n="1"              name="Linear Touch Sensor or four Touch Keys"/>
      <feature type="LED"       n="4"              name="USB COM, 3.3 V Power, 2 user"/>
      <debugInterface adapter="ST-Link" connector="Mini-USB"/>
    </board>

    <!-- STM32L073Z-EVAL Board Support -->
    <board vendor="STMicroelectronics" name="STM32L073Z-EVAL" revision="Rev.A"
           salesContact="http://www.st.com/stonline/contactus/contacts/index.php"
           orderForm   ="http://www.st.com/web/en/estore">
      <description>Evaluation Board with STM32L073VZ MCU</description>
      <mountedDevice    deviceIndex="0" Dvendor="STMicroelectronics:13" Dname="STM32L073VZ"/>
      <compatibleDevice deviceIndex="0" Dvendor="STMicroelectronics:13" DsubFamily="STM32L073"/>
    </board>
  </boards>

  <examples>
    <!-- STM32L053-Discovery Board -->
    <example name="CMSIS-RTOS Blinky" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L053-Discovery/Blinky">
      <description>CMSIS-RTOS2 Blinky example</description>
      <board name="STM32L053-Discovery" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTOS2</category>
      </attributes>
    </example>

    <!-- STM32L073Z-EVAL Board -->
    <example name="CMSIS-RTOS Blinky" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L073Z-EVAL/Blinky">
      <description>CMSIS-RTOS2 Blinky example</description>
      <board name="STM32L073Z-EVAL" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="Blinky.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="CMSIS" Cgroup="CORE"/>
        <component Cclass="Device" Cgroup="Startup"/>
        <component Cclass="CMSIS" Cgroup="RTOS"/>
        <category>Getting Started</category>
        <category>CMSIS-RTOS2</category>
      </attributes>
    </example>

    <example name="USB Device HID" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L073Z-EVAL/Middleware/USB/Device/HID" version="1.0.0">
      <description>USB Human Interface Device providing access from PC to board LEDs and push buttons</description>
      <board name="STM32L073Z-EVAL" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="HID.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="USB" Cgroup="Device" Csub="HID"/>
        <category>Middleware</category>
        <category>USB Device</category>
        <keyword>HID</keyword>
      </attributes>
    </example>

    <example name="USB Device Mass Storage" doc="Abstract.txt" folder="MDK/Boards/ST/STM32L073Z-EVAL/Middleware/USB/Device/MassStorage">
      <description>USB Mass Storage Device using RAM as storage media</description>
      <board name="STM32L073Z-EVAL" vendor="STMicroelectronics"/>
      <project>
        <environment name="uv" load="MassStorage.uvprojx"/>
      </project>
      <attributes>
        <component Cclass="USB" Cgroup="Device" Csub="MSC"/>
        <category>Middleware</category>
        <category>USB Device</category>
        <keyword>Memory Disk</keyword>
      </attributes>
    </example>
  </examples>

</package>
