Design Optimization
Lab1 : using array partition and array reshape to deal with limited memory port problem
Lab2 : usuing on chip cache to perform function level pipeling
