Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: practica6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "practica6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "practica6"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : practica6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/toc-practicas/Practica6/practica6/key.vhd" in Library work.
Entity <key_component> compiled.
Entity <key_component> (Architecture <circuito>) compiled.
Compiling vhdl file "C:/hlocal/toc-practicas/Practica6/practica6/ram.vhd" in Library work.
Entity <ram_component> compiled.
Entity <ram_component> (Architecture <circuito>) compiled.
Compiling vhdl file "C:/hlocal/toc-practicas/Practica6/practica6/practica6.vhd" in Library work.
Entity <practica6> compiled.
Entity <practica6> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <practica6> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key_component> in library <work> (architecture <circuito>).

Analyzing hierarchy for entity <ram_component> in library <work> (architecture <circuito>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <practica6> in library <work> (Architecture <behavioral>).
Entity <practica6> analyzed. Unit <practica6> generated.

Analyzing Entity <key_component> in library <work> (Architecture <circuito>).
WARNING:Xst:790 - "C:/hlocal/toc-practicas/Practica6/practica6/key.vhd" line 52: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <array_keys> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:819 - "C:/hlocal/toc-practicas/Practica6/practica6/key.vhd" line 45: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <array_keys>
Entity <key_component> analyzed. Unit <key_component> generated.

Analyzing Entity <ram_component> in library <work> (Architecture <circuito>).
WARNING:Xst:790 - "C:/hlocal/toc-practicas/Practica6/practica6/ram.vhd" line 54: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <ram_component> analyzed. Unit <ram_component> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <key_component>.
    Related source file is "C:/hlocal/toc-practicas/Practica6/practica6/key.vhd".
WARNING:Xst:647 - Input <dir<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x8-bit dual-port RAM <Mram_array_keys> for signal <array_keys>.
    Summary:
	inferred   1 RAM(s).
Unit <key_component> synthesized.


Synthesizing Unit <ram_component>.
    Related source file is "C:/hlocal/toc-practicas/Practica6/practica6/ram.vhd".
WARNING:Xst:647 - Input <dir<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x16-bit dual-port RAM <Mram_data> for signal <data>.
    Found 16-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <ram_component> synthesized.


Synthesizing Unit <practica6>.
    Related source file is "C:/hlocal/toc-practicas/Practica6/practica6/practica6.vhd".
    Found 5-bit up counter for signal <addr_aux>.
    Found 8-bit comparator equal for signal <error$cmp_eq0000> created at line 161.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <practica6> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit dual-port RAM                               : 1
 32x8-bit dual-port RAM                                : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 1
 16-bit register                                       : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <key_component>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_array_keys> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <dir>           |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
Unit <key_component> synthesized (advanced).

Synthesizing (advanced) Unit <ram_component>.
INFO:Xst:3231 - The small RAM <Mram_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <dir>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_component> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x16-bit dual-port distributed RAM                   : 1
 32x8-bit dual-port distributed RAM                    : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit practica6 : the following signal(s) form a combinatorial loop: key_aux<0>, ram_addr<0>1, ram_addr<0>, error.

Optimizing unit <practica6> ...

Optimizing unit <ram_component> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block practica6, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : practica6.ngr
Top Level Output File Name         : practica6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 56
#      INV                         : 2
#      LUT2                        : 20
#      LUT3                        : 17
#      LUT4                        : 12
#      MUXF5                       : 5
# FlipFlops/Latches                : 21
#      FD                          : 16
#      FDRE                        : 5
# RAMS                             : 48
#      RAM16X1D                    : 48
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 35
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       53  out of   7680     0%  
 Number of Slice Flip Flops:             21  out of  15360     0%  
 Number of 4 input LUTs:                147  out of  15360     0%  
    Number used as logic:                51
    Number used as RAMs:                 96
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    173    30%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.092ns (Maximum Frequency: 109.987MHz)
   Minimum input arrival time before clock: 8.445ns
   Maximum output required time after clock: 13.176ns
   Maximum combinational path delay: 12.529ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.092ns (frequency: 109.987MHz)
  Total number of paths / destination ports: 4643 / 389
-------------------------------------------------------------------------
Delay:               9.092ns (Levels of Logic = 5)
  Source:            KEYS/Mram_array_keys1 (RAM)
  Destination:       RAM/dout_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: KEYS/Mram_array_keys1 to RAM/dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.552   0.851  KEYS/Mram_array_keys1 (N5)
     LUT4:I1->O            1   0.479   0.000  ram_addr<0>8262 (ram_addr<0>8262)
     MUXF5:I0->O           1   0.314   0.976  ram_addr<0>826_f5 (ram_addr<0>826)
     LUT4:I0->O          213   0.479   2.456  ram_addr<0>8136 (ram_addr<0>)
     RAM16X1D:DPRA0->DPO    1   0.479   0.851  RAM/Mram_data1 (RAM/N5)
     LUT3:I1->O            1   0.479   0.000  RAM/inst_LPM_MUX11 (RAM/_varindex0000<0>)
     FD:D                      0.176          RAM/dout_0
    ----------------------------------------
    Total                      9.092ns (3.958ns logic, 5.134ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4463 / 250
-------------------------------------------------------------------------
Offset:              8.445ns (Levels of Logic = 6)
  Source:            key<0> (PAD)
  Destination:       RAM/dout_15 (FF)
  Destination Clock: clk rising

  Data Path: key<0> to RAM/dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  key_0_IBUF (key_0_IBUF)
     LUT4:I0->O            1   0.479   0.000  ram_addr<0>8261 (ram_addr<0>8261)
     MUXF5:I1->O           1   0.314   0.976  ram_addr<0>826_f5 (ram_addr<0>826)
     LUT4:I0->O          213   0.479   2.456  ram_addr<0>8136 (ram_addr<0>)
     RAM16X1D:DPRA0->DPO    1   0.479   0.851  RAM/Mram_data1 (RAM/N5)
     LUT3:I1->O            1   0.479   0.000  RAM/inst_LPM_MUX11 (RAM/_varindex0000<0>)
     FD:D                      0.176          RAM/dout_0
    ----------------------------------------
    Total                      8.445ns (3.121ns logic, 5.324ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 17
-------------------------------------------------------------------------
Offset:              13.176ns (Levels of Logic = 5)
  Source:            KEYS/Mram_array_keys1 (RAM)
  Destination:       error (PAD)
  Source Clock:      clk rising

  Data Path: KEYS/Mram_array_keys1 to error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.552   0.851  KEYS/Mram_array_keys1 (N5)
     LUT4:I1->O            1   0.479   0.000  ram_addr<0>8262 (ram_addr<0>8262)
     MUXF5:I0->O           1   0.314   0.976  ram_addr<0>826_f5 (ram_addr<0>826)
     LUT4:I0->O          213   0.479   2.456  ram_addr<0>8136 (ram_addr<0>)
     INV:I->O              1   0.479   0.681  error1_INV_0 (error_OBUF)
     OBUF:I->O                 4.909          error_OBUF (error)
    ----------------------------------------
    Total                     13.176ns (8.212ns logic, 4.964ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 17
-------------------------------------------------------------------------
Delay:               12.529ns (Levels of Logic = 6)
  Source:            key<0> (PAD)
  Destination:       error (PAD)

  Data Path: key<0> to error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  key_0_IBUF (key_0_IBUF)
     LUT4:I0->O            1   0.479   0.000  ram_addr<0>8261 (ram_addr<0>8261)
     MUXF5:I1->O           1   0.314   0.976  ram_addr<0>826_f5 (ram_addr<0>826)
     LUT4:I0->O          213   0.479   2.456  ram_addr<0>8136 (ram_addr<0>)
     INV:I->O              1   0.479   0.681  error1_INV_0 (error_OBUF)
     OBUF:I->O                 4.909          error_OBUF (error)
    ----------------------------------------
    Total                     12.529ns (7.375ns logic, 5.154ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.15 secs
 
--> 

Total memory usage is 258456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

