// Seed: 60355914
module module_0;
  wire id_2;
  assign id_2 = id_1;
  logic [7:0] id_3;
  reg id_4;
  always @(negedge 1) id_4 <= (id_4);
  initial repeat (id_2) id_3[1] <= 1'b0;
  tri id_5;
  assign id_5 = 1 & 1;
  id_6 :
  assert property (@(posedge id_4) id_4)
  else $display(1'b0, 1, 1'b0);
  id_7(
      0, 1'h0
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_24;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
