Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 11 11:08:55 2022
| Host         : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2279 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5645 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.192        0.000                      0                  190        0.140        0.000                      0                  190        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
X0/inst/clk_in      {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
X0/inst/clk_in                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out_clk_vga        35.192        0.000                      0                  190        0.140        0.000                      0                  190       19.500        0.000                       0                   122  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  X0/inst/clk_in
  To Clock:  X0/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         X0/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       35.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.192ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.058ns (25.339%)  route 3.117ns (74.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.043     5.804    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.442    41.442    X4/clk_out
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[10]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    40.996    X4/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 35.192    

Slack (MET) :             35.192ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.058ns (25.339%)  route 3.117ns (74.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.043     5.804    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.442    41.442    X4/clk_out
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[1]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    40.996    X4/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 35.192    

Slack (MET) :             35.192ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.058ns (25.339%)  route 3.117ns (74.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.043     5.804    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.442    41.442    X4/clk_out
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[4]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    40.996    X4/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 35.192    

Slack (MET) :             35.192ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.058ns (25.339%)  route 3.117ns (74.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          1.043     5.804    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.442    41.442    X4/clk_out
    SLICE_X55Y18         FDRE                                         r  X4/rgb_out_reg[9]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.098    41.425    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    40.996    X4/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         40.996    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 35.192    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.058ns (26.345%)  route 2.958ns (73.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.884     5.644    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.441    41.441    X4/clk_out
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[0]/C
                         clock pessimism              0.080    41.521    
                         clock uncertainty           -0.098    41.424    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    40.995    X4/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.058ns (26.345%)  route 2.958ns (73.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.884     5.644    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.441    41.441    X4/clk_out
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[11]/C
                         clock pessimism              0.080    41.521    
                         clock uncertainty           -0.098    41.424    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    40.995    X4/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.058ns (26.345%)  route 2.958ns (73.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.884     5.644    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.441    41.441    X4/clk_out
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[6]/C
                         clock pessimism              0.080    41.521    
                         clock uncertainty           -0.098    41.424    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    40.995    X4/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.058ns (26.345%)  route 2.958ns (73.655%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.884     5.644    X4/rgb_out[11]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.441    41.441    X4/clk_out
    SLICE_X55Y19         FDRE                                         r  X4/rgb_out_reg[8]/C
                         clock pessimism              0.080    41.521    
                         clock uncertainty           -0.098    41.424    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    40.995    X4/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         40.995    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.390ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.233%)  route 2.827ns (72.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.753     5.513    X4/rgb_out[11]_i_1_n_0
    SLICE_X54Y17         FDRE                                         r  X4/rgb_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.444    41.444    X4/clk_out
    SLICE_X54Y17         FDRE                                         r  X4/rgb_out_reg[2]/C
                         clock pessimism              0.080    41.524    
                         clock uncertainty           -0.098    41.427    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.524    40.903    X4/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 35.390    

Slack (MET) :             35.390ns  (required time - arrival time)
  Source:                 X4/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.233%)  route 2.827ns (72.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.628     1.628    X4/clk_out
    SLICE_X61Y17         FDCE                                         r  X4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.456     2.084 f  X4/vcount_reg[1]/Q
                         net (fo=9, routed)           1.059     3.143    X4/vcount[1]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.152     3.295 r  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.616     3.911    X4/vcount[8]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I1_O)        0.326     4.237 r  X4/rgb_out[11]_i_3/O
                         net (fo=1, routed)           0.399     4.636    X4/rgb_out[11]_i_3_n_0
    SLICE_X61Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.760 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.753     5.513    X4/rgb_out[11]_i_1_n_0
    SLICE_X54Y17         FDRE                                         r  X4/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.444    41.444    X4/clk_out
    SLICE_X54Y17         FDRE                                         r  X4/rgb_out_reg[3]/C
                         clock pessimism              0.080    41.524    
                         clock uncertainty           -0.098    41.427    
    SLICE_X54Y17         FDRE (Setup_fdre_C_R)       -0.524    40.903    X4/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         40.903    
                         arrival time                          -5.513    
  -------------------------------------------------------------------
                         slack                                 35.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 X4/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/hcount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.591     0.591    X4/clk_out
    SLICE_X65Y15         FDCE                                         r  X4/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  X4/hcount_reg[7]/Q
                         net (fo=9, routed)           0.088     0.820    X4/hcount[7]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.865 r  X4/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.865    X4/hcount_0[0]
    SLICE_X64Y15         FDCE                                         r  X4/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.860     0.860    X4/clk_out
    SLICE_X64Y15         FDCE                                         r  X4/hcount_reg[0]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.121     0.725    X4/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 S0/D3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.266%)  route 0.113ns (37.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.563     0.563    S0/clk_out
    SLICE_X31Y4          FDRE                                         r  S0/D3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  S0/D3_reg/Q
                         net (fo=31, routed)          0.113     0.816    S0/D3
    SLICE_X30Y4          LUT5 (Prop_lut5_I3_O)        0.045     0.861 r  S0/s_data_out[26]_i_1/O
                         net (fo=1, routed)           0.000     0.861    S1/D[26]
    SLICE_X30Y4          FDCE                                         r  S1/s_data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.832     0.832    S1/clk_out
    SLICE_X30Y4          FDCE                                         r  S1/s_data_out_reg[26]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X30Y4          FDCE (Hold_fdce_C_D)         0.121     0.697    S1/s_data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.167%)  route 0.140ns (49.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.563     0.563    S1/clk_out
    SLICE_X28Y4          FDCE                                         r  S1/s_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  S1/s_data_out_reg[6]/Q
                         net (fo=3, routed)           0.140     0.844    S1/s_data_out_reg[27]_0[5]
    SLICE_X32Y4          FDRE                                         r  S1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.832     0.832    S1/clk_out
    SLICE_X32Y4          FDRE                                         r  S1/data_out_reg[6]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.070     0.668    S1/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 S1/clk_cycle_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/clk_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.564     0.564    S1/clk_out
    SLICE_X28Y1          FDCE                                         r  S1/clk_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDCE (Prop_fdce_C_Q)         0.141     0.705 f  S1/clk_cycle_reg[4]/Q
                         net (fo=8, routed)           0.095     0.800    S1/clk_cycle_reg_n_0_[4]
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.045     0.845 r  S1/clk_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     0.845    S1/clk_cycle[1]_i_1_n_0
    SLICE_X29Y1          FDCE                                         r  S1/clk_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.834     0.834    S1/clk_out
    SLICE_X29Y1          FDCE                                         r  S1/clk_cycle_reg[1]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X29Y1          FDCE (Hold_fdce_C_D)         0.092     0.669    S1/clk_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.870%)  route 0.136ns (49.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.564     0.564    S1/clk_out
    SLICE_X29Y2          FDCE                                         r  S1/s_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  S1/s_data_out_reg[14]/Q
                         net (fo=3, routed)           0.136     0.841    S1/s_data_out_reg[27]_0[13]
    SLICE_X31Y1          FDRE                                         r  S1/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.833     0.833    S1/clk_out
    SLICE_X31Y1          FDRE                                         r  S1/data_out_reg[14]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X31Y1          FDRE (Hold_fdre_C_D)         0.066     0.665    S1/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.564     0.564    S1/clk_out
    SLICE_X33Y0          FDCE                                         r  S1/s_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141     0.705 r  S1/s_data_out_reg[1]/Q
                         net (fo=3, routed)           0.109     0.814    S1/s_data_out_reg[27]_0[0]
    SLICE_X32Y0          FDRE                                         r  S1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.833     0.833    S1/clk_out
    SLICE_X32Y0          FDRE                                         r  S1/data_out_reg[1]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X32Y0          FDRE (Hold_fdre_C_D)         0.057     0.634    S1/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 X4/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.591     0.591    X4/clk_out
    SLICE_X64Y15         FDCE                                         r  X4/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     0.755 r  X4/hcount_reg[8]/Q
                         net (fo=8, routed)           0.083     0.838    X4/hcount[8]
    SLICE_X65Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.883 r  X4/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.883    X4/hcount_0[9]
    SLICE_X65Y15         FDCE                                         r  X4/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.860     0.860    X4/clk_out
    SLICE_X65Y15         FDCE                                         r  X4/hcount_reg[9]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.092     0.696    X4/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 X4/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/pixel_ycoord_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.588     0.588    X4/clk_out
    SLICE_X59Y17         FDCE                                         r  X4/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  X4/vcount_reg[4]/Q
                         net (fo=5, routed)           0.113     0.842    X4/vcount[4]
    SLICE_X60Y17         FDRE                                         r  X4/pixel_ycoord_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.856     0.856    X4/clk_out
    SLICE_X60Y17         FDRE                                         r  X4/pixel_ycoord_reg[4]/C
                         clock pessimism             -0.254     0.602    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.052     0.654    X4/pixel_ycoord_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.012%)  route 0.129ns (40.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.563     0.563    S1/clk_out
    SLICE_X28Y4          FDCE                                         r  S1/s_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.141     0.704 r  S1/s_data_out_reg[5]/Q
                         net (fo=3, routed)           0.129     0.833    S0/Q[4]
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.045     0.878 r  S0/s_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.878    S1/D[4]
    SLICE_X31Y3          FDCE                                         r  S1/s_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.832     0.832    S1/clk_out
    SLICE_X31Y3          FDCE                                         r  S1/s_data_out_reg[4]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X31Y3          FDCE (Hold_fdce_C_D)         0.092     0.690    S1/s_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 X4/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.591     0.591    X4/clk_out
    SLICE_X65Y15         FDCE                                         r  X4/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  X4/hcount_reg[5]/Q
                         net (fo=10, routed)          0.137     0.868    X4/hcount[5]
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.913 r  X4/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.913    X4/hcount_0[8]
    SLICE_X64Y15         FDCE                                         r  X4/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.860     0.860    X4/clk_out
    SLICE_X64Y15         FDCE                                         r  X4/hcount_reg[8]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.121     0.725    X4/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y6      S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y4      S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y4      S0/D3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y1      S1/clk_cycle_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y1      S1/clk_cycle_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y1      S1/clk_cycle_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y1      S1/clk_cycle_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y1      S1/clk_cycle_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y1      S1/clk_cycle_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y1      S1/clk_cycle_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y1      S1/clk_cycle_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y1      S1/clk_cycle_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y1      S1/clk_cycle_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y1      S1/clk_cycle_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y1      S1/clk_cycle_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y1      S1/clk_cycle_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y1      S1/clk_cycle_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y1      S1/clk_cycle_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y14     X4/pixel_xcoord_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y14     X4/pixel_xcoord_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y14     X4/pixel_xcoord_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y14     X4/pixel_xcoord_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y6      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y6      S0/D1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y4      S0/D2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y4      S0/D2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y4      S0/D3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y4      S0/D3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



