Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sorting_engine_behav xil_defaultlib.tb_sorting_engine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Cell
Compiling module xil_defaultlib.Block
Compiling module xil_defaultlib.LED_int
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.decoder_3to8
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.EVT_update_unit
Compiling module xil_defaultlib.sorting_engine
Compiling module xil_defaultlib.tb_sorting_engine
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sorting_engine_behav
