FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;4.990136;2.226620;0.122672;0.218919;0.231326;0.023429;Number of seconds simulated 
sim_ticks;4990136460000;2226619960000;122672370000;218918740000;231326300000;23429470000;Number of ticks simulated 
final_tick;4990136460000;7216756420000;7339428790000;7558347530000;7789673830000;7813103300000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;1382367;2233250;78992115;38241558;14596806;618519618;Simulator instruction rate (inst/s) 
host_op_rate;1382366;2233250;78991972;38241525;14596801;618510445;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;27180415295;8469784204;16211486711;13435143295;4870815210;20861111586;Simulator tick rate (ticks/s) 
host_mem_usage;504300;516588;516588;516588;517612;517612;Number of bytes of host memory used 
host_seconds;183.59;262.89;7.57;16.29;47.49;1.12;Real time elapsed on the host 
sim_insts;253792910;587098647;597731497;623125479;693235724;694651860;Number of instructions simulated 
sim_ops;253792910;587098647;597731497;623125479;693235724;694651860;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu00.inst;47681216;20246592;153792;489280;522688;8512;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu00.data;163173376;5734848;7232;171200;2320320;704;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;4864;384;64;64;128;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu01.inst;23508352;15189120;286272;400192;381632;13824;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu01.data;10455040;3819648;131840;150592;2290048;4288;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu02.inst;37050816;26696576;2835520;2844352;3131840;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu02.data;12414336;12471360;1893760;1725888;4576768;640;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu03.inst;3849728;18743232;770304;907328;519552;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu03.data;2508480;6008000;558720;546112;2231936;768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu04.inst;3673856;25360832;649216;1076032;1026944;201600;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu04.data;3965056;8350592;850624;1222720;3337216;280064;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu05.inst;2849152;25503936;200576;265472;467072;103616;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu05.data;2820864;8695296;84096;230464;2220480;128448;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu06.inst;1512768;918656;50112;311104;381504;356992;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu06.data;1478080;270080;19776;153344;2550720;727808;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu07.inst;1764608;3398912;50112;332992;317760;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu07.data;2068672;1129152;24704;148416;2173824;768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu08.inst;1400128;1053440;50048;513344;368064;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu08.data;1343552;569472;30784;224384;2261504;768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu09.inst;1399936;17731136;49792;118272;358464;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu09.data;1390528;4611456;19712;61376;2339392;768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu10.inst;1400768;24950592;261952;379584;372160;8576;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu10.data;1407424;8917824;101696;82752;2378944;3008;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu11.inst;1397312;16473152;44032;405312;338368;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu11.data;1442048;5751936;28224;171072;2213760;768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu12.inst;1396224;1038272;50048;396096;364608;8576;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu12.data;1441088;439680;37568;143424;2209216;4032;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu13.inst;1393856;16956416;332224;118336;326976;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu13.data;1467008;4892672;152192;58112;2162112;768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu14.inst;1393344;16487872;49856;477888;346176;8576;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu14.data;1439040;5565504;21824;302016;2533120;3136;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu15.inst;1396928;16353024;39424;302592;316224;3072;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu15.data;1519040;4250048;19264;124864;2123648;960;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;343407488;328579712;9855360;14854976;49463168;1892544;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu00.inst;47681216;20246592;153792;489280;522688;8512;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu01.inst;23508352;15189120;286272;400192;381632;13824;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu02.inst;37050816;26696576;2835520;2844352;3131840;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu03.inst;3849728;18743232;770304;907328;519552;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu04.inst;3673856;25360832;649216;1076032;1026944;201600;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu05.inst;2849152;25503936;200576;265472;467072;103616;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu06.inst;1512768;918656;50112;311104;381504;356992;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu07.inst;1764608;3398912;50112;332992;317760;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu08.inst;1400128;1053440;50048;513344;368064;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu09.inst;1399936;17731136;49792;118272;358464;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu10.inst;1400768;24950592;261952;379584;372160;8576;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu11.inst;1397312;16473152;44032;405312;338368;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu12.inst;1396224;1038272;50048;396096;364608;8576;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu13.inst;1393856;16956416;332224;118336;326976;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu14.inst;1393344;16487872;49856;477888;346176;8576;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu15.inst;1396928;16353024;39424;302592;316224;3072;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;133068992;247101760;5873280;9338176;9540032;734848;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;37015104;39316032;2231680;2866816;25887488;730432;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;39847488;40163904;2968960;3571328;26587904;730432;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu00.inst;745019;316353;2403;7645;8167;133;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu00.data;2549584;89607;113;2675;36255;11;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;76;6;1;1;2;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu01.inst;367318;237330;4473;6253;5963;216;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu01.data;163360;59682;2060;2353;35782;67;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu02.inst;578919;417134;44305;44443;48935;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu02.data;193974;194865;29590;26967;71512;10;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu03.inst;60152;292863;12036;14177;8118;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu03.data;39195;93875;8730;8533;34874;12;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu04.inst;57404;396263;10144;16813;16046;3150;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu04.data;61954;130478;13291;19105;52144;4376;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu05.inst;44518;398499;3134;4148;7298;1619;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu05.data;44076;135864;1314;3601;34695;2007;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu06.inst;23637;14354;783;4861;5961;5578;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu06.data;23095;4220;309;2396;39855;11372;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu07.inst;27572;53108;783;5203;4965;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu07.data;32323;17643;386;2319;33966;12;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu08.inst;21877;16460;782;8021;5751;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu08.data;20993;8898;481;3506;35336;12;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu09.inst;21874;277049;778;1848;5601;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu09.data;21727;72054;308;959;36553;12;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu10.inst;21887;389853;4093;5931;5815;134;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu10.data;21991;139341;1589;1293;37171;47;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu11.inst;21833;257393;688;6333;5287;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu11.data;22532;89874;441;2673;34590;12;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu12.inst;21816;16223;782;6189;5697;134;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu12.data;22517;6870;587;2241;34519;63;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu13.inst;21779;264944;5191;1849;5109;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu13.data;22922;76448;2378;908;33783;12;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu14.inst;21771;257623;779;7467;5409;134;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu14.data;22485;86961;341;4719;39580;49;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu15.inst;21827;255516;616;4728;4941;48;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu15.data;23735;66407;301;1951;33182;15;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;5365742;5134058;153990;232109;772862;29571;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;578361;614313;34870;44794;404492;11413;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;622617;627561;46390;55802;415436;11413;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu00.inst;9555093;9092972;1253681;2234985;2259527;363303;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu00.data;32699181;2575585;58954;782025;10030507;30048;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;975;172;522;292;553;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu01.inst;4710964;6821604;2333631;1828039;1649756;590026;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu01.data;2095141;1715447;1074733;687890;9899644;183017;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu02.inst;7424810;11989732;23114577;12992730;13538625;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu02.data;2487775;5601028;15437543;7883692;19784901;27316;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu03.inst;771467;8417796;6279360;4144588;2245970;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu03.data;502688;2698260;4554571;2494588;9648432;32779;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu04.inst;736224;11389834;5292276;4915212;4439374;8604548;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu04.data;794579;3750345;6934112;5585269;14426444;11953493;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu05.inst;570957;11454104;1635054;1212651;2019105;4422465;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu05.data;565288;3905155;685533;1052738;9598909;5482326;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu06.inst;303152;412579;408503;1421094;1649203;15236879;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu06.data;296200;121296;161210;700461;11026502;31063784;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu07.inst;353619;1526490;408503;1521076;1373644;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu07.data;414552;507115;201382;677950;9397219;32779;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu08.inst;280579;473112;407981;2344907;1591103;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu08.data;269242;255756;250945;1024965;9776251;32779;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu09.inst;280541;7963252;405894;540255;1549603;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu09.data;278655;2071057;160688;280360;10112953;32779;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu10.inst;280707;11205591;2135379;1733904;1608810;366035;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu10.data;282041;4005095;829005;378003;10283932;128385;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu11.inst;280015;7398277;358940;1851427;1462730;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu11.data;288980;2583259;230076;781441;9569859;32779;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu12.inst;279797;466300;407981;1809329;1576163;366035;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu12.data;288787;197465;306247;655147;9550215;172091;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu13.inst;279322;7615317;2708222;540548;1413484;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu13.data;293982;2197354;1240638;265450;9346590;32779;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu14.inst;279220;7404888;406416;2182947;1496484;366035;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu14.data;288377;2499530;177905;1379580;10950419;133849;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu15.inst;279938;7344327;321376;1382212;1367004;131117;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu15.data;304409;1908744;157036;570367;9180314;40974;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;68817254;147568834;80338873;67856119;213824230;80776219;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu00.inst;9555093;9092972;1253681;2234985;2259527;363303;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu01.inst;4710964;6821604;2333631;1828039;1649756;590026;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu02.inst;7424810;11989732;23114577;12992730;13538625;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu03.inst;771467;8417796;6279360;4144588;2245970;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu04.inst;736224;11389834;5292276;4915212;4439374;8604548;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu05.inst;570957;11454104;1635054;1212651;2019105;4422465;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu06.inst;303152;412579;408503;1421094;1649203;15236879;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu07.inst;353619;1526490;408503;1521076;1373644;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu08.inst;280579;473112;407981;2344907;1591103;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu09.inst;280541;7963252;405894;540255;1549603;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu10.inst;280707;11205591;2135379;1733904;1608810;366035;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu11.inst;280015;7398277;358940;1851427;1462730;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu12.inst;279797;466300;407981;1809329;1576163;366035;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu13.inst;279322;7615317;2708222;540548;1413484;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu14.inst;279220;7404888;406416;2182947;1496484;366035;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu15.inst;279938;7344327;321376;1382212;1367004;131117;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;26666403;110976172;47877774;42655901;41240585;31364260;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;7417654;17657271;18192198;13095343;111908970;31175780;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;567597;380789;6010155;3218144;3027827;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;7985250;18038060;24202353;16313487;114936797;31175780;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;7417654;17657271;18192198;13095343;111908970;31175780;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu00.inst;9555093;9092972;1253681;2234985;2259527;363303;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu00.data;32699181;2575585;58954;782025;10030507;30048;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;568571;380961;6010677;3218436;3028380;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu01.inst;4710964;6821604;2333631;1828039;1649756;590026;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu01.data;2095141;1715447;1074733;687890;9899644;183017;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu02.inst;7424810;11989732;23114577;12992730;13538625;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu02.data;2487775;5601028;15437543;7883692;19784901;27316;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu03.inst;771467;8417796;6279360;4144588;2245970;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu03.data;502688;2698260;4554571;2494588;9648432;32779;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu04.inst;736224;11389834;5292276;4915212;4439374;8604548;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu04.data;794579;3750345;6934112;5585269;14426444;11953493;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu05.inst;570957;11454104;1635054;1212651;2019105;4422465;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu05.data;565288;3905155;685533;1052738;9598909;5482326;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu06.inst;303152;412579;408503;1421094;1649203;15236879;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu06.data;296200;121296;161210;700461;11026502;31063784;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu07.inst;353619;1526490;408503;1521076;1373644;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu07.data;414552;507115;201382;677950;9397219;32779;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu08.inst;280579;473112;407981;2344907;1591103;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu08.data;269242;255756;250945;1024965;9776251;32779;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu09.inst;280541;7963252;405894;540255;1549603;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu09.data;278655;2071057;160688;280360;10112953;32779;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu10.inst;280707;11205591;2135379;1733904;1608810;366035;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu10.data;282041;4005095;829005;378003;10283932;128385;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu11.inst;280015;7398277;358940;1851427;1462730;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu11.data;288980;2583259;230076;781441;9569859;32779;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu12.inst;279797;466300;407981;1809329;1576163;366035;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu12.data;288787;197465;306247;655147;9550215;172091;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu13.inst;279322;7615317;2708222;540548;1413484;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu13.data;293982;2197354;1240638;265450;9346590;32779;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu14.inst;279220;7404888;406416;2182947;1496484;366035;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu14.data;288377;2499530;177905;1379580;10950419;133849;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu15.inst;279938;7344327;321376;1382212;1367004;131117;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu15.data;304409;1908744;157036;570367;9180314;40974;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;76802504;165606894;104541226;84169606;328761027;111951999;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;5365742;5134058;153990;232109;772862;29571;Number of read requests accepted 
system.mem_ctrls.writeReqs;622617;627561;46390;55802;415436;11413;Number of write requests accepted 
system.mem_ctrls.readBursts;5365742;5134058;153990;232109;772862;29571;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;622617;627561;46390;55802;415436;11413;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;334110208;310995776;9660544;14363456;49097472;1875136;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;9297280;17583936;194816;491520;365696;17408;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;39479552;38700288;2958144;3532864;26571584;728896;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;343407488;328579712;9855360;14854976;49463168;1892544;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;39847488;40163904;2968960;3571328;26587904;730432;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;145270;274749;3044;7680;5714;272;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;5733;22861;163;611;248;21;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;132048;413983;8002;13451;11901;600;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;315880;235820;7962;13611;45675;2104;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;322235;132063;5156;6073;37911;1375;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;232360;671615;11481;19967;49059;1905;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;271737;123507;6175;8394;44986;1310;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;240529;265676;7269;8273;43021;1658;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;234690;162276;9756;11168;49736;1894;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;225967;399063;7584;10898;40343;1520;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;343374;177123;9813;12332;42369;1240;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;484721;1182464;16157;29234;60304;2246;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;390510;117482;8135;14185;48797;1661;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;270113;326678;10119;14862;43936;1566;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;520773;189820;11308;17473;56040;2245;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;406395;286701;11500;15996;63171;2666;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;337667;229078;12489;16967;58935;2674;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;233541;205546;7353;12689;40929;1806;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;389980;154397;8689;12307;41936;1429;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;34175;28926;2470;2939;26490;779;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;40078;36474;2979;2081;23815;571;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;27417;30087;2571;2395;24531;518;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;25318;47946;3196;3535;25907;534;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;35617;26406;3118;2691;26578;423;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;28679;48677;2849;2492;26120;451;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;42512;37243;2945;3279;25340;983;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;54581;45818;3708;4249;25213;392;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;32758;34705;2680;3369;28136;979;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;31667;30961;2942;4041;25986;593;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;31194;37969;3183;3876;24499;364;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;94193;40013;2963;5097;30252;631;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;40406;34291;2878;4616;31240;1422;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;33124;52311;2674;3701;28397;1051;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;27358;31811;2133;3077;20631;1139;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;37791;41054;2932;3763;22046;559;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;15;4;3;6;3;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;4990136370000;2226619960000;122672370000;218918740000;231326300000;23429470000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;5365742;5134058;153990;232109;772862;29571;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;622617;627561;46390;55802;415436;11413;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;4796312;4200763;140057;199743;532320;28320;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;152405;431381;6015;13159;154467;337;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;59103;117736;1559;4214;46435;87;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;44589;58466;907;2352;16660;81;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;32493;26217;631;1385;7827;90;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;33218;12341;546;1101;4287;96;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;40852;6313;386;857;2418;85;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;26459;3135;210;473;1195;53;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;6715;1459;143;256;520;37;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;6179;640;103;208;343;31;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;5125;312;90;164;211;20;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;4309;188;85;154;167;19;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;4031;140;85;145;128;16;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;5908;202;122;204;150;27;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;2512;14;6;10;19;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;259;2;1;4;1;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;29149;27654;1840;2321;12288;597;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;30453;28375;1989;2482;13003;600;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;32859;33522;2208;2725;18278;635;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;33182;33849;2255;2775;22054;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;33380;33893;2290;2822;24100;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;33934;34018;2375;2913;24748;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;34095;34094;2459;2952;24843;637;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;34825;34315;2645;3126;24944;637;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;35140;34421;2763;3251;25002;639;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;35939;34709;2965;3450;25225;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;35863;34631;2891;3378;25450;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;35761;34598;2785;3339;25458;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;35184;34423;2744;3251;25538;638;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;35505;34632;2714;3266;25977;640;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;34286;34161;2502;3043;24508;639;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;34032;34061;2427;2966;24273;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;33721;33962;2388;2880;23912;637;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;33637;33945;2378;2871;23837;636;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;600;188;127;78;262;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;424;90;83;51;115;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;343;60;67;31;83;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;287;54;59;34;71;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;246;51;70;37;56;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;225;50;66;51;49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;210;46;68;54;46;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;189;53;58;71;49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;209;51;66;70;47;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;177;47;61;79;50;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;183;46;70;68;50;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;182;35;71;63;55;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;181;31;74;60;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;163;36;80;61;73;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;164;38;86;54;62;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;174;34;70;59;65;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;192;32;59;56;62;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;160;37;41;53;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;175;35;34;40;39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;170;40;27;44;39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;194;36;29;28;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;175;46;34;25;41;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;171;40;40;27;37;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;142;52;31;27;43;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;138;49;37;29;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;127;42;30;31;49;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;109;38;23;27;33;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;78;32;16;24;25;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;57;24;13;20;19;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;40;15;11;11;18;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;39;9;8;17;13;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1762541;2480110;73727;110085;799663;14916;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;211.960164;141.000688;171.154231;162.568197;94.625621;174.558327;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;137.817878;106.128375;117.674096;114.547318;77.716216;115.945134;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;241.775693;147.229150;198.191189;186.187416;109.715030;207.937602;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;794517;1377390;38175;57453;655280;8299;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;479560;737247;21227;33031;106539;3602;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;220787;203853;6425;9394;16922;1184;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;77404;78296;2580;3703;7066;496;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;51946;32249;1864;2059;4055;557;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;27173;12972;726;915;2090;159;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;13323;7194;485;600;1484;133;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;11416;5868;500;668;1404;179;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;86415;25041;1745;2262;4823;307;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1762541;2480110;73727;110085;799663;14916;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;33014;33776;2257;2767;23515;636;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;158.128824;143.867924;66.873283;81.118179;32.622879;46.059748;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;5677.840151;108.034935;94.564717;109.515749;48.775965;41.761447;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;33013;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;33014;33776;2257;2767;23515;636;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;33014;33776;2257;2767;23515;636;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;18.685043;17.903008;20.478954;19.949765;17.656007;17.907233;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;18.344994;17.795423;19.317778;19.036171;17.482265;17.898741;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;5.617470;2.983281;10.544554;9.133500;3.650962;0.546322;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;31135;33390;2008;;21752;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;705;120;29;;1503;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;355;27;26;;70;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;245;69;45;;48;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;146;44;47;;39;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;80;18;19;;14;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;52;16;8;;11;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;45;19;5;;9;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;25;10;8;;12;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;23;9;3;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;24;3;6;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;31;9;10;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;20;5;6;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;19;9;8;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;10;2;5;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;17;5;5;;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;15;8;1;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;11;;4;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;10;2;6;;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;13;4;2;;7;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;17;4;2;;6;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;2;1;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;3;;1;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-111;2;1;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::112-115;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::120-123;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::124-127;2;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::128-131;2;;1;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::140-143;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::192-195;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;33014;33776;2257;2767;23515;636;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;55179158757;65781610457;2063402752;3063486247;19534045234;364985250;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;153063008757;156893654207;4893640252;7271529997;33918070234;914341500;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;26102360000;24296545000;754730000;1122145000;3835740000;146495000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;10569.76;13537.24;13669.81;13650.14;25463.20;12457.26;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;29319.76;32287.24;32419.81;32400.14;44213.20;31207.26;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;66.95;139.67;78.75;65.61;212.24;80.03;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;7.91;17.38;24.11;16.14;114.87;31.11;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;68.82;147.57;80.34;67.86;213.82;80.78;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;7.99;18.04;24.20;16.31;114.94;31.18;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.58;1.23;0.80;0.64;2.56;0.87;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.52;1.09;0.62;0.51;1.66;0.63;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.06;0.14;0.19;0.13;0.90;0.24;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;2.54;1.05;1.03;1.03;1.18;1.01;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;23.93;24.60;24.55;24.78;24.54;24.42;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3685462;2727422;89936;132861;241924;17779;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;389332;256473;33504;36684;140740;7993;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;70.60;56.13;59.58;59.20;31.54;60.68;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;63.11;42.41;72.48;66.47;33.90;70.16;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;833306.15;386457.34;612198.67;760369.49;194670.28;571673.58;Average gap between requests 
system.mem_ctrls.pageHitRate;69.81;54.61;62.60;60.63;32.37;63.34;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2577320726029;251954849294;43112269000;95271121250;59877673752;5214012000;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;166631400000;74351940000;4096300000;7310160000;7724340000;782340000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;2246178203971;1900319043206;75463799750;116337457500;163719416248;17432211750;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;5534018280;13904344440;14149628640;14496050520;17381498400;17432649360;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;7790784120;18170097120;18482189040;18968009760;22128014160;22189628160;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;3019553625;7586695875;7720531500;7909551375;9483952500;9511862250;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;4250923875;9914239500;10084527750;10349608500;12073817250;12107436000;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;17056751400;33960521400;34469050200;35176635000;37930768200;38032176000;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;23662852200;44661754800;45330604800;46373566200;49603132800;49730218200;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1868682960;3822901920;3977359200;4130682480;5452563600;5482702080;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;2128505040;4092806880;4237861680;4442240880;5810732640;5854394880;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;325931018400;471363413040;479375775840;493674448800;508783257840;510313514880;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;325931018400;471363413040;479375775840;493674448800;508783257840;510313514880;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;1134744403635;2262189350790;2302617624795;2364120588600;2460327963075;2469117721320;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;1291970139885;2488964130090;2532995421975;2601913501530;2703877951815;2713544636535;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1998688185750;2345677065750;2383817088750;2461218043500;2515618630500;2521965612000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1860770873250;2146751820750;2181731301750;2252627769000;2301978289500;2307556037250;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;3486842614050;5138504293215;5226127058925;5380726000275;5554978634115;5571856237890;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;3516505096770;5183918262180;5272237682835;5428349144670;5604255196005;5621295865905;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;698.747848;712.024099;712.061851;711.891925;713.121321;713.143080;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;704.692078;718.316950;718.344442;718.192661;719.447208;719.470869;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;5929965;7550919;172970;289174;485017;23726;Transaction distribution 
system.membus.trans_dist::ReadResp;5929937;7550917;172970;289174;485015;23725;Transaction distribution 
system.membus.trans_dist::ReadRespWithInvalidate;28;2;;;2;1;Transaction distribution 
system.membus.trans_dist::WriteReq;94532;96539;5287;7687;7206;418;Transaction distribution 
system.membus.trans_dist::WriteResp;94532;96539;5287;7687;7206;418;Transaction distribution 
system.membus.trans_dist::Writeback;578361;614313;34870;44794;404492;11413;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;164819;864736;10666;19473;16629;551;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;108158;408303;6203;10498;10825;403;Transaction distribution 
system.membus.trans_dist::UpgradeResp;272977;1273039;16869;29971;27454;954;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;6843;699;113;140;405;50;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;6843;699;113;140;405;50;Transaction distribution 
system.membus.trans_dist::ReadExReq;430733;383508;28006;31417;369203;9650;Transaction distribution 
system.membus.trans_dist::ReadExResp;430733;383508;28006;31417;369203;9650;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88797;26534;23072;22045;21919;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88797;26534;23072;22045;21919;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port;1490039;632706;4806;15290;16334;266;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.icache.mem_side::total;1490039;632706;4806;15290;16334;266;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.bridge.slave;38728;28672;15602;18874;14800;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port;5567165;504560;4189;16691;106875;335;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu00.dcache.mem_side::total;5605893;533232;19791;35565;121675;385;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port;734636;474660;8946;12506;11926;432;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.icache.mem_side::total;734636;474660;8946;12506;11926;432;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.bridge.slave;16108;11252;394;582;662;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port;662727;411421;10462;13464;102228;417;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu01.dcache.mem_side::total;678835;422673;10856;14046;102890;467;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port;1157870;834269;88610;88886;97870;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.icache.mem_side::total;1157870;834269;88610;88886;97870;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.bridge.slave;21554;19916;1762;1902;2034;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port;728297;995872;88256;80977;204039;272;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu02.dcache.mem_side::total;749851;1015788;90018;82879;206073;322;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port;120309;585726;24072;28354;16236;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.icache.mem_side::total;120309;585726;24072;28354;16236;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.bridge.slave;10266;12872;548;884;612;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port;162335;557823;32183;35640;97952;217;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu03.dcache.mem_side::total;172601;570695;32731;36524;98564;267;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port;114813;792526;20289;33627;32093;6300;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.icache.mem_side::total;114813;792526;20289;33627;32093;6300;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.bridge.slave;10108;18044;396;652;684;52;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port;202425;822841;39939;58233;146142;12614;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu04.dcache.mem_side::total;212533;840885;40335;58885;146826;12666;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port;89055;796998;6268;8296;14596;3238;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.icache.mem_side::total;89055;796998;6268;8296;14596;3238;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.bridge.slave;9908;18212;326;518;596;54;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port;157383;839033;7289;12812;97798;5468;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu05.dcache.mem_side::total;167291;857245;7615;13330;98394;5522;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port;47274;28708;1566;9722;11922;11157;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.icache.mem_side::total;47274;28708;1566;9722;11922;11157;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.bridge.slave;9868;4658;290;616;600;80;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port;108472;45592;2877;13745;113522;30841;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu06.dcache.mem_side::total;118340;50250;3167;14361;114122;30921;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port;55145;106216;1566;10406;9930;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.icache.mem_side::total;55145;106216;1566;10406;9930;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.bridge.slave;9892;5714;290;572;554;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port;131985;113668;2924;12809;95742;215;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu07.dcache.mem_side::total;141877;119382;3214;13381;96296;265;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port;43754;32920;1564;16042;11502;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.icache.mem_side::total;43754;32920;1564;16042;11502;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.bridge.slave;9858;4694;290;630;570;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port;104924;55096;3092;18592;99850;279;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu08.dcache.mem_side::total;114782;59790;3382;19222;100420;329;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port;43748;554098;1556;3696;11202;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.icache.mem_side::total;43748;554098;1556;3696;11202;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.bridge.slave;9850;12406;290;482;592;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port;104053;480883;2796;5874;103057;184;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu09.dcache.mem_side::total;113903;493289;3086;6356;103649;234;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port;43774;779706;8186;11862;11630;268;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.icache.mem_side::total;43774;779706;8186;11862;11630;268;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.bridge.slave;9848;17700;356;576;574;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port;103555;843185;8727;9616;105585;527;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu10.dcache.mem_side::total;113403;860885;9083;10192;106159;577;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port;43666;514786;1376;12666;10574;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.icache.mem_side::total;43666;514786;1376;12666;10574;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.bridge.slave;9842;11922;290;570;558;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port;102659;506171;2653;13930;97208;212;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu11.dcache.mem_side::total;112501;518093;2943;14500;97766;262;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port;43632;32446;1564;12378;11394;268;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.icache.mem_side::total;43632;32446;1564;12378;11394;268;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.bridge.slave;9838;4658;290;574;596;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port;103482;53903;3018;12148;98094;536;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu12.dcache.mem_side::total;113320;58561;3308;12722;98690;586;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port;43558;529888;10382;3698;10218;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.icache.mem_side::total;43558;529888;10382;3698;10218;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.bridge.slave;9832;11908;430;482;554;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port;103726;476793;11898;5889;95485;207;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu13.dcache.mem_side::total;113558;488701;12328;6371;96039;257;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port;43542;515246;1558;14934;10818;268;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.icache.mem_side::total;43542;515246;1558;14934;10818;268;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.bridge.slave;9826;11648;290;638;566;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port;104568;495902;2793;20547;111284;482;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu14.dcache.mem_side::total;114394;507550;3083;21185;111850;532;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port;43654;511032;1232;9456;9882;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.icache.mem_side::total;43654;511032;1232;9456;9882;96;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.bridge.slave;9822;11860;290;572;554;50;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port;102117;439278;2371;11366;92968;193;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu15.dcache.mem_side::total;111939;451138;2661;11938;93522;243;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;13002287;15596622;454214;685321;2112981;76800;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2837248;848256;737344;704576;700544;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2837248;848256;737344;704576;700544;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port;47681216;20246592;153792;489280;522688;8512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.icache.mem_side::total;47681216;20246592;153792;489280;522688;8512;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.bridge.slave;87700;54614;8984;11614;10109;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port;183257280;8420224;12160;253312;3803392;832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu00.dcache.mem_side::total;183344980;8474838;21144;264926;3813501;1032;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port;23508352;15189120;286272;400192;381632;13824;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.icache.mem_side::total;23508352;15189120;286272;400192;381632;13824;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.bridge.slave;64432;45008;1576;2328;2648;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port;14366784;5219392;190912;220480;3745280;6016;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu01.dcache.mem_side::total;14431216;5264400;192488;222808;3747928;6216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port;37050816;26696576;2835520;2844352;3131840;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.icache.mem_side::total;37050816;26696576;2835520;2844352;3131840;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.bridge.slave;60424;77137;4433;5158;5363;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port;20132608;20188800;3072192;2701824;7677248;896;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu02.dcache.mem_side::total;20193032;20265937;3076625;2706982;7682611;1096;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port;3849728;18743232;770304;907328;519552;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.icache.mem_side::total;3849728;18743232;770304;907328;519552;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.bridge.slave;40376;51140;1960;3420;2332;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port;3397056;8893888;856192;853376;3661760;1088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu03.dcache.mem_side::total;3437432;8945028;858152;856796;3664092;1288;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port;3673856;25360832;649216;1076032;1026944;201600;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.icache.mem_side::total;3673856;25360832;649216;1076032;1026944;201600;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.bridge.slave;39968;72176;1584;2601;2729;208;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port;5240064;12271424;1346240;1971776;5491520;476032;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu04.dcache.mem_side::total;5280032;12343600;1347824;1974377;5494249;476240;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port;2849152;25503936;200576;265472;467072;103616;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.icache.mem_side::total;2849152;25503936;200576;265472;467072;103616;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.bridge.slave;39611;72848;1304;1956;2268;216;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port;3572352;12997568;113216;317824;3655936;189440;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu05.dcache.mem_side::total;3611963;13070416;114520;319780;3658204;189656;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port;1512768;918656;50112;311104;381504;356992;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.icache.mem_side::total;1512768;918656;50112;311104;381504;356992;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.bridge.slave;39472;18632;1160;2464;2400;320;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port;1703360;369920;25408;216512;4208256;1192832;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu06.dcache.mem_side::total;1742832;388552;26568;218976;4210656;1193152;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port;1764608;3398912;50112;332992;317760;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.icache.mem_side::total;1764608;3398912;50112;332992;317760;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.bridge.slave;39568;22849;1160;2288;2216;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port;2700800;1630208;31040;204992;3592320;960;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu07.dcache.mem_side::total;2740368;1653057;32200;207280;3594536;1160;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port;1400128;1053440;50048;513344;368064;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.icache.mem_side::total;1400128;1053440;50048;513344;368064;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.bridge.slave;39432;18660;1160;2520;2280;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port;1574400;760320;37632;329088;3720384;1024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu08.dcache.mem_side::total;1613832;778980;38792;331608;3722664;1224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port;1399936;17731136;49792;118272;358464;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.icache.mem_side::total;1399936;17731136;49792;118272;358464;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.bridge.slave;39400;49624;1160;1928;2368;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port;1571776;6581504;25472;73472;3839872;1088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu09.dcache.mem_side::total;1611176;6631128;26632;75400;3842240;1288;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port;1400768;24950592;261952;379584;372160;8576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.icache.mem_side::total;1400768;24950592;261952;379584;372160;8576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.bridge.slave;39392;70800;1424;2304;2296;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port;1590720;13173440;148032;112832;3919424;4480;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu10.dcache.mem_side::total;1630112;13244240;149456;115136;3921720;4680;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port;1397312;16473152;44032;405312;338368;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.icache.mem_side::total;1397312;16473152;44032;405312;338368;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.bridge.slave;39368;47688;1160;2280;2232;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port;1622976;8515456;32832;234560;3634688;1088;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu11.dcache.mem_side::total;1662344;8563144;33992;236840;3636920;1288;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port;1396224;1038272;50048;396096;364608;8576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.icache.mem_side::total;1396224;1038272;50048;396096;364608;8576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.bridge.slave;39352;18632;1160;2296;2384;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port;1632832;551488;43392;190656;3653376;5248;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu12.dcache.mem_side::total;1672184;570120;44552;192952;3655760;5448;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port;1393856;16956416;332224;118336;326976;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.icache.mem_side::total;1393856;16956416;332224;118336;326976;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.bridge.slave;39328;47632;1720;1928;2216;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port;1648576;7076096;227072;71808;3575232;1024;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu13.dcache.mem_side::total;1687904;7123728;228792;73736;3577448;1224;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port;1393344;16487872;49856;477888;346176;8576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.icache.mem_side::total;1393344;16487872;49856;477888;346176;8576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.bridge.slave;39304;46592;1160;2552;2264;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port;1625600;8211392;28288;459072;4147008;4736;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu14.dcache.mem_side::total;1664904;8257984;29448;461624;4149272;4936;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port;1396928;16353024;39424;302592;316224;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.icache.mem_side::total;1396928;16353024;39424;302592;316224;3072;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.bridge.slave;39288;47440;1160;2288;2216;200;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port;1711552;5932480;23616;171968;3484800;1344;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu15.dcache.mem_side::total;1750840;5979920;24776;174256;3487016;1544;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;383981391;369505088;12856585;18476229;76099393;2626320;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;1134686;3653595;50186;98267;91969;4209;Total snoops (count) 
system.membus.snoop_fanout::samples;7255108;9829201;258571;399635;1292171;45793;Request fanout histogram 
system.membus.snoop_fanout::mean;32;32;32;32;32;32;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::6;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::7;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::8;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::9;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::10;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::11;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::12;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::13;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::14;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::15;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::16;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::17;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::18;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::19;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::20;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::21;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::22;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::23;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::24;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::25;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::26;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::27;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::28;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::29;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::30;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::31;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::32;7255108;9829201;258571;399635;1292171;45793;Request fanout histogram 
system.membus.snoop_fanout::33;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;32;32;32;32;32;32;Request fanout histogram 
system.membus.snoop_fanout::max_value;32;32;32;32;32;32;Request fanout histogram 
system.membus.snoop_fanout::total;7255108;9829201;258571;399635;1292171;45793;Request fanout histogram 
system.membus.reqLayer0.occupancy;197148958;199695912;16359994;22251997;19761997;836000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;12241234142;14858954191;629827614;846329221;4616106553;137100996;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.2;0.7;0.5;0.4;2.0;0.6;Layer utilization (%) 
system.membus.respLayer1.occupancy;46161482;13544495;11806743;11264497;11209996;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;6980035998;2963576992;22709750;71817000;76905250;1252000;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.1;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer3.occupancy;24656691600;2531303741;26109932;89337139;413931391;792608;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.5;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer4.occupancy;3440920999;2223294996;41941250;58567000;56101750;2028000;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.1;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer5.occupancy;3468868419;2185840173;51956011;71707276;394948409;2393134;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.1;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer6.occupancy;5418086747;3908820994;414768000;415766250;458141749;451500;Layer occupancy (ticks) 
system.membus.respLayer6.utilization;0.1;0.2;0.3;0.2;0.2;0.0;Layer utilization (%) 
system.membus.respLayer7.occupancy;3263733191;4741933345;343250019;325510114;754596957;1800196;Layer occupancy (ticks) 
system.membus.respLayer7.utilization;0.1;0.2;0.3;0.1;0.3;0.0;Layer utilization (%) 
system.membus.respLayer8.occupancy;564235500;2742861749;112846000;132980500;76219000;452500;Layer occupancy (ticks) 
system.membus.respLayer8.utilization;0.0;0.1;0.1;0.1;0.0;0.0;Layer utilization (%) 
system.membus.respLayer9.occupancy;850196836;2852739039;144541574;164697093;370161176;1300148;Layer occupancy (ticks) 
system.membus.respLayer9.utilization;0.0;0.1;0.1;0.1;0.2;0.0;Layer utilization (%) 
system.membus.respLayer10.occupancy;538391999;3714119500;95073750;157531749;150507000;29494000;Layer occupancy (ticks) 
system.membus.respLayer10.utilization;0.0;0.2;0.1;0.1;0.1;0.1;Layer utilization (%) 
system.membus.respLayer11.occupancy;987250748;4224077208;158178575;230469826;546191030;47211422;Layer occupancy (ticks) 
system.membus.respLayer11.utilization;0.0;0.2;0.1;0.1;0.2;0.2;Layer utilization (%) 
system.membus.respLayer12.occupancy;417918250;3735148746;29384000;38871500;68574000;15207500;Layer occupancy (ticks) 
system.membus.respLayer12.utilization;0.0;0.2;0.0;0.0;0.0;0.1;Layer utilization (%) 
system.membus.respLayer13.occupancy;812722048;4261477877;39906438;63513341;369168672;22303166;Layer occupancy (ticks) 
system.membus.respLayer13.utilization;0.0;0.2;0.0;0.0;0.2;0.1;Layer utilization (%) 
system.membus.respLayer14.occupancy;222380000;135550250;7344750;45503750;56114500;52277500;Layer occupancy (ticks) 
system.membus.respLayer14.utilization;0.0;0.0;0.0;0.0;0.0;0.2;Layer utilization (%) 
system.membus.respLayer15.occupancy;627349697;247847148;17760071;75131426;434829942;112462678;Layer occupancy (ticks) 
system.membus.respLayer15.utilization;0.0;0.0;0.0;0.0;0.2;0.5;Layer utilization (%) 
system.membus.respLayer16.occupancy;259149000;498341998;7334750;48772250;46702000;453250;Layer occupancy (ticks) 
system.membus.respLayer16.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer17.occupancy;701747937;582912505;17462347;70566731;359220607;1294152;Layer occupancy (ticks) 
system.membus.respLayer17.utilization;0.0;0.0;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer18.occupancy;205596000;155210750;7322750;75198000;54104000;453250;Layer occupancy (ticks) 
system.membus.respLayer18.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer19.occupancy;616298625;278608952;18060023;96889349;379099114;1885389;Layer occupancy (ticks) 
system.membus.respLayer19.utilization;0.0;0.0;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer20.occupancy;205799000;2595174500;7311750;17342000;52671250;453750;Layer occupancy (ticks) 
system.membus.respLayer20.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer21.occupancy;607330567;2521144880;17578886;34660377;390632277;985164;Layer occupancy (ticks) 
system.membus.respLayer21.utilization;0.0;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer22.occupancy;206131250;3654117247;38386000;55620000;54681750;1260000;Layer occupancy (ticks) 
system.membus.respLayer22.utilization;0.0;0.2;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer23.occupancy;601181614;4299119743;44735653;53234888;405215265;3598183;Layer occupancy (ticks) 
system.membus.respLayer23.utilization;0.0;0.2;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer24.occupancy;205587000;2408718747;6459750;59349999;49718250;454250;Layer occupancy (ticks) 
system.membus.respLayer24.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer25.occupancy;587211856;2547589961;14702385;75291430;367060913;1235426;Layer occupancy (ticks) 
system.membus.respLayer25.utilization;0.0;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer26.occupancy;205452750;153194499;7345750;58023750;53602500;1261750;Layer occupancy (ticks) 
system.membus.respLayer26.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer27.occupancy;595199470;296290963;17082369;65408818;372650400;3768666;Layer occupancy (ticks) 
system.membus.respLayer27.utilization;0.0;0.0;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer28.occupancy;205103750;2481145750;48681250;17377000;48053000;454250;Layer occupancy (ticks) 
system.membus.respLayer28.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer29.occupancy;589037806;2465706099;58944312;34818668;358661350;1156916;Layer occupancy (ticks) 
system.membus.respLayer29.utilization;0.0;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer30.occupancy;205255000;2411888498;7323000;70042500;50859749;1263000;Layer occupancy (ticks) 
system.membus.respLayer30.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer31.occupancy;601321667;2535540042;15810358;97699355;423964168;3369197;Layer occupancy (ticks) 
system.membus.respLayer31.utilization;0.0;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.membus.respLayer32.occupancy;205852000;2392582999;5797000;44326000;46485000;454500;Layer occupancy (ticks) 
system.membus.respLayer32.utilization;0.0;0.1;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer33.occupancy;557728454;2313629694;11247589;59891692;349110955;927699;Layer occupancy (ticks) 
system.membus.respLayer33.utilization;0.0;0.1;0.0;0.0;0.2;0.0;Layer utilization (%) 
system.iocache.tags.replacements;44433;13280;11551;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;1.449509;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44433;13280;11551;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;4517227178000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;1.449509;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.090594;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.090594;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400201;119520;103959;99324;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400201;119520;103959;99324;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;32;31;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;32;31;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;2;;;;;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;2;;;;;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;209;32;31;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;32;31;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;32;31;28;29;;number of overall misses 
system.iocache.overall_misses::total;209;32;31;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;33513604;4200982;4002983;3599984;3712982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;33513604;4200982;4002983;3599984;3712982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;33513604;4200982;4002983;3599984;3712982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;33513604;4200982;4002983;3599984;3712982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;33513604;4200982;4002983;3599984;3712982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;33513604;4200982;4002983;3599984;3712982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;32;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;32;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44258;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44258;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;32;31;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;32;31;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;32;31;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;32;31;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000045;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000045;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;160352.172249;131280.687500;129128.483871;128570.857143;128033.862069;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;160352.172249;131280.687500;129128.483871;128570.857143;128033.862069;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;160352.172249;131280.687500;129128.483871;128570.857143;128033.862069;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;160352.172249;131280.687500;129128.483871;128570.857143;128033.862069;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;160352.172249;131280.687500;129128.483871;128570.857143;128033.862069;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;160352.172249;131280.687500;129128.483871;128570.857143;128033.862069;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;428;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.511111;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;32;31;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;32;31;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;32;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;32;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;32;31;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;32;31;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;22643104;2532982;2390983;2143984;2204982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;22643104;2532982;2390983;2143984;2204982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2737055485;817004849;709945817;688217127;677781636;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2737055485;817004849;709945817;688217127;677781636;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;22643104;2532982;2390983;2143984;2204982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;22643104;2532982;2390983;2143984;2204982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;22643104;2532982;2390983;2143984;2204982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;22643104;2532982;2390983;2143984;2204982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999955;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999955;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;108340.210526;79155.687500;77128.483871;76570.857143;76033.862069;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;108340.210526;79155.687500;77128.483871;76570.857143;76033.862069;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;61845.975348;61670.052008;61627.241059;62519.724473;61931.801535;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;61845.975348;61670.052008;61627.241059;62519.724473;61931.801535;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;108340.210526;79155.687500;77128.483871;76570.857143;76033.862069;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;108340.210526;79155.687500;77128.483871;76570.857143;76033.862069;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;108340.210526;79155.687500;77128.483871;76570.857143;76033.862069;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;108340.210526;79155.687500;77128.483871;76570.857143;76033.862069;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu00.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu00.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu00.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu00.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu00.dtb.read_hits;13203082;4935931;221474;544254;888030;10514;DTB read hits 
system.cpu00.dtb.read_misses;44;665;0;29;2570;0;DTB read misses 
system.cpu00.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu00.dtb.read_accesses;1042;272370;0;188572;556195;0;DTB read accesses 
system.cpu00.dtb.write_hits;5744256;2361588;106460;258145;348075;5824;DTB write hits 
system.cpu00.dtb.write_misses;2;491;0;5;24859;0;DTB write misses 
system.cpu00.dtb.write_acv;0;7;0;0;0;0;DTB write access violations 
system.cpu00.dtb.write_accesses;508;88298;0;87102;164825;0;DTB write accesses 
system.cpu00.dtb.data_hits;18947338;7297519;327934;802399;1236105;16338;DTB hits 
system.cpu00.dtb.data_misses;46;1156;0;34;27429;0;DTB misses 
system.cpu00.dtb.data_acv;0;7;0;0;0;0;DTB access violations 
system.cpu00.dtb.data_accesses;1550;360668;0;275674;721020;0;DTB accesses 
system.cpu00.itb.fetch_hits;2067433;2611703;63106;1050783;3526170;5551;ITB hits 
system.cpu00.itb.fetch_misses;24;217;0;10;14;0;ITB misses 
system.cpu00.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu00.itb.fetch_accesses;2067457;2611920;63106;1050793;3526184;5551;ITB accesses 
system.cpu00.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu00.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu00.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu00.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu00.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu00.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu00.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu00.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu00.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu00.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu00.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu00.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu00.numCycles;498930691;222656249;12304700;21874988;23144545;2343748;number of cpu cycles simulated 
system.cpu00.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu00.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu00.committedInsts;75771114;23322689;1146519;2746233;5110195;45103;Number of instructions committed 
system.cpu00.committedOps;75771114;23322689;1146519;2746233;5110195;45103;Number of ops (including micro ops) committed 
system.cpu00.num_int_alu_accesses;73306119;22482769;1104227;2501076;3426665;43101;Number of integer alu accesses 
system.cpu00.num_fp_alu_accesses;200352;630723;0;446395;1591701;0;Number of float alu accesses 
system.cpu00.num_func_calls;2459432;932516;115536;155472;129967;2116;number of times a function call or return occured 
system.cpu00.num_conditional_control_insts;9840143;2337882;82452;237897;275179;3075;number of instructions that are conditional controls 
system.cpu00.num_int_insts;73306119;22482769;1104227;2501076;3426665;43101;number of integer instructions 
system.cpu00.num_fp_insts;200352;630723;0;446395;1591701;0;number of float instructions 
system.cpu00.num_int_register_reads;100348840;31921813;1391635;3759468;6058694;58065;number of times the integer registers were read 
system.cpu00.num_int_register_writes;56704603;17195960;866416;1761428;2706796;33756;number of times the integer registers were written 
system.cpu00.num_fp_register_reads;72971;586011;0;443695;2705187;0;number of times the floating registers were read 
system.cpu00.num_fp_register_writes;74844;470813;0;357724;1574337;0;number of times the floating registers were written 
system.cpu00.num_mem_refs;18971252;7335545;328103;803162;1266686;16363;number of memory refs 
system.cpu00.num_load_insts;13213418;4956540;221498;544572;893300;10514;Number of load instructions 
system.cpu00.num_store_insts;5757834;2379005;106605;258590;373386;5849;Number of store instructions 
system.cpu00.num_idle_cycles;282117359.494046;156377194.934516;9131286.546959;14439108.742081;9728615.620502;2218055.043144;Number of idle cycles 
system.cpu00.num_busy_cycles;216813331.505954;66279054.065484;3173413.453041;7435879.257919;13415929.379498;125692.956856;Number of busy cycles 
system.cpu00.not_idle_fraction;0.434556;0.297674;0.257903;0.339926;0.579658;0.053629;Percentage of non-idle cycles 
system.cpu00.idle_fraction;0.565444;0.702326;0.742097;0.660074;0.420342;0.946371;Percentage of idle cycles 
system.cpu00.Branches;12873839;3579367;212458;417272;427430;6107;Number of branches fetched 
system.cpu00.op_class::No_OpClass;1387754;101234;6538;13200;75618;218;Class of executed instruction 
system.cpu00.op_class::IntAlu;54124352;15062838;771418;1688511;1904427;26056;Class of executed instruction 
system.cpu00.op_class::IntMult;161459;64998;1116;3101;3077;168;Class of executed instruction 
system.cpu00.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::FloatAdd;57991;156897;0;92094;803158;0;Class of executed instruction 
system.cpu00.op_class::FloatCmp;0;11422;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::FloatCvt;0;3229;0;600;5;0;Class of executed instruction 
system.cpu00.op_class::FloatMult;0;43091;0;85248;753878;0;Class of executed instruction 
system.cpu00.op_class::FloatDiv;112;8651;0;957;0;0;Class of executed instruction 
system.cpu00.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::MemRead;13487487;5066827;235912;563644;911709;10835;Class of executed instruction 
system.cpu00.op_class::MemWrite;5781475;2388436;106858;259111;374135;5897;Class of executed instruction 
system.cpu00.op_class::IprAccess;770530;416229;24677;39801;311617;1929;Class of executed instruction 
system.cpu00.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu00.op_class::total;75771160;23323852;1146519;2746267;5137624;45103;Class of executed instruction 
system.cpu00.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu00.kern.inst.quiesce;8408;3574;346;463;326;25;number of quiesce instructions executed 
system.cpu00.kern.inst.hwrei;188295;88346;6047;9474;36387;474;number of hwrei instructions executed 
system.cpu00.kern.ipl_count::0;60985;24501;2278;3268;2878;97;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::21;14;65;12;12;11;;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::22;4748;2290;126;224;237;24;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::30;829;1916;19;41;33;1;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::31;108145;44732;3381;5304;5136;304;number of times we switched to this ipl 
system.cpu00.kern.ipl_count::total;174721;73504;5816;8849;8295;426;number of times we switched to this ipl 
system.cpu00.kern.ipl_good::0;60804;24501;2278;3268;2878;97;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::21;14;65;12;12;11;;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::22;4748;2290;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::30;829;1916;19;41;33;1;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::31;59982;22599;2259;3227;2846;96;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_good::total;126377;51371;4694;6772;6005;218;number of times we switched to this ipl from a different ipl 
system.cpu00.kern.ipl_ticks::0;4086878990000;1721871870000;96920460000;178746600000;195677220000;22333760000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::21;64880000;320050000;55200000;55420000;51100000;;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::22;15981790000;7957640000;388860000;704900000;769900000;74940000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::30;6361210000;13409260000;187330000;342560000;298680000;9900000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::31;880019760000;483003670000;25495150000;38900400000;34648550000;1018880000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_ticks::total;4989306630000;2226562490000;123047000000;218749880000;231445450000;23437480000;number of cycles we spent at this ipl 
system.cpu00.kern.ipl_used::0;0.997032;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::31;0.554644;0.505209;0.668146;0.608409;0.554128;0.315789;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.ipl_used::total;0.723307;0.698887;0.807084;0.765284;0.723930;0.511737;fraction of swpipl calls that actually changed the ipl 
system.cpu00.kern.syscall::3;1;1;;;;;number of syscalls executed 
system.cpu00.kern.syscall::45;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::71;1;;;;;;number of syscalls executed 
system.cpu00.kern.syscall::total;3;45;;1;1;;number of syscalls executed 
system.cpu00.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wripir;1860;1429;;22;95;;number of callpals executed 
system.cpu00.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::swpctx;2048;3765;;51;29;;number of callpals executed 
system.cpu00.kern.callpal::tbi;1;16;;;4;;number of callpals executed 
system.cpu00.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu00.kern.callpal::swpipl;163376;62000;5502;8213;7648;376;number of callpals executed 
system.cpu00.kern.callpal::rdps;9572;4651;231;424;456;48;number of callpals executed 
system.cpu00.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu00.kern.callpal::rdusp;2;1;;;;;number of callpals executed 
system.cpu00.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::rti;5760;7244;157;359;366;25;number of callpals executed 
system.cpu00.kern.callpal::callsys;4;2925;;82;36;;number of callpals executed 
system.cpu00.kern.callpal::imb;2;;;;;;number of callpals executed 
system.cpu00.kern.callpal::total;182639;82706;5890;9153;8663;449;number of callpals executed 
system.cpu00.kern.mode_switch::kernel;7639;11009;157;410;395;25;number of protection mode switches 
system.cpu00.kern.mode_switch::user;5;3022;0;109;182;0;number of protection mode switches 
system.cpu00.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu00.kern.mode_switch_good::kernel;0.000655;0.274503;0;0.265854;0.460759;0;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::user;1;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu00.kern.mode_switch_good::total;0.001308;0.430760;0;0.420039;0.630849;0;fraction of useful protection mode switches 
system.cpu00.kern.mode_ticks::kernel;4689098060000;2469863760000;0;287177560000;136292510000;0;number of ticks spent at the given mode 
system.cpu00.kern.mode_ticks::user;172100000;40032960000;0;24602410000;85303730000;0;number of ticks spent at the given mode 
system.cpu00.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu00.kern.swap_context;2049;3765;0;51;29;0;number of times the context was actually changed 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;8251;6561;5811;6903;5376;;Transaction distribution 
system.iobus.trans_dist::ReadResp;8251;6561;5811;6903;5376;;Transaction distribution 
system.iobus.trans_dist::WriteReq;138786;109787;16807;18695;18150;418;Transaction distribution 
system.iobus.trans_dist::WriteResp;138788;109787;16807;18695;18150;418;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;2;;;;;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;165568;187942;5994;10042;10150;836;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;292;28;24;24;32;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;208;520;96;96;88;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20524;16782;15204;18190;13972;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;11928;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;864;816;772;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;205148;206136;22134;29124;25106;836;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26560;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26560;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;294078;232696;45236;51196;47052;836;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;662272;751768;23976;40168;40600;3344;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1168;112;96;96;128;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;202;715;132;132;121;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10262;8391;7602;9095;6986;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;47692;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;486;459;434;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;726415;761472;32265;49925;48321;3344;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848128;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848128;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;3564055;1609600;769793;754661;748969;3344;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;165453000;187859000;5965000;10013000;10121000;836000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;218000;21000;18000;18000;24000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;181000;455000;84000;84000;77000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15179000;10570000;9624000;11508000;8835000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;11135000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;702000;663000;626000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398836071;119310326;103757543;99142608;98570614;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.0;0.1;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;110616000;109597000;16847000;21437000;17900000;418000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45129518;13315505;11583257;11066503;11003004;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu00.icache.tags.replacements;744506;316353;2403;7645;8167;133;number of replacements 
system.cpu00.icache.tags.tagsinuse;500.765068;512;512;512;512;512;Cycle average of tags in use 
system.cpu00.icache.tags.total_refs;74517378;23452464;438217;2415215;4688759;1578771;Total number of references to valid blocks. 
system.cpu00.icache.tags.sampled_refs;744506;316353;2403;7645;8167;645;Sample count of references to valid blocks. 
system.cpu00.icache.tags.avg_refs;100.089694;74.133844;182.362464;315.920863;574.110322;2447.706977;Average number of references to valid blocks. 
system.cpu00.icache.tags.warmup_cycle;481350872500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu00.icache.tags.occ_blocks::cpu00.inst;500.765068;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu00.icache.tags.occ_percent::cpu00.inst;0.978057;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu00.icache.tags.occ_percent::total;0.978057;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu00.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::3;29;8;8;29;8;8;Occupied blocks per task id 
system.cpu00.icache.tags.age_task_id_blocks_1024::4;481;502;502;481;502;502;Occupied blocks per task id 
system.cpu00.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu00.icache.tags.tag_accesses;152287340;46964057;2295441;5500179;10283415;90339;Number of tag accesses 
system.cpu00.icache.tags.data_accesses;152287340;46964057;2295441;5500179;10283415;90339;Number of data accesses 
system.cpu00.icache.ReadReq_hits::cpu00.inst;75026140;23007499;1144116;2738622;5129457;44970;number of ReadReq hits 
system.cpu00.icache.ReadReq_hits::total;75026140;23007499;1144116;2738622;5129457;44970;number of ReadReq hits 
system.cpu00.icache.demand_hits::cpu00.inst;75026140;23007499;1144116;2738622;5129457;44970;number of demand (read+write) hits 
system.cpu00.icache.demand_hits::total;75026140;23007499;1144116;2738622;5129457;44970;number of demand (read+write) hits 
system.cpu00.icache.overall_hits::cpu00.inst;75026140;23007499;1144116;2738622;5129457;44970;number of overall hits 
system.cpu00.icache.overall_hits::total;75026140;23007499;1144116;2738622;5129457;44970;number of overall hits 
system.cpu00.icache.ReadReq_misses::cpu00.inst;745020;316353;2403;7645;8167;133;number of ReadReq misses 
system.cpu00.icache.ReadReq_misses::total;745020;316353;2403;7645;8167;133;number of ReadReq misses 
system.cpu00.icache.demand_misses::cpu00.inst;745020;316353;2403;7645;8167;133;number of demand (read+write) misses 
system.cpu00.icache.demand_misses::total;745020;316353;2403;7645;8167;133;number of demand (read+write) misses 
system.cpu00.icache.overall_misses::cpu00.inst;745020;316353;2403;7645;8167;133;number of overall misses 
system.cpu00.icache.overall_misses::total;745020;316353;2403;7645;8167;133;number of overall misses 
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst;71611315998;30591475992;249708750;757662000;828996250;13741000;number of ReadReq miss cycles 
system.cpu00.icache.ReadReq_miss_latency::total;71611315998;30591475992;249708750;757662000;828996250;13741000;number of ReadReq miss cycles 
system.cpu00.icache.demand_miss_latency::cpu00.inst;71611315998;30591475992;249708750;757662000;828996250;13741000;number of demand (read+write) miss cycles 
system.cpu00.icache.demand_miss_latency::total;71611315998;30591475992;249708750;757662000;828996250;13741000;number of demand (read+write) miss cycles 
system.cpu00.icache.overall_miss_latency::cpu00.inst;71611315998;30591475992;249708750;757662000;828996250;13741000;number of overall miss cycles 
system.cpu00.icache.overall_miss_latency::total;71611315998;30591475992;249708750;757662000;828996250;13741000;number of overall miss cycles 
system.cpu00.icache.ReadReq_accesses::cpu00.inst;75771160;23323852;1146519;2746267;5137624;45103;number of ReadReq accesses(hits+misses) 
system.cpu00.icache.ReadReq_accesses::total;75771160;23323852;1146519;2746267;5137624;45103;number of ReadReq accesses(hits+misses) 
system.cpu00.icache.demand_accesses::cpu00.inst;75771160;23323852;1146519;2746267;5137624;45103;number of demand (read+write) accesses 
system.cpu00.icache.demand_accesses::total;75771160;23323852;1146519;2746267;5137624;45103;number of demand (read+write) accesses 
system.cpu00.icache.overall_accesses::cpu00.inst;75771160;23323852;1146519;2746267;5137624;45103;number of overall (read+write) accesses 
system.cpu00.icache.overall_accesses::total;75771160;23323852;1146519;2746267;5137624;45103;number of overall (read+write) accesses 
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;miss rate for ReadReq accesses 
system.cpu00.icache.ReadReq_miss_rate::total;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;miss rate for ReadReq accesses 
system.cpu00.icache.demand_miss_rate::cpu00.inst;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;miss rate for demand accesses 
system.cpu00.icache.demand_miss_rate::total;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;miss rate for demand accesses 
system.cpu00.icache.overall_miss_rate::cpu00.inst;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;miss rate for overall accesses 
system.cpu00.icache.overall_miss_rate::total;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;miss rate for overall accesses 
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst;96119.991407;96700.445363;103915.418227;99105.559189;101505.601812;103315.789474;average ReadReq miss latency 
system.cpu00.icache.ReadReq_avg_miss_latency::total;96119.991407;96700.445363;103915.418227;99105.559189;101505.601812;103315.789474;average ReadReq miss latency 
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst;96119.991407;96700.445363;103915.418227;99105.559189;101505.601812;103315.789474;average overall miss latency 
system.cpu00.icache.demand_avg_miss_latency::total;96119.991407;96700.445363;103915.418227;99105.559189;101505.601812;103315.789474;average overall miss latency 
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst;96119.991407;96700.445363;103915.418227;99105.559189;101505.601812;103315.789474;average overall miss latency 
system.cpu00.icache.overall_avg_miss_latency::total;96119.991407;96700.445363;103915.418227;99105.559189;101505.601812;103315.789474;average overall miss latency 
system.cpu00.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu00.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst;745020;316353;2403;7645;8167;133;number of ReadReq MSHR misses 
system.cpu00.icache.ReadReq_mshr_misses::total;745020;316353;2403;7645;8167;133;number of ReadReq MSHR misses 
system.cpu00.icache.demand_mshr_misses::cpu00.inst;745020;316353;2403;7645;8167;133;number of demand (read+write) MSHR misses 
system.cpu00.icache.demand_mshr_misses::total;745020;316353;2403;7645;8167;133;number of demand (read+write) MSHR misses 
system.cpu00.icache.overall_mshr_misses::cpu00.inst;745020;316353;2403;7645;8167;133;number of overall MSHR misses 
system.cpu00.icache.overall_mshr_misses::total;745020;316353;2403;7645;8167;133;number of overall MSHR misses 
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst;52495688002;22475027008;185223250;558344000;615456750;10160000;number of ReadReq MSHR miss cycles 
system.cpu00.icache.ReadReq_mshr_miss_latency::total;52495688002;22475027008;185223250;558344000;615456750;10160000;number of ReadReq MSHR miss cycles 
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst;52495688002;22475027008;185223250;558344000;615456750;10160000;number of demand (read+write) MSHR miss cycles 
system.cpu00.icache.demand_mshr_miss_latency::total;52495688002;22475027008;185223250;558344000;615456750;10160000;number of demand (read+write) MSHR miss cycles 
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst;52495688002;22475027008;185223250;558344000;615456750;10160000;number of overall MSHR miss cycles 
system.cpu00.icache.overall_mshr_miss_latency::total;52495688002;22475027008;185223250;558344000;615456750;10160000;number of overall MSHR miss cycles 
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;mshr miss rate for ReadReq accesses 
system.cpu00.icache.ReadReq_mshr_miss_rate::total;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;mshr miss rate for ReadReq accesses 
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;mshr miss rate for demand accesses 
system.cpu00.icache.demand_mshr_miss_rate::total;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;mshr miss rate for demand accesses 
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;mshr miss rate for overall accesses 
system.cpu00.icache.overall_mshr_miss_rate::total;0.009833;0.013563;0.002096;0.002784;0.001590;0.002949;mshr miss rate for overall accesses 
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst;70462.119140;71044.140590;77080.004161;73033.878352;75358.975144;76390.977444;average ReadReq mshr miss latency 
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total;70462.119140;71044.140590;77080.004161;73033.878352;75358.975144;76390.977444;average ReadReq mshr miss latency 
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst;70462.119140;71044.140590;77080.004161;73033.878352;75358.975144;76390.977444;average overall mshr miss latency 
system.cpu00.icache.demand_avg_mshr_miss_latency::total;70462.119140;71044.140590;77080.004161;73033.878352;75358.975144;76390.977444;average overall mshr miss latency 
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst;70462.119140;71044.140590;77080.004161;73033.878352;75358.975144;76390.977444;average overall mshr miss latency 
system.cpu00.icache.overall_avg_mshr_miss_latency::total;70462.119140;71044.140590;77080.004161;73033.878352;75358.975144;76390.977444;average overall mshr miss latency 
system.cpu00.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu00.dcache.tags.replacements;2589308;137356;120;4446;37313;5;number of replacements 
system.cpu00.dcache.tags.tagsinuse;995.545706;919.588388;866.824394;909.494193;872.934126;875.165517;Cycle average of tags in use 
system.cpu00.dcache.tags.total_refs;16000553;7327506;734;621999;1330520;372139;Total number of references to valid blocks. 
system.cpu00.dcache.tags.sampled_refs;2589308;137356;120;4446;37313;861;Sample count of references to valid blocks. 
system.cpu00.dcache.tags.avg_refs;6.179471;53.346821;6.116667;139.900810;35.658350;432.217189;Average number of references to valid blocks. 
system.cpu00.dcache.tags.warmup_cycle;1107238750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu00.dcache.tags.occ_blocks::cpu00.data;995.545706;919.588388;866.824394;909.494193;872.934126;875.165517;Average occupied blocks per requestor 
system.cpu00.dcache.tags.occ_percent::cpu00.data;0.972213;0.898036;0.846508;0.888178;0.852475;0.854654;Average percentage of cache occupancy 
system.cpu00.dcache.tags.occ_percent::total;0.972213;0.898036;0.846508;0.888178;0.852475;0.854654;Average percentage of cache occupancy 
system.cpu00.dcache.tags.occ_task_id_blocks::1024;878;984;866;893;876;856;Occupied blocks per task id 
system.cpu00.dcache.tags.age_task_id_blocks_1024::3;13;4;3;17;3;3;Occupied blocks per task id 
system.cpu00.dcache.tags.age_task_id_blocks_1024::4;865;980;863;876;872;852;Occupied blocks per task id 
system.cpu00.dcache.tags.occ_task_id_percent::1024;0.857422;0.960938;0.845703;0.872070;0.855469;0.835938;Percentage of cache occupancy per task id 
system.cpu00.dcache.tags.tag_accesses;40536340;14888234;641251;1594013;2504585;32662;Number of tag accesses 
system.cpu00.dcache.tags.data_accesses;40536340;14888234;641251;1594013;2504585;32662;Number of data accesses 
system.cpu00.dcache.ReadReq_hits::cpu00.data;10604397;4666425;211635;526176;860313;10307;number of ReadReq hits 
system.cpu00.dcache.ReadReq_hits::total;10604397;4666425;211635;526176;860313;10307;number of ReadReq hits 
system.cpu00.dcache.WriteReq_hits::cpu00.data;5322696;2225613;100263;248619;317705;5533;number of WriteReq hits 
system.cpu00.dcache.WriteReq_hits::total;5322696;2225613;100263;248619;317705;5533;number of WriteReq hits 
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data;174591;44511;3244;4637;4867;159;number of LoadLockedReq hits 
system.cpu00.dcache.LoadLockedReq_hits::total;174591;44511;3244;4637;4867;159;number of LoadLockedReq hits 
system.cpu00.dcache.StoreCondReq_hits::cpu00.data;156923;32662;2185;3193;3052;113;number of StoreCondReq hits 
system.cpu00.dcache.StoreCondReq_hits::total;156923;32662;2185;3193;3052;113;number of StoreCondReq hits 
system.cpu00.dcache.demand_hits::cpu00.data;15927093;6892038;311898;774795;1178018;15840;number of demand (read+write) hits 
system.cpu00.dcache.demand_hits::total;15927093;6892038;311898;774795;1178018;15840;number of demand (read+write) hits 
system.cpu00.dcache.overall_hits::cpu00.data;15927093;6892038;311898;774795;1178018;15840;number of overall hits 
system.cpu00.dcache.overall_hits::total;15927093;6892038;311898;774795;1178018;15840;number of overall hits 
system.cpu00.dcache.ReadReq_misses::cpu00.data;2410621;220705;781;6530;19573;40;number of ReadReq misses 
system.cpu00.dcache.ReadReq_misses::total;2410621;220705;781;6530;19573;40;number of ReadReq misses 
system.cpu00.dcache.WriteReq_misses::cpu00.data;242906;79521;1207;2638;23833;101;number of WriteReq misses 
system.cpu00.dcache.WriteReq_misses::total;242906;79521;1207;2638;23833;101;number of WriteReq misses 
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data;18306;17892;234;494;818;8;number of LoadLockedReq misses 
system.cpu00.dcache.LoadLockedReq_misses::total;18306;17892;234;494;818;8;number of LoadLockedReq misses 
system.cpu00.dcache.StoreCondReq_misses::cpu00.data;15022;25297;540;1003;1227;43;number of StoreCondReq misses 
system.cpu00.dcache.StoreCondReq_misses::total;15022;25297;540;1003;1227;43;number of StoreCondReq misses 
system.cpu00.dcache.demand_misses::cpu00.data;2653527;300226;1988;9168;43406;141;number of demand (read+write) misses 
system.cpu00.dcache.demand_misses::total;2653527;300226;1988;9168;43406;141;number of demand (read+write) misses 
system.cpu00.dcache.overall_misses::cpu00.data;2653527;300226;1988;9168;43406;141;number of overall misses 
system.cpu00.dcache.overall_misses::total;2653527;300226;1988;9168;43406;141;number of overall misses 
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data;216542509322;16131389190;52166173;480889958;2007957898;2841238;number of ReadReq miss cycles 
system.cpu00.dcache.ReadReq_miss_latency::total;216542509322;16131389190;52166173;480889958;2007957898;2841238;number of ReadReq miss cycles 
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data;20990429815;5188882467;67371703;156626060;2555649345;5899155;number of WriteReq miss cycles 
system.cpu00.dcache.WriteReq_miss_latency::total;20990429815;5188882467;67371703;156626060;2555649345;5899155;number of WriteReq miss cycles 
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data;1500868978;1129245234;15145246;32584500;58831497;566250;number of LoadLockedReq miss cycles 
system.cpu00.dcache.LoadLockedReq_miss_latency::total;1500868978;1129245234;15145246;32584500;58831497;566250;number of LoadLockedReq miss cycles 
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data;884238485;1531593850;31045810;58348621;72024651;2350965;number of StoreCondReq miss cycles 
system.cpu00.dcache.StoreCondReq_miss_latency::total;884238485;1531593850;31045810;58348621;72024651;2350965;number of StoreCondReq miss cycles 
system.cpu00.dcache.StoreCondFailReq_miss_latency::cpu00.data;8074000;2808000;864000;576000;1398000;;number of StoreCondFailReq miss cycles 
system.cpu00.dcache.StoreCondFailReq_miss_latency::total;8074000;2808000;864000;576000;1398000;;number of StoreCondFailReq miss cycles 
system.cpu00.dcache.demand_miss_latency::cpu00.data;237532939137;21320271657;119537876;637516018;4563607243;8740393;number of demand (read+write) miss cycles 
system.cpu00.dcache.demand_miss_latency::total;237532939137;21320271657;119537876;637516018;4563607243;8740393;number of demand (read+write) miss cycles 
system.cpu00.dcache.overall_miss_latency::cpu00.data;237532939137;21320271657;119537876;637516018;4563607243;8740393;number of overall miss cycles 
system.cpu00.dcache.overall_miss_latency::total;237532939137;21320271657;119537876;637516018;4563607243;8740393;number of overall miss cycles 
system.cpu00.dcache.ReadReq_accesses::cpu00.data;13015018;4887130;212416;532706;879886;10347;number of ReadReq accesses(hits+misses) 
system.cpu00.dcache.ReadReq_accesses::total;13015018;4887130;212416;532706;879886;10347;number of ReadReq accesses(hits+misses) 
system.cpu00.dcache.WriteReq_accesses::cpu00.data;5565602;2305134;101470;251257;341538;5634;number of WriteReq accesses(hits+misses) 
system.cpu00.dcache.WriteReq_accesses::total;5565602;2305134;101470;251257;341538;5634;number of WriteReq accesses(hits+misses) 
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data;192897;62403;3478;5131;5685;167;number of LoadLockedReq accesses(hits+misses) 
system.cpu00.dcache.LoadLockedReq_accesses::total;192897;62403;3478;5131;5685;167;number of LoadLockedReq accesses(hits+misses) 
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data;171945;57959;2725;4196;4279;156;number of StoreCondReq accesses(hits+misses) 
system.cpu00.dcache.StoreCondReq_accesses::total;171945;57959;2725;4196;4279;156;number of StoreCondReq accesses(hits+misses) 
system.cpu00.dcache.demand_accesses::cpu00.data;18580620;7192264;313886;783963;1221424;15981;number of demand (read+write) accesses 
system.cpu00.dcache.demand_accesses::total;18580620;7192264;313886;783963;1221424;15981;number of demand (read+write) accesses 
system.cpu00.dcache.overall_accesses::cpu00.data;18580620;7192264;313886;783963;1221424;15981;number of overall (read+write) accesses 
system.cpu00.dcache.overall_accesses::total;18580620;7192264;313886;783963;1221424;15981;number of overall (read+write) accesses 
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data;0.185218;0.045160;0.003677;0.012258;0.022245;0.003866;miss rate for ReadReq accesses 
system.cpu00.dcache.ReadReq_miss_rate::total;0.185218;0.045160;0.003677;0.012258;0.022245;0.003866;miss rate for ReadReq accesses 
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data;0.043644;0.034497;0.011895;0.010499;0.069781;0.017927;miss rate for WriteReq accesses 
system.cpu00.dcache.WriteReq_miss_rate::total;0.043644;0.034497;0.011895;0.010499;0.069781;0.017927;miss rate for WriteReq accesses 
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data;0.094900;0.286717;0.067280;0.096278;0.143887;0.047904;miss rate for LoadLockedReq accesses 
system.cpu00.dcache.LoadLockedReq_miss_rate::total;0.094900;0.286717;0.067280;0.096278;0.143887;0.047904;miss rate for LoadLockedReq accesses 
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data;0.087365;0.436464;0.198165;0.239037;0.286749;0.275641;miss rate for StoreCondReq accesses 
system.cpu00.dcache.StoreCondReq_miss_rate::total;0.087365;0.436464;0.198165;0.239037;0.286749;0.275641;miss rate for StoreCondReq accesses 
system.cpu00.dcache.demand_miss_rate::cpu00.data;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;miss rate for demand accesses 
system.cpu00.dcache.demand_miss_rate::total;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;miss rate for demand accesses 
system.cpu00.dcache.overall_miss_rate::cpu00.data;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;miss rate for overall accesses 
system.cpu00.dcache.overall_miss_rate::total;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;miss rate for overall accesses 
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data;89828.516935;73090.275209;66794.075544;73643.178867;102588.151944;71030.950000;average ReadReq miss latency 
system.cpu00.dcache.ReadReq_avg_miss_latency::total;89828.516935;73090.275209;66794.075544;73643.178867;102588.151944;71030.950000;average ReadReq miss latency 
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data;86413.797168;65251.725544;55817.483844;59373.032600;107231.542189;58407.475248;average WriteReq miss latency 
system.cpu00.dcache.WriteReq_avg_miss_latency::total;86413.797168;65251.725544;55817.483844;59373.032600;107231.542189;58407.475248;average WriteReq miss latency 
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data;81987.817000;63114.533535;64723.273504;65960.526316;71921.145477;70781.250000;average LoadLockedReq miss latency 
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total;81987.817000;63114.533535;64723.273504;65960.526316;71921.145477;70781.250000;average LoadLockedReq miss latency 
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data;58862.900080;60544.485512;57492.240741;58174.098704;58699.797066;54673.604651;average StoreCondReq miss latency 
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total;58862.900080;60544.485512;57492.240741;58174.098704;58699.797066;54673.604651;average StoreCondReq miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::cpu00.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data;89515.930736;71014.074920;60129.716298;69537.087478;105137.705455;61988.602837;average overall miss latency 
system.cpu00.dcache.demand_avg_miss_latency::total;89515.930736;71014.074920;60129.716298;69537.087478;105137.705455;61988.602837;average overall miss latency 
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data;89515.930736;71014.074920;60129.716298;69537.087478;105137.705455;61988.602837;average overall miss latency 
system.cpu00.dcache.overall_avg_miss_latency::total;89515.930736;71014.074920;60129.716298;69537.087478;105137.705455;61988.602837;average overall miss latency 
system.cpu00.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu00.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu00.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu00.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu00.dcache.writebacks::writebacks;313811;41961;77;1283;23173;2;number of writebacks 
system.cpu00.dcache.writebacks::total;313811;41961;77;1283;23173;2;number of writebacks 
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data;2410621;220705;781;6530;19573;40;number of ReadReq MSHR misses 
system.cpu00.dcache.ReadReq_mshr_misses::total;2410621;220705;781;6530;19573;40;number of ReadReq MSHR misses 
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data;242906;79521;1207;2638;23833;101;number of WriteReq MSHR misses 
system.cpu00.dcache.WriteReq_mshr_misses::total;242906;79521;1207;2638;23833;101;number of WriteReq MSHR misses 
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data;18306;17892;234;494;818;8;number of LoadLockedReq MSHR misses 
system.cpu00.dcache.LoadLockedReq_mshr_misses::total;18306;17892;234;494;818;8;number of LoadLockedReq MSHR misses 
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data;15017;25281;540;1003;1227;43;number of StoreCondReq MSHR misses 
system.cpu00.dcache.StoreCondReq_mshr_misses::total;15017;25281;540;1003;1227;43;number of StoreCondReq MSHR misses 
system.cpu00.dcache.demand_mshr_misses::cpu00.data;2653527;300226;1988;9168;43406;141;number of demand (read+write) MSHR misses 
system.cpu00.dcache.demand_mshr_misses::total;2653527;300226;1988;9168;43406;141;number of demand (read+write) MSHR misses 
system.cpu00.dcache.overall_mshr_misses::cpu00.data;2653527;300226;1988;9168;43406;141;number of overall MSHR misses 
system.cpu00.dcache.overall_mshr_misses::total;2653527;300226;1988;9168;43406;141;number of overall MSHR misses 
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data;157536507678;10950605810;33934827;326647042;1498603102;1838762;number of ReadReq MSHR miss cycles 
system.cpu00.dcache.ReadReq_mshr_miss_latency::total;157536507678;10950605810;33934827;326647042;1498603102;1838762;number of ReadReq MSHR miss cycles 
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data;14867020185;3104830533;29103297;79061940;1913800655;2613845;number of WriteReq MSHR miss cycles 
system.cpu00.dcache.WriteReq_mshr_miss_latency::total;14867020185;3104830533;29103297;79061940;1913800655;2613845;number of WriteReq MSHR miss cycles 
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data;1042762022;732993766;9918754;21490500;39982503;388750;number of LoadLockedReq MSHR miss cycles 
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total;1042762022;732993766;9918754;21490500;39982503;388750;number of LoadLockedReq MSHR miss cycles 
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data;506896515;930967150;17383190;32336379;41635349;1023035;number of StoreCondReq MSHR miss cycles 
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total;506896515;930967150;17383190;32336379;41635349;1023035;number of StoreCondReq MSHR miss cycles 
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::cpu00.data;5610000;1950000;600000;400000;980000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::total;5610000;1950000;600000;400000;980000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data;172403527863;14055436343;63038124;405708982;3412403757;4452607;number of demand (read+write) MSHR miss cycles 
system.cpu00.dcache.demand_mshr_miss_latency::total;172403527863;14055436343;63038124;405708982;3412403757;4452607;number of demand (read+write) MSHR miss cycles 
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data;172403527863;14055436343;63038124;405708982;3412403757;4452607;number of overall MSHR miss cycles 
system.cpu00.dcache.overall_mshr_miss_latency::total;172403527863;14055436343;63038124;405708982;3412403757;4452607;number of overall MSHR miss cycles 
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency::cpu00.data;1142691000;1395240000;1232885000;1475320000;1134980000;;number of ReadReq MSHR uncacheable cycles 
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency::total;1142691000;1395240000;1232885000;1475320000;1134980000;;number of ReadReq MSHR uncacheable cycles 
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency::cpu00.data;3125953000;1764834000;485880000;604629000;495588000;6164000;number of WriteReq MSHR uncacheable cycles 
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency::total;3125953000;1764834000;485880000;604629000;495588000;6164000;number of WriteReq MSHR uncacheable cycles 
system.cpu00.dcache.overall_mshr_uncacheable_latency::cpu00.data;4268644000;3160074000;1718765000;2079949000;1630568000;6164000;number of overall MSHR uncacheable cycles 
system.cpu00.dcache.overall_mshr_uncacheable_latency::total;4268644000;3160074000;1718765000;2079949000;1630568000;6164000;number of overall MSHR uncacheable cycles 
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data;0.185218;0.045160;0.003677;0.012258;0.022245;0.003866;mshr miss rate for ReadReq accesses 
system.cpu00.dcache.ReadReq_mshr_miss_rate::total;0.185218;0.045160;0.003677;0.012258;0.022245;0.003866;mshr miss rate for ReadReq accesses 
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data;0.043644;0.034497;0.011895;0.010499;0.069781;0.017927;mshr miss rate for WriteReq accesses 
system.cpu00.dcache.WriteReq_mshr_miss_rate::total;0.043644;0.034497;0.011895;0.010499;0.069781;0.017927;mshr miss rate for WriteReq accesses 
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data;0.094900;0.286717;0.067280;0.096278;0.143887;0.047904;mshr miss rate for LoadLockedReq accesses 
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total;0.094900;0.286717;0.067280;0.096278;0.143887;0.047904;mshr miss rate for LoadLockedReq accesses 
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data;0.087336;0.436188;0.198165;0.239037;0.286749;0.275641;mshr miss rate for StoreCondReq accesses 
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total;0.087336;0.436188;0.198165;0.239037;0.286749;0.275641;mshr miss rate for StoreCondReq accesses 
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;mshr miss rate for demand accesses 
system.cpu00.dcache.demand_mshr_miss_rate::total;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;mshr miss rate for demand accesses 
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;mshr miss rate for overall accesses 
system.cpu00.dcache.overall_mshr_miss_rate::total;0.142812;0.041743;0.006334;0.011694;0.035537;0.008823;mshr miss rate for overall accesses 
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data;65351.006101;49616.482681;43450.482714;50022.517917;76564.813876;45969.050000;average ReadReq mshr miss latency 
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total;65351.006101;49616.482681;43450.482714;50022.517917;76564.813876;45969.050000;average ReadReq mshr miss latency 
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data;61204.828967;39044.158562;24112.093621;29970.409401;80300.451265;25879.653465;average WriteReq mshr miss latency 
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total;61204.828967;39044.158562;24112.093621;29970.409401;80300.451265;25879.653465;average WriteReq mshr miss latency 
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data;56962.854911;40967.681981;42387.837607;43503.036437;48878.365526;48593.750000;average LoadLockedReq mshr miss latency 
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56962.854911;40967.681981;42387.837607;43503.036437;48878.365526;48593.750000;average LoadLockedReq mshr miss latency 
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data;33754.845508;36824.775523;32191.092593;32239.660020;33932.639772;23791.511628;average StoreCondReq mshr miss latency 
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total;33754.845508;36824.775523;32191.092593;32239.660020;33932.639772;23791.511628;average StoreCondReq mshr miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu00.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data;64971.461705;46816.186283;31709.317907;44252.724913;78615.946113;31578.773050;average overall mshr miss latency 
system.cpu00.dcache.demand_avg_mshr_miss_latency::total;64971.461705;46816.186283;31709.317907;44252.724913;78615.946113;31578.773050;average overall mshr miss latency 
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data;64971.461705;46816.186283;31709.317907;44252.724913;78615.946113;31578.773050;average overall mshr miss latency 
system.cpu00.dcache.overall_avg_mshr_miss_latency::total;64971.461705;46816.186283;31709.317907;44252.724913;78615.946113;31578.773050;average overall mshr miss latency 
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency::cpu00.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu00.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu01.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu01.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu01.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu01.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu01.dtb.read_hits;5499043;4139779;116458;320732;724322;9328;DTB read hits 
system.cpu01.dtb.read_misses;0;692;40;33;2607;0;DTB read misses 
system.cpu01.dtb.read_acv;0;12;0;0;0;0;DTB read access violations 
system.cpu01.dtb.read_accesses;0;203076;10781;174340;569349;0;DTB read accesses 
system.cpu01.dtb.write_hits;2886860;1952319;58103;155762;266980;4883;DTB write hits 
system.cpu01.dtb.write_misses;0;455;6;5;25000;0;DTB write misses 
system.cpu01.dtb.write_acv;0;9;0;0;0;0;DTB write access violations 
system.cpu01.dtb.write_accesses;0;54421;7531;81010;169503;0;DTB write accesses 
system.cpu01.dtb.data_hits;8385903;6092098;174561;476494;991302;14211;DTB hits 
system.cpu01.dtb.data_misses;0;1147;46;38;27607;0;DTB misses 
system.cpu01.dtb.data_acv;0;21;0;0;0;0;DTB access violations 
system.cpu01.dtb.data_accesses;0;257497;18312;255350;738852;0;DTB accesses 
system.cpu01.itb.fetch_hits;1566484;2048533;118819;958205;3557017;5469;ITB hits 
system.cpu01.itb.fetch_misses;0;154;11;10;12;0;ITB misses 
system.cpu01.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu01.itb.fetch_accesses;1566484;2048687;118830;958215;3557029;5469;ITB accesses 
system.cpu01.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu01.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu01.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu01.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu01.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu01.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu01.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu01.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu01.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu01.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu01.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu01.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu01.numCycles;498929342;222656259;12304685;21874992;23144542;2365125;number of cpu cycles simulated 
system.cpu01.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu01.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu01.committedInsts;27021074;19442390;555630;1576626;4235921;41461;Number of instructions committed 
system.cpu01.committedOps;27021074;19442390;555630;1576626;4235921;41461;Number of ops (including micro ops) committed 
system.cpu01.num_int_alu_accesses;26223826;18735525;524539;1383708;2586919;39655;Number of integer alu accesses 
system.cpu01.num_fp_alu_accesses;265324;590926;31267;415749;1592256;134;Number of float alu accesses 
system.cpu01.num_func_calls;959734;699289;18430;27476;26651;1734;number of times a function call or return occured 
system.cpu01.num_conditional_control_insts;2651073;1982579;56566;157390;216769;3244;number of instructions that are conditional controls 
system.cpu01.num_int_insts;26223826;18735525;524539;1383708;2586919;39655;number of integer instructions 
system.cpu01.num_fp_insts;265324;590926;31267;415749;1592256;134;number of float instructions 
system.cpu01.num_int_register_reads;36575850;26844119;759728;2342442;5029036;53823;number of times the integer registers were read 
system.cpu01.num_int_register_writes;20244147;14320072;394207;896117;2051555;31162;number of times the integer registers were written 
system.cpu01.num_fp_register_reads;128494;551010;32703;411198;2705490;66;number of times the floating registers were read 
system.cpu01.num_fp_register_writes;132368;442323;23170;332088;1574632;68;number of times the floating registers were written 
system.cpu01.num_mem_refs;8418890;6127572;175258;477477;1022101;14252;number of memory refs 
system.cpu01.num_load_insts;5514782;4158630;116790;321179;729682;9338;Number of load instructions 
system.cpu01.num_store_insts;2904108;1968942;58468;156298;292419;4914;Number of store instructions 
system.cpu01.num_idle_cycles;422107406.138619;167713910.804150;10753775.221064;17656581.803253;12163674.132572;2248386.330500;Number of idle cycles 
system.cpu01.num_busy_cycles;76821935.861381;54942348.195850;1550909.778936;4218410.196747;10980867.867428;116738.669500;Number of busy cycles 
system.cpu01.not_idle_fraction;0.153974;0.246759;0.126042;0.192842;0.474447;0.049358;Percentage of non-idle cycles 
system.cpu01.idle_fraction;0.846026;0.753241;0.873958;0.807158;0.525553;0.950642;Percentage of idle cycles 
system.cpu01.Branches;3998432;2945610;83002;196755;255481;5855;Number of branches fetched 
system.cpu01.op_class::No_OpClass;123136;80963;4766;7679;71015;233;Class of executed instruction 
system.cpu01.op_class::IntAlu;17708334;12532806;344985;897133;1308948;24743;Class of executed instruction 
system.cpu01.op_class::IntMult;82410;55923;1675;2808;2451;143;Class of executed instruction 
system.cpu01.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::FloatAdd;12286;147676;7064;85673;803185;4;Class of executed instruction 
system.cpu01.op_class::FloatCmp;0;10524;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::FloatCvt;0;2905;284;1119;5;0;Class of executed instruction 
system.cpu01.op_class::FloatMult;0;41368;5760;78296;753888;0;Class of executed instruction 
system.cpu01.op_class::FloatDiv;4;8050;88;1250;0;0;Class of executed instruction 
system.cpu01.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::MemRead;5606149;4231650;118927;324054;733023;9545;Class of executed instruction 
system.cpu01.op_class::MemWrite;2960271;1973966;58589;156357;292630;4916;Class of executed instruction 
system.cpu01.op_class::IprAccess;528484;357727;13538;22295;298383;1877;Class of executed instruction 
system.cpu01.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu01.op_class::total;27021074;19443558;555676;1576664;4263528;41461;Class of executed instruction 
system.cpu01.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu01.kern.inst.quiesce;8096;3492;153;239;167;25;number of quiesce instructions executed 
system.cpu01.kern.inst.hwrei;123877;74676;3042;4996;32802;458;number of hwrei instructions executed 
system.cpu01.kern.ipl_count::0;36781;20464;766;1284;1269;110;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::22;4616;2292;126;224;237;24;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::30;1648;1771;40;52;39;1;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::31;66901;36201;1644;2716;2959;273;number of times we switched to this ipl 
system.cpu01.kern.ipl_count::total;109946;60728;2576;4276;4504;408;number of times we switched to this ipl 
system.cpu01.kern.ipl_good::0;35973;20464;766;1284;1269;110;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::22;4616;2292;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::30;1648;1771;40;52;39;1;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::31;34331;18706;726;1232;1230;109;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_good::total;76568;43233;1658;2792;2775;244;number of times we switched to this ipl from a different ipl 
system.cpu01.kern.ipl_ticks::0;4034230310000;1805757260000;112663640000;204271000000;217502510000;22694690000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::22;14653600000;7848170000;394290000;710820000;773770000;74100000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::30;12200330000;12409750000;347900000;418180000;347410000;9880000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::31;928208900000;400547410000;9641020000;13349920000;12821730000;871080000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_ticks::total;4989293140000;2226562590000;123046850000;218749920000;231445420000;23649750000;number of cycles we spent at this ipl 
system.cpu01.kern.ipl_used::0;0.978032;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::31;0.513161;0.516726;0.441606;0.453608;0.415681;0.399267;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.ipl_used::total;0.696415;0.711912;0.643634;0.652947;0.616119;0.598039;fraction of swpipl calls that actually changed the ipl 
system.cpu01.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::wripir;1547;1575;31;15;55;;number of callpals executed 
system.cpu01.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::swpctx;3147;3511;54;80;36;2;number of callpals executed 
system.cpu01.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu01.kern.callpal::swpipl;96621;49835;2183;3599;3856;358;number of callpals executed 
system.cpu01.kern.callpal::rdps;9221;4606;256;450;474;48;number of callpals executed 
system.cpu01.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu01.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu01.kern.callpal::rti;7066;6842;227;401;372;25;number of callpals executed 
system.cpu01.kern.callpal::rdunique;1;222;8;2;59;;number of callpals executed 
system.cpu01.kern.callpal::total;117617;69303;2819;4672;4907;433;number of callpals executed 
system.cpu01.kern.mode_switch::kernel;1934;4789;96;200;220;1;number of protection mode switches 
system.cpu01.kern.mode_switch::user;0;2835;63;150;187;0;number of protection mode switches 
system.cpu01.kern.mode_switch::idle;7474;5564;185;281;188;26;number of protection mode switches 
system.cpu01.kern.mode_switch_good::kernel;0.812306;0.952391;0.895833;0.920000;0.931818;1;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::idle;0.210195;0.310208;0.124324;0.120996;0.095745;0.038462;fraction of useful protection mode switches 
system.cpu01.kern.mode_switch_good::total;0.333971;0.691689;0.500000;0.583201;0.689076;0.074074;fraction of useful protection mode switches 
system.cpu01.kern.mode_ticks::kernel;516238880000;382922120000;7040700000;9049600000;15370000000;162040000;number of ticks spent at the given mode 
system.cpu01.kern.mode_ticks::user;0;28530470000;2055760000;23138530000;86995950000;0;number of ticks spent at the given mode 
system.cpu01.kern.mode_ticks::idle;4295518410000;1978838680000;88963700000;179006460000;119127590000;79784840000;number of ticks spent at the given mode 
system.cpu01.kern.swap_context;3148;3511;54;80;36;2;number of times the context was actually changed 
system.cpu01.icache.tags.replacements;366823;237308;4473;6253;5963;216;number of replacements 
system.cpu01.icache.tags.tagsinuse;443.634506;506.944675;512;512;512;512;Cycle average of tags in use 
system.cpu01.icache.tags.total_refs;19791160;25605045;505191;1397328;4014590;967094;Total number of references to valid blocks. 
system.cpu01.icache.tags.sampled_refs;366823;237308;4473;6253;5963;728;Sample count of references to valid blocks. 
system.cpu01.icache.tags.avg_refs;53.952887;107.897943;112.942321;223.465217;673.250042;1328.425824;Average number of references to valid blocks. 
system.cpu01.icache.tags.warmup_cycle;0;7144087892500;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu01.icache.tags.occ_blocks::cpu01.inst;443.634506;506.944675;512;512;512;512;Average occupied blocks per requestor 
system.cpu01.icache.tags.occ_percent::cpu01.inst;0.866474;0.990126;1;1;1;1;Average percentage of cache occupancy 
system.cpu01.icache.tags.occ_percent::total;0.866474;0.990126;1;1;1;1;Average percentage of cache occupancy 
system.cpu01.icache.tags.occ_task_id_blocks::1024;490;512;512;512;512;512;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;149;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::3;15;;;12;;;Occupied blocks per task id 
system.cpu01.icache.tags.age_task_id_blocks_1024::4;473;510;510;498;510;363;Occupied blocks per task id 
system.cpu01.icache.tags.occ_task_id_percent::1024;0.957031;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu01.icache.tags.tag_accesses;54409466;39124446;1115825;3159581;8533019;83138;Number of tag accesses 
system.cpu01.icache.tags.data_accesses;54409466;39124446;1115825;3159581;8533019;83138;Number of data accesses 
system.cpu01.icache.ReadReq_hits::cpu01.inst;26653756;19206228;551203;1570411;4257565;41245;number of ReadReq hits 
system.cpu01.icache.ReadReq_hits::total;26653756;19206228;551203;1570411;4257565;41245;number of ReadReq hits 
system.cpu01.icache.demand_hits::cpu01.inst;26653756;19206228;551203;1570411;4257565;41245;number of demand (read+write) hits 
system.cpu01.icache.demand_hits::total;26653756;19206228;551203;1570411;4257565;41245;number of demand (read+write) hits 
system.cpu01.icache.overall_hits::cpu01.inst;26653756;19206228;551203;1570411;4257565;41245;number of overall hits 
system.cpu01.icache.overall_hits::total;26653756;19206228;551203;1570411;4257565;41245;number of overall hits 
system.cpu01.icache.ReadReq_misses::cpu01.inst;367318;237330;4473;6253;5963;216;number of ReadReq misses 
system.cpu01.icache.ReadReq_misses::total;367318;237330;4473;6253;5963;216;number of ReadReq misses 
system.cpu01.icache.demand_misses::cpu01.inst;367318;237330;4473;6253;5963;216;number of demand (read+write) misses 
system.cpu01.icache.demand_misses::total;367318;237330;4473;6253;5963;216;number of demand (read+write) misses 
system.cpu01.icache.overall_misses::cpu01.inst;367318;237330;4473;6253;5963;216;number of overall misses 
system.cpu01.icache.overall_misses::total;367318;237330;4473;6253;5963;216;number of overall misses 
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst;35470874999;22890464996;437620250;611556000;608620750;21236000;number of ReadReq miss cycles 
system.cpu01.icache.ReadReq_miss_latency::total;35470874999;22890464996;437620250;611556000;608620750;21236000;number of ReadReq miss cycles 
system.cpu01.icache.demand_miss_latency::cpu01.inst;35470874999;22890464996;437620250;611556000;608620750;21236000;number of demand (read+write) miss cycles 
system.cpu01.icache.demand_miss_latency::total;35470874999;22890464996;437620250;611556000;608620750;21236000;number of demand (read+write) miss cycles 
system.cpu01.icache.overall_miss_latency::cpu01.inst;35470874999;22890464996;437620250;611556000;608620750;21236000;number of overall miss cycles 
system.cpu01.icache.overall_miss_latency::total;35470874999;22890464996;437620250;611556000;608620750;21236000;number of overall miss cycles 
system.cpu01.icache.ReadReq_accesses::cpu01.inst;27021074;19443558;555676;1576664;4263528;41461;number of ReadReq accesses(hits+misses) 
system.cpu01.icache.ReadReq_accesses::total;27021074;19443558;555676;1576664;4263528;41461;number of ReadReq accesses(hits+misses) 
system.cpu01.icache.demand_accesses::cpu01.inst;27021074;19443558;555676;1576664;4263528;41461;number of demand (read+write) accesses 
system.cpu01.icache.demand_accesses::total;27021074;19443558;555676;1576664;4263528;41461;number of demand (read+write) accesses 
system.cpu01.icache.overall_accesses::cpu01.inst;27021074;19443558;555676;1576664;4263528;41461;number of overall (read+write) accesses 
system.cpu01.icache.overall_accesses::total;27021074;19443558;555676;1576664;4263528;41461;number of overall (read+write) accesses 
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;miss rate for ReadReq accesses 
system.cpu01.icache.ReadReq_miss_rate::total;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;miss rate for ReadReq accesses 
system.cpu01.icache.demand_miss_rate::cpu01.inst;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;miss rate for demand accesses 
system.cpu01.icache.demand_miss_rate::total;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;miss rate for demand accesses 
system.cpu01.icache.overall_miss_rate::cpu01.inst;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;miss rate for overall accesses 
system.cpu01.icache.overall_miss_rate::total;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;miss rate for overall accesses 
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst;96567.211514;96449.943100;97835.960206;97802.015033;102066.199899;98314.814815;average ReadReq miss latency 
system.cpu01.icache.ReadReq_avg_miss_latency::total;96567.211514;96449.943100;97835.960206;97802.015033;102066.199899;98314.814815;average ReadReq miss latency 
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst;96567.211514;96449.943100;97835.960206;97802.015033;102066.199899;98314.814815;average overall miss latency 
system.cpu01.icache.demand_avg_miss_latency::total;96567.211514;96449.943100;97835.960206;97802.015033;102066.199899;98314.814815;average overall miss latency 
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst;96567.211514;96449.943100;97835.960206;97802.015033;102066.199899;98314.814815;average overall miss latency 
system.cpu01.icache.overall_avg_miss_latency::total;96567.211514;96449.943100;97835.960206;97802.015033;102066.199899;98314.814815;average overall miss latency 
system.cpu01.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu01.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst;367318;237330;4473;6253;5963;216;number of ReadReq MSHR misses 
system.cpu01.icache.ReadReq_mshr_misses::total;367318;237330;4473;6253;5963;216;number of ReadReq MSHR misses 
system.cpu01.icache.demand_mshr_misses::cpu01.inst;367318;237330;4473;6253;5963;216;number of demand (read+write) MSHR misses 
system.cpu01.icache.demand_mshr_misses::total;367318;237330;4473;6253;5963;216;number of demand (read+write) MSHR misses 
system.cpu01.icache.overall_mshr_misses::cpu01.inst;367318;237330;4473;6253;5963;216;number of overall MSHR misses 
system.cpu01.icache.overall_mshr_misses::total;367318;237330;4473;6253;5963;216;number of overall MSHR misses 
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst;26032623001;16795167004;322872750;451135000;454089250;15690000;number of ReadReq MSHR miss cycles 
system.cpu01.icache.ReadReq_mshr_miss_latency::total;26032623001;16795167004;322872750;451135000;454089250;15690000;number of ReadReq MSHR miss cycles 
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst;26032623001;16795167004;322872750;451135000;454089250;15690000;number of demand (read+write) MSHR miss cycles 
system.cpu01.icache.demand_mshr_miss_latency::total;26032623001;16795167004;322872750;451135000;454089250;15690000;number of demand (read+write) MSHR miss cycles 
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst;26032623001;16795167004;322872750;451135000;454089250;15690000;number of overall MSHR miss cycles 
system.cpu01.icache.overall_mshr_miss_latency::total;26032623001;16795167004;322872750;451135000;454089250;15690000;number of overall MSHR miss cycles 
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;mshr miss rate for ReadReq accesses 
system.cpu01.icache.ReadReq_mshr_miss_rate::total;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;mshr miss rate for ReadReq accesses 
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;mshr miss rate for demand accesses 
system.cpu01.icache.demand_mshr_miss_rate::total;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;mshr miss rate for demand accesses 
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;mshr miss rate for overall accesses 
system.cpu01.icache.overall_mshr_miss_rate::total;0.013594;0.012206;0.008050;0.003966;0.001399;0.005210;mshr miss rate for overall accesses 
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst;70872.167988;70767.147027;72182.595573;72146.969455;76151.140366;72638.888889;average ReadReq mshr miss latency 
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total;70872.167988;70767.147027;72182.595573;72146.969455;76151.140366;72638.888889;average ReadReq mshr miss latency 
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst;70872.167988;70767.147027;72182.595573;72146.969455;76151.140366;72638.888889;average overall mshr miss latency 
system.cpu01.icache.demand_avg_mshr_miss_latency::total;70872.167988;70767.147027;72182.595573;72146.969455;76151.140366;72638.888889;average overall mshr miss latency 
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst;70872.167988;70767.147027;72182.595573;72146.969455;76151.140366;72638.888889;average overall mshr miss latency 
system.cpu01.icache.overall_avg_mshr_miss_latency::total;70872.167988;70767.147027;72182.595573;72146.969455;76151.140366;72638.888889;average overall mshr miss latency 
system.cpu01.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu01.dcache.tags.replacements;218678;97545;3161;4249;36709;86;number of replacements 
system.cpu01.dcache.tags.tagsinuse;662.421242;853.146901;847.394589;826.170452;842.615712;875.849001;Cycle average of tags in use 
system.cpu01.dcache.tags.total_refs;6988347;6729494;105332;329680;1196949;166092;Total number of references to valid blocks. 
system.cpu01.dcache.tags.sampled_refs;218678;97545;3161;4249;36709;970;Sample count of references to valid blocks. 
system.cpu01.dcache.tags.avg_refs;31.957248;68.988610;33.322366;77.590021;32.606418;171.228866;Average number of references to valid blocks. 
system.cpu01.dcache.tags.warmup_cycle;0;0;0;0;7668959530000;0;Cycle when the warmup percentage was hit. 
system.cpu01.dcache.tags.occ_blocks::cpu01.data;662.421242;853.146901;847.394589;826.170452;842.615712;875.849001;Average occupied blocks per requestor 
system.cpu01.dcache.tags.occ_percent::cpu01.data;0.646896;0.833151;0.827534;0.806807;0.822867;0.855321;Average percentage of cache occupancy 
system.cpu01.dcache.tags.occ_percent::total;0.646896;0.833151;0.827534;0.806807;0.822867;0.855321;Average percentage of cache occupancy 
system.cpu01.dcache.tags.occ_task_id_blocks::1024;665;893;766;883;878;884;Occupied blocks per task id 
system.cpu01.dcache.tags.age_task_id_blocks_1024::3;9;4;3;13;3;3;Occupied blocks per task id 
system.cpu01.dcache.tags.age_task_id_blocks_1024::4;656;889;763;870;874;803;Occupied blocks per task id 
system.cpu01.dcache.tags.occ_task_id_percent::1024;0.649414;0.872070;0.748047;0.862305;0.857422;0.863281;Percentage of cache occupancy per task id 
system.cpu01.dcache.tags.tag_accesses;17173621;12455863;354922;960941;2028692;28598;Number of tag accesses 
system.cpu01.dcache.tags.data_accesses;17173621;12455863;354922;960941;2028692;28598;Number of data accesses 
system.cpu01.dcache.ReadReq_hits::cpu01.data;5186093;3917450;111057;312787;705745;8984;number of ReadReq hits 
system.cpu01.dcache.ReadReq_hits::total;5186093;3917450;111057;312787;705745;8984;number of ReadReq hits 
system.cpu01.dcache.WriteReq_hits::cpu01.data;2712582;1840880;55265;152441;241873;4685;number of WriteReq hits 
system.cpu01.dcache.WriteReq_hits::total;2712582;1840880;55265;152441;241873;4685;number of WriteReq hits 
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data;42237;29894;880;1274;1564;125;number of LoadLockedReq hits 
system.cpu01.dcache.LoadLockedReq_hits::total;42237;29894;880;1274;1564;125;number of LoadLockedReq hits 
system.cpu01.dcache.StoreCondReq_hits::cpu01.data;33847;20449;624;951;1206;91;number of StoreCondReq hits 
system.cpu01.dcache.StoreCondReq_hits::total;33847;20449;624;951;1206;91;number of StoreCondReq hits 
system.cpu01.dcache.demand_hits::cpu01.data;7898675;5758330;166322;465228;947618;13669;number of demand (read+write) hits 
system.cpu01.dcache.demand_hits::total;7898675;5758330;166322;465228;947618;13669;number of demand (read+write) hits 
system.cpu01.dcache.overall_hits::cpu01.data;7898675;5758330;166322;465228;947618;13669;number of overall hits 
system.cpu01.dcache.overall_hits::total;7898675;5758330;166322;465228;947618;13669;number of overall hits 
system.cpu01.dcache.ReadReq_misses::cpu01.data;267736;193630;4467;6686;19162;213;number of ReadReq misses 
system.cpu01.dcache.ReadReq_misses::total;267736;193630;4467;6686;19162;213;number of ReadReq misses 
system.cpu01.dcache.WriteReq_misses::cpu01.data;117055;70448;1595;1541;22716;39;number of WriteReq misses 
system.cpu01.dcache.WriteReq_misses::total;117055;70448;1595;1541;22716;39;number of WriteReq misses 
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data;18673;16952;346;399;604;16;number of LoadLockedReq misses 
system.cpu01.dcache.LoadLockedReq_misses::total;18673;16952;346;399;604;16;number of LoadLockedReq misses 
system.cpu01.dcache.StoreCondReq_misses::cpu01.data;23865;24029;520;621;750;23;number of StoreCondReq misses 
system.cpu01.dcache.StoreCondReq_misses::total;23865;24029;520;621;750;23;number of StoreCondReq misses 
system.cpu01.dcache.demand_misses::cpu01.data;384791;264078;6062;8227;41878;252;number of demand (read+write) misses 
system.cpu01.dcache.demand_misses::total;384791;264078;6062;8227;41878;252;number of demand (read+write) misses 
system.cpu01.dcache.overall_misses::cpu01.data;384791;264078;6062;8227;41878;252;number of overall misses 
system.cpu01.dcache.overall_misses::total;384791;264078;6062;8227;41878;252;number of overall misses 
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data;19674094783;13648001563;338122568;486813552;1951458897;16233667;number of ReadReq miss cycles 
system.cpu01.dcache.ReadReq_miss_latency::total;19674094783;13648001563;338122568;486813552;1951458897;16233667;number of ReadReq miss cycles 
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data;9534351780;4449580428;110557814;100178649;2485893859;2917727;number of WriteReq miss cycles 
system.cpu01.dcache.WriteReq_miss_latency::total;9534351780;4449580428;110557814;100178649;2485893859;2917727;number of WriteReq miss cycles 
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data;1359446099;1061013726;22837746;25558249;42347748;1174749;number of LoadLockedReq miss cycles 
system.cpu01.dcache.LoadLockedReq_miss_latency::total;1359446099;1061013726;22837746;25558249;42347748;1174749;number of LoadLockedReq miss cycles 
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data;1441235757;1458743456;31132883;35901826;43524905;1282991;number of StoreCondReq miss cycles 
system.cpu01.dcache.StoreCondReq_miss_latency::total;1441235757;1458743456;31132883;35901826;43524905;1282991;number of StoreCondReq miss cycles 
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data;22470000;2952000;144000;1152000;2826000;72000;number of StoreCondFailReq miss cycles 
system.cpu01.dcache.StoreCondFailReq_miss_latency::total;22470000;2952000;144000;1152000;2826000;72000;number of StoreCondFailReq miss cycles 
system.cpu01.dcache.demand_miss_latency::cpu01.data;29208446563;18097581991;448680382;586992201;4437352756;19151394;number of demand (read+write) miss cycles 
system.cpu01.dcache.demand_miss_latency::total;29208446563;18097581991;448680382;586992201;4437352756;19151394;number of demand (read+write) miss cycles 
system.cpu01.dcache.overall_miss_latency::cpu01.data;29208446563;18097581991;448680382;586992201;4437352756;19151394;number of overall miss cycles 
system.cpu01.dcache.overall_miss_latency::total;29208446563;18097581991;448680382;586992201;4437352756;19151394;number of overall miss cycles 
system.cpu01.dcache.ReadReq_accesses::cpu01.data;5453829;4111080;115524;319473;724907;9197;number of ReadReq accesses(hits+misses) 
system.cpu01.dcache.ReadReq_accesses::total;5453829;4111080;115524;319473;724907;9197;number of ReadReq accesses(hits+misses) 
system.cpu01.dcache.WriteReq_accesses::cpu01.data;2829637;1911328;56860;153982;264589;4724;number of WriteReq accesses(hits+misses) 
system.cpu01.dcache.WriteReq_accesses::total;2829637;1911328;56860;153982;264589;4724;number of WriteReq accesses(hits+misses) 
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data;60910;46846;1226;1673;2168;141;number of LoadLockedReq accesses(hits+misses) 
system.cpu01.dcache.LoadLockedReq_accesses::total;60910;46846;1226;1673;2168;141;number of LoadLockedReq accesses(hits+misses) 
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data;57712;44478;1144;1572;1956;114;number of StoreCondReq accesses(hits+misses) 
system.cpu01.dcache.StoreCondReq_accesses::total;57712;44478;1144;1572;1956;114;number of StoreCondReq accesses(hits+misses) 
system.cpu01.dcache.demand_accesses::cpu01.data;8283466;6022408;172384;473455;989496;13921;number of demand (read+write) accesses 
system.cpu01.dcache.demand_accesses::total;8283466;6022408;172384;473455;989496;13921;number of demand (read+write) accesses 
system.cpu01.dcache.overall_accesses::cpu01.data;8283466;6022408;172384;473455;989496;13921;number of overall (read+write) accesses 
system.cpu01.dcache.overall_accesses::total;8283466;6022408;172384;473455;989496;13921;number of overall (read+write) accesses 
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data;0.049091;0.047100;0.038667;0.020928;0.026434;0.023160;miss rate for ReadReq accesses 
system.cpu01.dcache.ReadReq_miss_rate::total;0.049091;0.047100;0.038667;0.020928;0.026434;0.023160;miss rate for ReadReq accesses 
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data;0.041367;0.036858;0.028051;0.010008;0.085854;0.008256;miss rate for WriteReq accesses 
system.cpu01.dcache.WriteReq_miss_rate::total;0.041367;0.036858;0.028051;0.010008;0.085854;0.008256;miss rate for WriteReq accesses 
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data;0.306567;0.361867;0.282219;0.238494;0.278598;0.113475;miss rate for LoadLockedReq accesses 
system.cpu01.dcache.LoadLockedReq_miss_rate::total;0.306567;0.361867;0.282219;0.238494;0.278598;0.113475;miss rate for LoadLockedReq accesses 
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data;0.413519;0.540245;0.454545;0.395038;0.383436;0.201754;miss rate for StoreCondReq accesses 
system.cpu01.dcache.StoreCondReq_miss_rate::total;0.413519;0.540245;0.454545;0.395038;0.383436;0.201754;miss rate for StoreCondReq accesses 
system.cpu01.dcache.demand_miss_rate::cpu01.data;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;miss rate for demand accesses 
system.cpu01.dcache.demand_miss_rate::total;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;miss rate for demand accesses 
system.cpu01.dcache.overall_miss_rate::cpu01.data;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;miss rate for overall accesses 
system.cpu01.dcache.overall_miss_rate::total;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;miss rate for overall accesses 
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data;73483.187853;70484.953587;75693.433624;72810.881244;101840.042636;76214.399061;average ReadReq miss latency 
system.cpu01.dcache.ReadReq_avg_miss_latency::total;73483.187853;70484.953587;75693.433624;72810.881244;101840.042636;76214.399061;average ReadReq miss latency 
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data;81451.896801;63161.202987;69315.243887;65008.857236;109433.608866;74813.512821;average WriteReq miss latency 
system.cpu01.dcache.WriteReq_avg_miss_latency::total;81451.896801;63161.202987;69315.243887;65008.857236;109433.608866;74813.512821;average WriteReq miss latency 
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data;72802.768650;62589.294832;66005.046243;64055.761905;70112.165563;73421.812500;average LoadLockedReq miss latency 
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total;72802.768650;62589.294832;66005.046243;64055.761905;70112.165563;73421.812500;average LoadLockedReq miss latency 
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data;60391.190321;60707.622290;59870.928846;57812.924316;58033.206667;55782.217391;average StoreCondReq miss latency 
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total;60391.190321;60707.622290;59870.928846;57812.924316;58033.206667;55782.217391;average StoreCondReq miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data;75907.301790;68531.199081;74015.239525;71349.483530;105959.041884;75997.595238;average overall miss latency 
system.cpu01.dcache.demand_avg_miss_latency::total;75907.301790;68531.199081;74015.239525;71349.483530;105959.041884;75997.595238;average overall miss latency 
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data;75907.301790;68531.199081;74015.239525;71349.483530;105959.041884;75997.595238;average overall miss latency 
system.cpu01.dcache.overall_avg_miss_latency::total;75907.301790;68531.199081;74015.239525;71349.483530;105959.041884;75997.595238;average overall miss latency 
system.cpu01.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu01.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu01.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu01.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu01.dcache.writebacks::writebacks;61121;21871;923;1092;22738;27;number of writebacks 
system.cpu01.dcache.writebacks::total;61121;21871;923;1092;22738;27;number of writebacks 
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data;267736;193630;4467;6686;19162;213;number of ReadReq MSHR misses 
system.cpu01.dcache.ReadReq_mshr_misses::total;267736;193630;4467;6686;19162;213;number of ReadReq MSHR misses 
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data;117055;70448;1595;1541;22716;39;number of WriteReq MSHR misses 
system.cpu01.dcache.WriteReq_mshr_misses::total;117055;70448;1595;1541;22716;39;number of WriteReq MSHR misses 
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data;18673;16952;346;399;604;16;number of LoadLockedReq MSHR misses 
system.cpu01.dcache.LoadLockedReq_mshr_misses::total;18673;16952;346;399;604;16;number of LoadLockedReq MSHR misses 
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data;23863;24019;520;620;748;23;number of StoreCondReq MSHR misses 
system.cpu01.dcache.StoreCondReq_mshr_misses::total;23863;24019;520;620;748;23;number of StoreCondReq MSHR misses 
system.cpu01.dcache.demand_mshr_misses::cpu01.data;384791;264078;6062;8227;41878;252;number of demand (read+write) MSHR misses 
system.cpu01.dcache.demand_mshr_misses::total;384791;264078;6062;8227;41878;252;number of demand (read+write) MSHR misses 
system.cpu01.dcache.overall_mshr_misses::cpu01.data;384791;264078;6062;8227;41878;252;number of overall MSHR misses 
system.cpu01.dcache.overall_mshr_misses::total;384791;264078;6062;8227;41878;252;number of overall MSHR misses 
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data;13314385217;9158652437;231261432;328847448;1451929103;10811333;number of ReadReq MSHR miss cycles 
system.cpu01.dcache.ReadReq_mshr_miss_latency::total;13314385217;9158652437;231261432;328847448;1451929103;10811333;number of ReadReq MSHR miss cycles 
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data;6609762220;2639014572;69089186;58583351;1883020141;1736273;number of WriteReq MSHR miss cycles 
system.cpu01.dcache.WriteReq_mshr_miss_latency::total;6609762220;2639014572;69089186;58583351;1883020141;1736273;number of WriteReq MSHR miss cycles 
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data;915850901;686874274;15047254;16640751;28512252;791251;number of LoadLockedReq MSHR miss cycles 
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total;915850901;686874274;15047254;16640751;28512252;791251;number of LoadLockedReq MSHR miss cycles 
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data;898728243;892558544;18481117;20731174;26878095;706009;number of StoreCondReq MSHR miss cycles 
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total;898728243;892558544;18481117;20731174;26878095;706009;number of StoreCondReq MSHR miss cycles 
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data;15650000;2050000;100000;800000;1990000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total;15650000;2050000;100000;800000;1990000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data;19924147437;11797667009;300350618;387430799;3334949244;12547606;number of demand (read+write) MSHR miss cycles 
system.cpu01.dcache.demand_mshr_miss_latency::total;19924147437;11797667009;300350618;387430799;3334949244;12547606;number of demand (read+write) MSHR miss cycles 
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data;19924147437;11797667009;300350618;387430799;3334949244;12547606;number of overall MSHR miss cycles 
system.cpu01.dcache.overall_mshr_miss_latency::total;19924147437;11797667009;300350618;387430799;3334949244;12547606;number of overall MSHR miss cycles 
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency::cpu01.data;9540000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency::total;9540000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency::cpu01.data;1852624000;1246276000;46080000;68124000;75862000;6116000;number of WriteReq MSHR uncacheable cycles 
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency::total;1852624000;1246276000;46080000;68124000;75862000;6116000;number of WriteReq MSHR uncacheable cycles 
system.cpu01.dcache.overall_mshr_uncacheable_latency::cpu01.data;1862164000;1246276000;46080000;68124000;75862000;6116000;number of overall MSHR uncacheable cycles 
system.cpu01.dcache.overall_mshr_uncacheable_latency::total;1862164000;1246276000;46080000;68124000;75862000;6116000;number of overall MSHR uncacheable cycles 
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data;0.049091;0.047100;0.038667;0.020928;0.026434;0.023160;mshr miss rate for ReadReq accesses 
system.cpu01.dcache.ReadReq_mshr_miss_rate::total;0.049091;0.047100;0.038667;0.020928;0.026434;0.023160;mshr miss rate for ReadReq accesses 
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data;0.041367;0.036858;0.028051;0.010008;0.085854;0.008256;mshr miss rate for WriteReq accesses 
system.cpu01.dcache.WriteReq_mshr_miss_rate::total;0.041367;0.036858;0.028051;0.010008;0.085854;0.008256;mshr miss rate for WriteReq accesses 
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data;0.306567;0.361867;0.282219;0.238494;0.278598;0.113475;mshr miss rate for LoadLockedReq accesses 
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total;0.306567;0.361867;0.282219;0.238494;0.278598;0.113475;mshr miss rate for LoadLockedReq accesses 
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data;0.413484;0.540020;0.454545;0.394402;0.382413;0.201754;mshr miss rate for StoreCondReq accesses 
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total;0.413484;0.540020;0.454545;0.394402;0.382413;0.201754;mshr miss rate for StoreCondReq accesses 
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;mshr miss rate for demand accesses 
system.cpu01.dcache.demand_mshr_miss_rate::total;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;mshr miss rate for demand accesses 
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;mshr miss rate for overall accesses 
system.cpu01.dcache.overall_mshr_miss_rate::total;0.046453;0.043849;0.035166;0.017377;0.042323;0.018102;mshr miss rate for overall accesses 
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data;49729.529152;47299.759526;51771.083949;49184.482202;75771.271423;50757.431925;average ReadReq mshr miss latency 
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total;49729.529152;47299.759526;51771.083949;49184.482202;75771.271423;50757.431925;average ReadReq mshr miss latency 
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data;56467.149801;37460.461220;43316.104075;38016.451006;82894.001629;44519.820513;average WriteReq mshr miss latency 
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total;56467.149801;37460.461220;43316.104075;38016.451006;82894.001629;44519.820513;average WriteReq mshr miss latency 
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data;49046.800246;40518.775012;43489.173410;41706.142857;47205.715232;49453.187500;average LoadLockedReq mshr miss latency 
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total;49046.800246;40518.775012;43489.173410;41706.142857;47205.715232;49453.187500;average LoadLockedReq mshr miss latency 
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data;37661.997360;37160.520588;35540.609615;33437.377419;35933.282086;30696.043478;average StoreCondReq mshr miss latency 
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total;37661.997360;37160.520588;35540.609615;33437.377419;35933.282086;30696.043478;average StoreCondReq mshr miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data;51779.140980;44674.933198;49546.456285;47092.597423;79634.873776;49792.087302;average overall mshr miss latency 
system.cpu01.dcache.demand_avg_mshr_miss_latency::total;51779.140980;44674.933198;49546.456285;47092.597423;79634.873776;49792.087302;average overall mshr miss latency 
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data;51779.140980;44674.933198;49546.456285;47092.597423;79634.873776;49792.087302;average overall mshr miss latency 
system.cpu01.dcache.overall_avg_mshr_miss_latency::total;51779.140980;44674.933198;49546.456285;47092.597423;79634.873776;49792.087302;average overall mshr miss latency 
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu01.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency::cpu01.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu01.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu02.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu02.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu02.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu02.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu02.dtb.read_hits;5584938;7805007;661461;898539;1156459;8252;DTB read hits 
system.cpu02.dtb.read_misses;4559;1708;824;658;3238;0;DTB read misses 
system.cpu02.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu02.dtb.read_accesses;428025;460351;259167;479582;618309;0;DTB read accesses 
system.cpu02.dtb.write_hits;3293858;3668682;416012;500164;603563;4322;DTB write hits 
system.cpu02.dtb.write_misses;500;1080;249;225;25281;0;DTB write misses 
system.cpu02.dtb.write_acv;62;5;16;7;7;0;DTB write access violations 
system.cpu02.dtb.write_accesses;147827;139881;153114;241440;201410;0;DTB write accesses 
system.cpu02.dtb.data_hits;8878796;11473689;1077473;1398703;1760022;12574;DTB hits 
system.cpu02.dtb.data_misses;5059;2788;1073;883;28519;0;DTB misses 
system.cpu02.dtb.data_acv;62;5;16;7;7;0;DTB access violations 
system.cpu02.dtb.data_accesses;575852;600232;412281;721022;819719;0;DTB accesses 
system.cpu02.itb.fetch_hits;3246349;3933714;1355037;2518828;4009944;5119;ITB hits 
system.cpu02.itb.fetch_misses;2557;507;684;471;475;0;ITB misses 
system.cpu02.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu02.itb.fetch_accesses;3248906;3934221;1355721;2519299;4010419;5119;ITB accesses 
system.cpu02.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu02.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu02.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu02.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu02.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu02.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu02.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu02.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu02.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu02.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu02.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu02.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu02.numCycles;498929616;222746026;12214930;21874983;23144543;2343750;number of cpu cycles simulated 
system.cpu02.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu02.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu02.committedInsts;28634152;35976483;3278872;4482915;6734427;36446;Number of instructions committed 
system.cpu02.committedOps;28634152;35976483;3278872;4482915;6734427;36446;Number of ops (including micro ops) committed 
system.cpu02.num_int_alu_accesses;27740144;34651850;3045820;4129610;4991426;34576;Number of integer alu accesses 
system.cpu02.num_fp_alu_accesses;137154;1171922;187890;298020;1597614;0;Number of float alu accesses 
system.cpu02.num_func_calls;1020381;1258233;101357;176026;91749;1540;number of times a function call or return occured 
system.cpu02.num_conditional_control_insts;2742086;4003384;384744;446610;535328;2768;number of instructions that are conditional controls 
system.cpu02.num_int_insts;27740144;34651850;3045820;4129610;4991426;34576;number of integer instructions 
system.cpu02.num_fp_insts;137154;1171922;187890;298020;1597614;0;number of float instructions 
system.cpu02.num_int_register_reads;38373024;49539900;4376462;5986320;8397207;46477;number of times the integer registers were read 
system.cpu02.num_int_register_writes;21349404;26067174;2160685;2993208;3778329;27242;number of times the integer registers were written 
system.cpu02.num_fp_register_reads;69725;1107173;235477;277157;2709028;0;number of times the floating registers were read 
system.cpu02.num_fp_register_writes;70824;880827;155486;229394;1577380;0;number of times the floating registers were written 
system.cpu02.num_mem_refs;8907980;11540610;1081313;1402520;1793863;12599;number of memory refs 
system.cpu02.num_load_insts;5601304;7841393;664150;901144;1164065;8252;Number of load instructions 
system.cpu02.num_store_insts;3306676;3699217;417163;501376;629798;4347;Number of store instructions 
system.cpu02.num_idle_cycles;416116428.542539;120155144.922219;2842183.797856;9437845.917290;4913800.290032;2243390.615541;Number of idle cycles 
system.cpu02.num_busy_cycles;82813187.457461;102590881.077781;9372746.202144;12437137.082710;18230742.709968;100359.384459;Number of busy cycles 
system.cpu02.not_idle_fraction;0.165982;0.460573;0.767319;0.568555;0.787691;0.042820;Percentage of non-idle cycles 
system.cpu02.idle_fraction;0.834018;0.539427;0.232681;0.431445;0.212309;0.957180;Percentage of idle cycles 
system.cpu02.Branches;4146953;5716964;517545;651947;660334;5092;Number of branches fetched 
system.cpu02.op_class::No_OpClass;167738;166949;68726;185428;112016;314;Class of executed instruction 
system.cpu02.op_class::IntAlu;18615079;23007209;1941140;2642749;2926746;21355;Class of executed instruction 
system.cpu02.op_class::IntMult;65930;94485;6572;55225;7911;120;Class of executed instruction 
system.cpu02.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::FloatAdd;15076;299217;67941;67050;804282;0;Class of executed instruction 
system.cpu02.op_class::FloatCmp;0;22514;5993;246;147;0;Class of executed instruction 
system.cpu02.op_class::FloatCvt;0;6349;8877;17432;354;0;Class of executed instruction 
system.cpu02.op_class::FloatMult;0;82291;33295;30040;753878;0;Class of executed instruction 
system.cpu02.op_class::FloatDiv;1536;17488;2218;16782;80;0;Class of executed instruction 
system.cpu02.op_class::FloatSqrt;0;1;0;1;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::MemRead;5763448;7991536;677891;914756;1190655;8573;Class of executed instruction 
system.cpu02.op_class::MemWrite;3313175;3712780;418410;502348;630851;4347;Class of executed instruction 
system.cpu02.op_class::IprAccess;697291;578457;48898;51748;336033;1737;Class of executed instruction 
system.cpu02.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu02.op_class::total;28639273;35979276;3279961;4483805;6762953;36446;Class of executed instruction 
system.cpu02.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu02.kern.inst.quiesce;8241;4072;103;178;127;25;number of quiesce instructions executed 
system.cpu02.kern.inst.hwrei;159868;117262;10238;11305;40742;426;number of hwrei instructions executed 
system.cpu02.kern.ipl_count::0;45614;33226;2652;2881;3738;97;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::21;100;18;17;18;18;;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::22;4609;2299;126;224;237;24;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::30;824;2988;25;36;31;1;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::31;87960;53501;4129;4923;5960;256;number of times we switched to this ipl 
system.cpu02.kern.ipl_count::total;139107;92032;6949;8082;9984;378;number of times we switched to this ipl 
system.cpu02.kern.ipl_good::0;44884;33223;2651;2880;3737;97;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::21;100;18;17;18;18;;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::22;4609;2299;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::30;824;2988;25;36;31;1;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::31;44063;30266;2627;2846;3706;96;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_good::total;94480;68794;5446;6004;7729;218;number of times we switched to this ipl from a different ipl 
system.cpu02.kern.ipl_ticks::0;4076558270000;1462709750000;98216610000;190365730000;194514740000;22595570000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::21;529950000;95860000;90650000;91140000;95950000;;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::22;15000620000;7952890000;438900000;745220000;817980000;74090000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::30;5950420000;21181950000;187260000;260070000;249960000;9860000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::31;891256620000;735506250000;23229440000;27287670000;35766800000;757980000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_ticks::total;4989295880000;2227446700000;122162860000;218749830000;231445430000;23437500000;number of cycles we spent at this ipl 
system.cpu02.kern.ipl_used::0;0.983996;0.999910;0.999623;0.999653;0.999732;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::31;0.500944;0.565709;0.636232;0.578103;0.621812;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.ipl_used::total;0.679189;0.747501;0.783710;0.742885;0.774139;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu02.kern.syscall::2;6;;2;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::3;15;1;2;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::4;4;8;42;37;39;;number of syscalls executed 
system.cpu02.kern.syscall::6;19;1;;;;;number of syscalls executed 
system.cpu02.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::17;9;5;6;5;8;;number of syscalls executed 
system.cpu02.kern.syscall::19;7;;2;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::20;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::23;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::33;7;1;;;;;number of syscalls executed 
system.cpu02.kern.syscall::45;28;3;;;;;number of syscalls executed 
system.cpu02.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::48;3;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::71;22;32;16;16;21;;number of syscalls executed 
system.cpu02.kern.syscall::73;3;;10;10;12;;number of syscalls executed 
system.cpu02.kern.syscall::74;6;16;15;15;16;;number of syscalls executed 
system.cpu02.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::92;5;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::132;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu02.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu02.kern.syscall::total;159;72;101;90;103;;number of syscalls executed 
system.cpu02.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wripir;956;4258;287;272;276;;number of callpals executed 
system.cpu02.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::swpctx;1956;6642;149;149;134;;number of callpals executed 
system.cpu02.kern.callpal::tbi;15;21;3;2;6;;number of callpals executed 
system.cpu02.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu02.kern.callpal::swpipl;126641;75512;6302;7214;9053;328;number of callpals executed 
system.cpu02.kern.callpal::rdps;9766;4670;348;536;572;48;number of callpals executed 
system.cpu02.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu02.kern.callpal::wrusp;3;2;1;1;1;;number of callpals executed 
system.cpu02.kern.callpal::rdusp;6;;2;1;1;;number of callpals executed 
system.cpu02.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu02.kern.callpal::rti;6935;11237;479;591;645;25;number of callpals executed 
system.cpu02.kern.callpal::callsys;248;5699;205;223;162;;number of callpals executed 
system.cpu02.kern.callpal::imb;117;3;;1;1;;number of callpals executed 
system.cpu02.kern.callpal::rdunique;1;634;520;676;603;;number of callpals executed 
system.cpu02.kern.callpal::total;146658;108679;8297;9667;11455;401;number of callpals executed 
system.cpu02.kern.mode_switch::kernel;8175;17877;629;740;779;25;number of protection mode switches 
system.cpu02.kern.mode_switch::user;725;6026;347;381;464;0;number of protection mode switches 
system.cpu02.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu02.kern.mode_switch_good::kernel;0.088685;0.337025;0.553259;0.514865;0.595635;0;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu02.kern.mode_switch_good::total;0.162921;0.504163;0.712090;0.679750;0.746581;0;fraction of useful protection mode switches 
system.cpu02.kern.mode_ticks::kernel;4860501540000;2249875740000;70856640000;155046860000;134084850000;0;number of ticks spent at the given mode 
system.cpu02.kern.mode_ticks::user;42078340000;64286920000;34385510000;63748320000;97305000000;0;number of ticks spent at the given mode 
system.cpu02.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu02.kern.swap_context;1957;6642;149;149;134;0;number of times the context was actually changed 
system.cpu02.icache.tags.replacements;578326;417134;44304;44443;48935;48;number of replacements 
system.cpu02.icache.tags.tagsinuse;454.131916;511.998429;511.999918;512;512;512;Cycle average of tags in use 
system.cpu02.icache.tags.total_refs;27901972;35531558;3372051;4441287;6710775;90254;Total number of references to valid blocks. 
system.cpu02.icache.tags.sampled_refs;578326;417134;44304;44443;48935;560;Sample count of references to valid blocks. 
system.cpu02.icache.tags.avg_refs;48.246096;85.180201;76.111660;99.932205;137.136508;161.167857;Average number of references to valid blocks. 
system.cpu02.icache.tags.warmup_cycle;4518409372500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu02.icache.tags.occ_blocks::cpu02.inst;454.131916;511.998429;511.999918;512;512;512;Average occupied blocks per requestor 
system.cpu02.icache.tags.occ_percent::cpu02.inst;0.886976;0.999997;1.000000;1;1;1;Average percentage of cache occupancy 
system.cpu02.icache.tags.occ_percent::total;0.886976;0.999997;1.000000;1;1;1;Average percentage of cache occupancy 
system.cpu02.icache.tags.occ_task_id_blocks::1024;512;511;512;512;512;512;Occupied blocks per task id 
system.cpu02.icache.tags.age_task_id_blocks_1024::2;2;21;2;2;2;2;Occupied blocks per task id 
system.cpu02.icache.tags.age_task_id_blocks_1024::4;510;129;462;409;510;510;Occupied blocks per task id 
system.cpu02.icache.tags.occ_task_id_percent::1024;1;0.998047;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu02.icache.tags.tag_accesses;57857497;72375689;6604225;9012053;13574841;72940;Number of tag accesses 
system.cpu02.icache.tags.data_accesses;57857497;72375689;6604225;9012053;13574841;72940;Number of data accesses 
system.cpu02.icache.ReadReq_hits::cpu02.inst;28060322;35562142;3235655;4439362;6714018;36398;number of ReadReq hits 
system.cpu02.icache.ReadReq_hits::total;28060322;35562142;3235655;4439362;6714018;36398;number of ReadReq hits 
system.cpu02.icache.demand_hits::cpu02.inst;28060322;35562142;3235655;4439362;6714018;36398;number of demand (read+write) hits 
system.cpu02.icache.demand_hits::total;28060322;35562142;3235655;4439362;6714018;36398;number of demand (read+write) hits 
system.cpu02.icache.overall_hits::cpu02.inst;28060322;35562142;3235655;4439362;6714018;36398;number of overall hits 
system.cpu02.icache.overall_hits::total;28060322;35562142;3235655;4439362;6714018;36398;number of overall hits 
system.cpu02.icache.ReadReq_misses::cpu02.inst;578951;417135;44305;44443;48935;48;number of ReadReq misses 
system.cpu02.icache.ReadReq_misses::total;578951;417135;44305;44443;48935;48;number of ReadReq misses 
system.cpu02.icache.demand_misses::cpu02.inst;578951;417135;44305;44443;48935;48;number of demand (read+write) misses 
system.cpu02.icache.demand_misses::total;578951;417135;44305;44443;48935;48;number of demand (read+write) misses 
system.cpu02.icache.overall_misses::cpu02.inst;578951;417135;44305;44443;48935;48;number of overall misses 
system.cpu02.icache.overall_misses::total;578951;417135;44305;44443;48935;48;number of overall misses 
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst;55409939747;40313635994;4245153000;4247135250;4706686749;5335500;number of ReadReq miss cycles 
system.cpu02.icache.ReadReq_miss_latency::total;55409939747;40313635994;4245153000;4247135250;4706686749;5335500;number of ReadReq miss cycles 
system.cpu02.icache.demand_miss_latency::cpu02.inst;55409939747;40313635994;4245153000;4247135250;4706686749;5335500;number of demand (read+write) miss cycles 
system.cpu02.icache.demand_miss_latency::total;55409939747;40313635994;4245153000;4247135250;4706686749;5335500;number of demand (read+write) miss cycles 
system.cpu02.icache.overall_miss_latency::cpu02.inst;55409939747;40313635994;4245153000;4247135250;4706686749;5335500;number of overall miss cycles 
system.cpu02.icache.overall_miss_latency::total;55409939747;40313635994;4245153000;4247135250;4706686749;5335500;number of overall miss cycles 
system.cpu02.icache.ReadReq_accesses::cpu02.inst;28639273;35979277;3279960;4483805;6762953;36446;number of ReadReq accesses(hits+misses) 
system.cpu02.icache.ReadReq_accesses::total;28639273;35979277;3279960;4483805;6762953;36446;number of ReadReq accesses(hits+misses) 
system.cpu02.icache.demand_accesses::cpu02.inst;28639273;35979277;3279960;4483805;6762953;36446;number of demand (read+write) accesses 
system.cpu02.icache.demand_accesses::total;28639273;35979277;3279960;4483805;6762953;36446;number of demand (read+write) accesses 
system.cpu02.icache.overall_accesses::cpu02.inst;28639273;35979277;3279960;4483805;6762953;36446;number of overall (read+write) accesses 
system.cpu02.icache.overall_accesses::total;28639273;35979277;3279960;4483805;6762953;36446;number of overall (read+write) accesses 
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;miss rate for ReadReq accesses 
system.cpu02.icache.ReadReq_miss_rate::total;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;miss rate for ReadReq accesses 
system.cpu02.icache.demand_miss_rate::cpu02.inst;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;miss rate for demand accesses 
system.cpu02.icache.demand_miss_rate::total;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;miss rate for demand accesses 
system.cpu02.icache.overall_miss_rate::cpu02.inst;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;miss rate for overall accesses 
system.cpu02.icache.overall_miss_rate::total;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;miss rate for overall accesses 
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst;95707.477398;96644.098419;95816.566979;95563.648944;96182.420537;111156.250000;average ReadReq miss latency 
system.cpu02.icache.ReadReq_avg_miss_latency::total;95707.477398;96644.098419;95816.566979;95563.648944;96182.420537;111156.250000;average ReadReq miss latency 
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst;95707.477398;96644.098419;95816.566979;95563.648944;96182.420537;111156.250000;average overall miss latency 
system.cpu02.icache.demand_avg_miss_latency::total;95707.477398;96644.098419;95816.566979;95563.648944;96182.420537;111156.250000;average overall miss latency 
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst;95707.477398;96644.098419;95816.566979;95563.648944;96182.420537;111156.250000;average overall miss latency 
system.cpu02.icache.overall_avg_miss_latency::total;95707.477398;96644.098419;95816.566979;95563.648944;96182.420537;111156.250000;average overall miss latency 
system.cpu02.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu02.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst;578951;417135;44305;44443;48935;48;number of ReadReq MSHR misses 
system.cpu02.icache.ReadReq_mshr_misses::total;578951;417135;44305;44443;48935;48;number of ReadReq MSHR misses 
system.cpu02.icache.demand_mshr_misses::cpu02.inst;578951;417135;44305;44443;48935;48;number of demand (read+write) MSHR misses 
system.cpu02.icache.demand_mshr_misses::total;578951;417135;44305;44443;48935;48;number of demand (read+write) MSHR misses 
system.cpu02.icache.overall_mshr_misses::cpu02.inst;578951;417135;44305;44443;48935;48;number of overall MSHR misses 
system.cpu02.icache.overall_mshr_misses::total;578951;417135;44305;44443;48935;48;number of overall MSHR misses 
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst;40609272253;29581894006;3108465000;3108676750;3451118251;4048500;number of ReadReq MSHR miss cycles 
system.cpu02.icache.ReadReq_mshr_miss_latency::total;40609272253;29581894006;3108465000;3108676750;3451118251;4048500;number of ReadReq MSHR miss cycles 
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst;40609272253;29581894006;3108465000;3108676750;3451118251;4048500;number of demand (read+write) MSHR miss cycles 
system.cpu02.icache.demand_mshr_miss_latency::total;40609272253;29581894006;3108465000;3108676750;3451118251;4048500;number of demand (read+write) MSHR miss cycles 
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst;40609272253;29581894006;3108465000;3108676750;3451118251;4048500;number of overall MSHR miss cycles 
system.cpu02.icache.overall_mshr_miss_latency::total;40609272253;29581894006;3108465000;3108676750;3451118251;4048500;number of overall MSHR miss cycles 
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;mshr miss rate for ReadReq accesses 
system.cpu02.icache.ReadReq_mshr_miss_rate::total;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;mshr miss rate for ReadReq accesses 
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;mshr miss rate for demand accesses 
system.cpu02.icache.demand_mshr_miss_rate::total;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;mshr miss rate for demand accesses 
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;mshr miss rate for overall accesses 
system.cpu02.icache.overall_mshr_miss_rate::total;0.020215;0.011594;0.013508;0.009912;0.007236;0.001317;mshr miss rate for overall accesses 
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst;70142.848450;70916.835092;70160.591355;69947.500169;70524.537672;84343.750000;average ReadReq mshr miss latency 
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total;70142.848450;70916.835092;70160.591355;69947.500169;70524.537672;84343.750000;average ReadReq mshr miss latency 
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst;70142.848450;70916.835092;70160.591355;69947.500169;70524.537672;84343.750000;average overall mshr miss latency 
system.cpu02.icache.demand_avg_mshr_miss_latency::total;70142.848450;70916.835092;70160.591355;69947.500169;70524.537672;84343.750000;average overall mshr miss latency 
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst;70142.848450;70916.835092;70160.591355;69947.500169;70524.537672;84343.750000;average overall mshr miss latency 
system.cpu02.icache.overall_avg_mshr_miss_latency::total;70142.848450;70916.835092;70160.591355;69947.500169;70524.537672;84343.750000;average overall mshr miss latency 
system.cpu02.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu02.dcache.tags.replacements;265013;287337;32025;28543;73228;4;number of replacements 
system.cpu02.dcache.tags.tagsinuse;863.565779;921.037468;971.187537;939.131271;955.076195;590.720982;Cycle average of tags in use 
system.cpu02.dcache.tags.total_refs;8483150;10924461;1170981;1362032;1671650;42153;Total number of references to valid blocks. 
system.cpu02.dcache.tags.sampled_refs;265013;287337;32025;28543;73228;586;Sample count of references to valid blocks. 
system.cpu02.dcache.tags.avg_refs;32.010316;38.019681;36.564590;47.718600;22.828017;71.933447;Average number of references to valid blocks. 
system.cpu02.dcache.tags.warmup_cycle;4547254668750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu02.dcache.tags.occ_blocks::cpu02.data;863.565779;921.037468;971.187537;939.131271;955.076195;590.720982;Average occupied blocks per requestor 
system.cpu02.dcache.tags.occ_percent::cpu02.data;0.843326;0.899451;0.948425;0.917120;0.932692;0.576876;Average percentage of cache occupancy 
system.cpu02.dcache.tags.occ_percent::total;0.843326;0.899451;0.948425;0.917120;0.932692;0.576876;Average percentage of cache occupancy 
system.cpu02.dcache.tags.occ_task_id_blocks::1024;570;1024;764;726;677;582;Occupied blocks per task id 
system.cpu02.dcache.tags.age_task_id_blocks_1024::3;4;116;29;107;3;3;Occupied blocks per task id 
system.cpu02.dcache.tags.age_task_id_blocks_1024::4;566;13;735;619;673;578;Occupied blocks per task id 
system.cpu02.dcache.tags.occ_task_id_percent::1024;0.556641;1;0.746094;0.708984;0.661133;0.568359;Percentage of cache occupancy per task id 
system.cpu02.dcache.tags.tag_accesses;18114374;23530319;2194110;2834643;3606866;25251;Number of tag accesses 
system.cpu02.dcache.tags.data_accesses;18114374;23530319;2194110;2834643;3606866;25251;Number of data accesses 
system.cpu02.dcache.ReadReq_hits::cpu02.data;5256285;7349123;635326;872644;1114433;7951;number of ReadReq hits 
system.cpu02.dcache.ReadReq_hits::total;5256285;7349123;635326;872644;1114433;7951;number of ReadReq hits 
system.cpu02.dcache.WriteReq_hits::cpu02.data;3086401;3424310;392069;478487;549657;4142;number of WriteReq hits 
system.cpu02.dcache.WriteReq_hits::total;3086401;3424310;392069;478487;549657;4142;number of WriteReq hits 
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data;73902;59233;6130;5766;8354;122;number of LoadLockedReq hits 
system.cpu02.dcache.LoadLockedReq_hits::total;73902;59233;6130;5766;8354;122;number of LoadLockedReq hits 
system.cpu02.dcache.StoreCondReq_hits::cpu02.data;66174;42531;6052;5544;8288;89;number of StoreCondReq hits 
system.cpu02.dcache.StoreCondReq_hits::total;66174;42531;6052;5544;8288;89;number of StoreCondReq hits 
system.cpu02.dcache.demand_hits::cpu02.data;8342686;10773433;1027395;1351131;1664090;12093;number of demand (read+write) hits 
system.cpu02.dcache.demand_hits::total;8342686;10773433;1027395;1351131;1664090;12093;number of demand (read+write) hits 
system.cpu02.dcache.overall_hits::cpu02.data;8342686;10773433;1027395;1351131;1664090;12093;number of overall hits 
system.cpu02.dcache.overall_hits::total;8342686;10773433;1027395;1351131;1664090;12093;number of overall hits 
system.cpu02.dcache.ReadReq_misses::cpu02.data;246883;396868;20270;20522;36190;170;number of ReadReq misses 
system.cpu02.dcache.ReadReq_misses::total;246883;396868;20270;20522;36190;170;number of ReadReq misses 
system.cpu02.dcache.WriteReq_misses::cpu02.data;114590;163946;16376;14406;43650;28;number of WriteReq misses 
system.cpu02.dcache.WriteReq_misses::total;114590;163946;16376;14406;43650;28;number of WriteReq misses 
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data;17870;34290;1432;1393;1670;9;number of LoadLockedReq misses 
system.cpu02.dcache.LoadLockedReq_misses::total;17870;34290;1432;1393;1670;9;number of LoadLockedReq misses 
system.cpu02.dcache.StoreCondReq_misses::cpu02.data;22676;46126;1204;1313;1366;21;number of StoreCondReq misses 
system.cpu02.dcache.StoreCondReq_misses::total;22676;46126;1204;1313;1366;21;number of StoreCondReq misses 
system.cpu02.dcache.demand_misses::cpu02.data;361473;560814;36646;34928;79840;198;number of demand (read+write) misses 
system.cpu02.dcache.demand_misses::total;361473;560814;36646;34928;79840;198;number of demand (read+write) misses 
system.cpu02.dcache.overall_misses::cpu02.data;361473;560814;36646;34928;79840;198;number of overall misses 
system.cpu02.dcache.overall_misses::total;361473;560814;36646;34928;79840;198;number of overall misses 
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data;20431686452;29390470963;1881540493;1866919744;3683299928;11047226;number of ReadReq miss cycles 
system.cpu02.dcache.ReadReq_miss_latency::total;20431686452;29390470963;1881540493;1866919744;3683299928;11047226;number of ReadReq miss cycles 
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data;8694402004;11406924056;1478690671;1288640608;4485608417;1821978;number of WriteReq miss cycles 
system.cpu02.dcache.WriteReq_miss_latency::total;8694402004;11406924056;1478690671;1288640608;4485608417;1821978;number of WriteReq miss cycles 
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data;1291905707;2162422735;109604998;103724999;127298749;558000;number of LoadLockedReq miss cycles 
system.cpu02.dcache.LoadLockedReq_miss_latency::total;1291905707;2162422735;109604998;103724999;127298749;558000;number of LoadLockedReq miss cycles 
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data;1368674028;2821942591;73306857;79176763;83066863;1105992;number of StoreCondReq miss cycles 
system.cpu02.dcache.StoreCondReq_miss_latency::total;1368674028;2821942591;73306857;79176763;83066863;1105992;number of StoreCondReq miss cycles 
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data;3826000;3768000;144000;206000;892000;144000;number of StoreCondFailReq miss cycles 
system.cpu02.dcache.StoreCondFailReq_miss_latency::total;3826000;3768000;144000;206000;892000;144000;number of StoreCondFailReq miss cycles 
system.cpu02.dcache.demand_miss_latency::cpu02.data;29126088456;40797395019;3360231164;3155560352;8168908345;12869204;number of demand (read+write) miss cycles 
system.cpu02.dcache.demand_miss_latency::total;29126088456;40797395019;3360231164;3155560352;8168908345;12869204;number of demand (read+write) miss cycles 
system.cpu02.dcache.overall_miss_latency::cpu02.data;29126088456;40797395019;3360231164;3155560352;8168908345;12869204;number of overall miss cycles 
system.cpu02.dcache.overall_miss_latency::total;29126088456;40797395019;3360231164;3155560352;8168908345;12869204;number of overall miss cycles 
system.cpu02.dcache.ReadReq_accesses::cpu02.data;5503168;7745991;655596;893166;1150623;8121;number of ReadReq accesses(hits+misses) 
system.cpu02.dcache.ReadReq_accesses::total;5503168;7745991;655596;893166;1150623;8121;number of ReadReq accesses(hits+misses) 
system.cpu02.dcache.WriteReq_accesses::cpu02.data;3200991;3588256;408445;492893;593307;4170;number of WriteReq accesses(hits+misses) 
system.cpu02.dcache.WriteReq_accesses::total;3200991;3588256;408445;492893;593307;4170;number of WriteReq accesses(hits+misses) 
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data;91772;93523;7562;7159;10024;131;number of LoadLockedReq accesses(hits+misses) 
system.cpu02.dcache.LoadLockedReq_accesses::total;91772;93523;7562;7159;10024;131;number of LoadLockedReq accesses(hits+misses) 
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data;88850;88657;7256;6857;9654;110;number of StoreCondReq accesses(hits+misses) 
system.cpu02.dcache.StoreCondReq_accesses::total;88850;88657;7256;6857;9654;110;number of StoreCondReq accesses(hits+misses) 
system.cpu02.dcache.demand_accesses::cpu02.data;8704159;11334247;1064041;1386059;1743930;12291;number of demand (read+write) accesses 
system.cpu02.dcache.demand_accesses::total;8704159;11334247;1064041;1386059;1743930;12291;number of demand (read+write) accesses 
system.cpu02.dcache.overall_accesses::cpu02.data;8704159;11334247;1064041;1386059;1743930;12291;number of overall (read+write) accesses 
system.cpu02.dcache.overall_accesses::total;8704159;11334247;1064041;1386059;1743930;12291;number of overall (read+write) accesses 
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data;0.044862;0.051235;0.030918;0.022977;0.031453;0.020933;miss rate for ReadReq accesses 
system.cpu02.dcache.ReadReq_miss_rate::total;0.044862;0.051235;0.030918;0.022977;0.031453;0.020933;miss rate for ReadReq accesses 
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data;0.035798;0.045690;0.040094;0.029227;0.073571;0.006715;miss rate for WriteReq accesses 
system.cpu02.dcache.WriteReq_miss_rate::total;0.035798;0.045690;0.040094;0.029227;0.073571;0.006715;miss rate for WriteReq accesses 
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data;0.194722;0.366648;0.189368;0.194580;0.166600;0.068702;miss rate for LoadLockedReq accesses 
system.cpu02.dcache.LoadLockedReq_miss_rate::total;0.194722;0.366648;0.189368;0.194580;0.166600;0.068702;miss rate for LoadLockedReq accesses 
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data;0.255217;0.520275;0.165932;0.191483;0.141496;0.190909;miss rate for StoreCondReq accesses 
system.cpu02.dcache.StoreCondReq_miss_rate::total;0.255217;0.520275;0.165932;0.191483;0.141496;0.190909;miss rate for StoreCondReq accesses 
system.cpu02.dcache.demand_miss_rate::cpu02.data;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;miss rate for demand accesses 
system.cpu02.dcache.demand_miss_rate::total;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;miss rate for demand accesses 
system.cpu02.dcache.overall_miss_rate::cpu02.data;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;miss rate for overall accesses 
system.cpu02.dcache.overall_miss_rate::total;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;miss rate for overall accesses 
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data;82758.579781;74056.036171;92823.901973;90971.627717;101776.731915;64983.682353;average ReadReq miss latency 
system.cpu02.dcache.ReadReq_avg_miss_latency::total;82758.579781;74056.036171;92823.901973;90971.627717;101776.731915;64983.682353;average ReadReq miss latency 
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data;75874.003002;69577.324582;90296.206094;89451.659586;102763.079427;65070.642857;average WriteReq miss latency 
system.cpu02.dcache.WriteReq_avg_miss_latency::total;75874.003002;69577.324582;90296.206094;89451.659586;102763.079427;65070.642857;average WriteReq miss latency 
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data;72294.667431;63062.780257;76539.803073;74461.592965;76226.795808;62000;average LoadLockedReq miss latency 
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total;72294.667431;63062.780257;76539.803073;74461.592965;76226.795808;62000;average LoadLockedReq miss latency 
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data;60357.824484;61179.000802;60886.093854;60302.180503;60810.295022;52666.285714;average StoreCondReq miss latency 
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total;60357.824484;61179.000802;60886.093854;60302.180503;60810.295022;52666.285714;average StoreCondReq miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data;80576.110680;72746.748510;91694.350379;90344.719194;102315.986285;64995.979798;average overall miss latency 
system.cpu02.dcache.demand_avg_miss_latency::total;80576.110680;72746.748510;91694.350379;90344.719194;102315.986285;64995.979798;average overall miss latency 
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data;80576.110680;72746.748510;91694.350379;90344.719194;102315.986285;64995.979798;average overall miss latency 
system.cpu02.dcache.overall_avg_miss_latency::total;80576.110680;72746.748510;91694.350379;90344.719194;102315.986285;64995.979798;average overall miss latency 
system.cpu02.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu02.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu02.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu02.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu02.dcache.writebacks::writebacks;120598;120586;18413;15249;48445;4;number of writebacks 
system.cpu02.dcache.writebacks::total;120598;120586;18413;15249;48445;4;number of writebacks 
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data;246883;396868;20270;20522;36190;170;number of ReadReq MSHR misses 
system.cpu02.dcache.ReadReq_mshr_misses::total;246883;396868;20270;20522;36190;170;number of ReadReq MSHR misses 
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data;114590;163946;16376;14406;43650;28;number of WriteReq MSHR misses 
system.cpu02.dcache.WriteReq_mshr_misses::total;114590;163946;16376;14406;43650;28;number of WriteReq MSHR misses 
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data;17870;34290;1432;1393;1670;9;number of LoadLockedReq MSHR misses 
system.cpu02.dcache.LoadLockedReq_mshr_misses::total;17870;34290;1432;1393;1670;9;number of LoadLockedReq MSHR misses 
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data;22676;46100;1204;1313;1366;21;number of StoreCondReq MSHR misses 
system.cpu02.dcache.StoreCondReq_mshr_misses::total;22676;46100;1204;1313;1366;21;number of StoreCondReq MSHR misses 
system.cpu02.dcache.demand_mshr_misses::cpu02.data;361473;560814;36646;34928;79840;198;number of demand (read+write) MSHR misses 
system.cpu02.dcache.demand_mshr_misses::total;361473;560814;36646;34928;79840;198;number of demand (read+write) MSHR misses 
system.cpu02.dcache.overall_mshr_misses::cpu02.data;361473;560814;36646;34928;79840;198;number of overall MSHR misses 
system.cpu02.dcache.overall_mshr_misses::total;361473;560814;36646;34928;79840;198;number of overall MSHR misses 
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data;14309358548;20034204037;1363894507;1349784256;2735397072;7118774;number of ReadReq MSHR miss cycles 
system.cpu02.dcache.ReadReq_mshr_miss_latency::total;14309358548;20034204037;1363894507;1349784256;2735397072;7118774;number of ReadReq MSHR miss cycles 
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data;5928412996;7258004944;1075835329;933799392;3371321583;930022;number of WriteReq MSHR miss cycles 
system.cpu02.dcache.WriteReq_mshr_miss_latency::total;5928412996;7258004944;1075835329;933799392;3371321583;930022;number of WriteReq MSHR miss cycles 
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data;872043293;1403310265;75385002;70636001;87405251;360000;number of LoadLockedReq MSHR miss cycles 
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total;872043293;1403310265;75385002;70636001;87405251;360000;number of LoadLockedReq MSHR miss cycles 
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data;827474972;1760677409;45295143;47756237;51750137;600008;number of StoreCondReq MSHR miss cycles 
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total;827474972;1760677409;45295143;47756237;51750137;600008;number of StoreCondReq MSHR miss cycles 
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data;2660000;2580000;100000;140000;650000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total;2660000;2580000;100000;140000;650000;100000;number of StoreCondFailReq MSHR miss cycles 
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data;20237771544;27292208981;2439729836;2283583648;6106718655;8048796;number of demand (read+write) MSHR miss cycles 
system.cpu02.dcache.demand_mshr_miss_latency::total;20237771544;27292208981;2439729836;2283583648;6106718655;8048796;number of demand (read+write) MSHR miss cycles 
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data;20237771544;27292208981;2439729836;2283583648;6106718655;8048796;number of overall MSHR miss cycles 
system.cpu02.dcache.overall_mshr_miss_latency::total;20237771544;27292208981;2439729836;2283583648;6106718655;8048796;number of overall MSHR miss cycles 
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency::cpu02.data;338512000;27400000;26811000;25760000;28820000;;number of ReadReq MSHR uncacheable cycles 
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency::total;338512000;27400000;26811000;25760000;28820000;;number of ReadReq MSHR uncacheable cycles 
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency::cpu02.data;1964145000;2140734000;141308000;160338000;168147000;6068000;number of WriteReq MSHR uncacheable cycles 
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency::total;1964145000;2140734000;141308000;160338000;168147000;6068000;number of WriteReq MSHR uncacheable cycles 
system.cpu02.dcache.overall_mshr_uncacheable_latency::cpu02.data;2302657000;2168134000;168119000;186098000;196967000;6068000;number of overall MSHR uncacheable cycles 
system.cpu02.dcache.overall_mshr_uncacheable_latency::total;2302657000;2168134000;168119000;186098000;196967000;6068000;number of overall MSHR uncacheable cycles 
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data;0.044862;0.051235;0.030918;0.022977;0.031453;0.020933;mshr miss rate for ReadReq accesses 
system.cpu02.dcache.ReadReq_mshr_miss_rate::total;0.044862;0.051235;0.030918;0.022977;0.031453;0.020933;mshr miss rate for ReadReq accesses 
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data;0.035798;0.045690;0.040094;0.029227;0.073571;0.006715;mshr miss rate for WriteReq accesses 
system.cpu02.dcache.WriteReq_mshr_miss_rate::total;0.035798;0.045690;0.040094;0.029227;0.073571;0.006715;mshr miss rate for WriteReq accesses 
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data;0.194722;0.366648;0.189368;0.194580;0.166600;0.068702;mshr miss rate for LoadLockedReq accesses 
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total;0.194722;0.366648;0.189368;0.194580;0.166600;0.068702;mshr miss rate for LoadLockedReq accesses 
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data;0.255217;0.519982;0.165932;0.191483;0.141496;0.190909;mshr miss rate for StoreCondReq accesses 
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total;0.255217;0.519982;0.165932;0.191483;0.141496;0.190909;mshr miss rate for StoreCondReq accesses 
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;mshr miss rate for demand accesses 
system.cpu02.dcache.demand_mshr_miss_rate::total;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;mshr miss rate for demand accesses 
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;mshr miss rate for overall accesses 
system.cpu02.dcache.overall_mshr_miss_rate::total;0.041529;0.049480;0.034440;0.025200;0.045782;0.016109;mshr miss rate for overall accesses 
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data;57960.080475;50480.774557;67286.359497;65772.549264;75584.334678;41875.141176;average ReadReq mshr miss latency 
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total;57960.080475;50480.774557;67286.359497;65772.549264;75584.334678;41875.141176;average ReadReq mshr miss latency 
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data;51735.866969;44270.704647;65695.855459;64820.171595;77235.316907;33215.071429;average WriteReq mshr miss latency 
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total;51735.866969;44270.704647;65695.855459;64820.171595;77235.316907;33215.071429;average WriteReq mshr miss latency 
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data;48799.288920;40924.767133;52643.157821;50707.825556;52338.473653;40000;average LoadLockedReq mshr miss latency 
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total;48799.288920;40924.767133;52643.157821;50707.825556;52338.473653;40000;average LoadLockedReq mshr miss latency 
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data;36491.222967;38192.568525;37620.550664;36371.848439;37884.434114;28571.809524;average StoreCondReq mshr miss latency 
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total;36491.222967;38192.568525;37620.550664;36371.848439;37884.434114;28571.809524;average StoreCondReq mshr miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data;55986.952121;48665.348905;66575.610872;65379.742556;76486.957102;40650.484848;average overall mshr miss latency 
system.cpu02.dcache.demand_avg_mshr_miss_latency::total;55986.952121;48665.348905;66575.610872;65379.742556;76486.957102;40650.484848;average overall mshr miss latency 
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data;55986.952121;48665.348905;66575.610872;65379.742556;76486.957102;40650.484848;average overall mshr miss latency 
system.cpu02.dcache.overall_avg_mshr_miss_latency::total;55986.952121;48665.348905;66575.610872;65379.742556;76486.957102;40650.484848;average overall mshr miss latency 
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency::cpu02.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu02.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu03.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu03.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu03.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu03.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu03.dtb.read_hits;2250270;5114150;224836;483377;700958;7794;DTB read hits 
system.cpu03.dtb.read_misses;2053;672;786;485;2932;0;DTB read misses 
system.cpu03.dtb.read_acv;72;0;24;12;12;0;DTB read access violations 
system.cpu03.dtb.read_accesses;13310;241599;16468;205544;531229;0;DTB read accesses 
system.cpu03.dtb.write_hits;1147044;2356095;123367;243651;251105;4186;DTB write hits 
system.cpu03.dtb.write_misses;208;565;84;49;24938;0;DTB write misses 
system.cpu03.dtb.write_acv;47;0;18;9;9;0;DTB write access violations 
system.cpu03.dtb.write_accesses;6175;65231;11189;98020;155337;0;DTB write accesses 
system.cpu03.dtb.data_hits;3397314;7470245;348203;727028;952063;11980;DTB hits 
system.cpu03.dtb.data_misses;2261;1237;870;534;27870;0;DTB misses 
system.cpu03.dtb.data_acv;119;0;42;21;21;0;DTB access violations 
system.cpu03.dtb.data_accesses;19485;306830;27657;303564;686566;0;DTB accesses 
system.cpu03.itb.fetch_hits;1167937;2387569;191571;1240013;3422683;5119;ITB hits 
system.cpu03.itb.fetch_misses;795;115;315;231;152;0;ITB misses 
system.cpu03.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu03.itb.fetch_accesses;1168732;2387684;191886;1240244;3422835;5119;ITB accesses 
system.cpu03.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu03.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu03.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu03.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu03.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu03.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu03.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu03.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu03.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu03.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu03.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu03.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu03.numCycles;498929342;222656260;12304826;21874849;23144552;2343745;number of cpu cycles simulated 
system.cpu03.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu03.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu03.committedInsts;10562657;23540341;1129733;2450894;4134384;34119;Number of instructions committed 
system.cpu03.committedOps;10562657;23540341;1129733;2450894;4134384;34119;Number of ops (including micro ops) committed 
system.cpu03.num_int_alu_accesses;10158732;22705546;1079961;2203393;2484268;32508;Number of integer alu accesses 
system.cpu03.num_fp_alu_accesses;9888;717766;37360;490838;1592518;0;Number of float alu accesses 
system.cpu03.num_func_calls;410749;832075;34836;51770;25470;1444;number of times a function call or return occured 
system.cpu03.num_conditional_control_insts;906954;2563013;119542;272813;218471;2558;number of instructions that are conditional controls 
system.cpu03.num_int_insts;10158732;22705546;1079961;2203393;2484268;32508;number of integer instructions 
system.cpu03.num_fp_insts;9888;717766;37360;490838;1592518;0;number of float instructions 
system.cpu03.num_int_register_reads;13861865;32415868;1523387;3553540;4860626;43697;number of times the integer registers were read 
system.cpu03.num_int_register_writes;7999450;17203893;812247;1475210;1963150;25552;number of times the integer registers were written 
system.cpu03.num_fp_register_reads;4883;663192;35798;478718;2705048;0;number of times the floating registers were read 
system.cpu03.num_fp_register_writes;4982;532785;26229;388611;1574519;0;number of times the floating registers were written 
system.cpu03.num_mem_refs;3409616;7513691;351979;730322;984011;12005;number of memory refs 
system.cpu03.num_load_insts;2256180;5137425;227526;485471;707322;7794;Number of load instructions 
system.cpu03.num_store_insts;1153436;2376266;124453;244851;276689;4211;Number of store instructions 
system.cpu03.num_idle_cycles;469713383.865128;155740897.252397;9104782.299958;15254028.925281;12445390.500427;2249434.889229;Number of idle cycles 
system.cpu03.num_busy_cycles;29215958.134872;66915362.747603;3200043.700042;6620820.074719;10699161.499573;94310.110771;Number of busy cycles 
system.cpu03.not_idle_fraction;0.058557;0.300532;0.260064;0.302668;0.462276;0.040239;Percentage of non-idle cycles 
system.cpu03.idle_fraction;0.941443;0.699468;0.739936;0.697332;0.537724;0.959761;Percentage of idle cycles 
system.cpu03.Branches;1515869;3704237;168209;344641;255613;4767;Number of branches fetched 
system.cpu03.op_class::No_OpClass;64042;96897;12322;18072;72325;218;Class of executed instruction 
system.cpu03.op_class::IntAlu;6618934;15112071;712401;1452083;1239744;19862;Class of executed instruction 
system.cpu03.op_class::IntMult;36545;66108;2754;5273;2333;120;Class of executed instruction 
system.cpu03.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::FloatAdd;679;176612;7333;101687;802968;0;Class of executed instruction 
system.cpu03.op_class::FloatCmp;0;13473;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::FloatCvt;0;3652;328;3825;5;0;Class of executed instruction 
system.cpu03.op_class::FloatMult;0;46850;5760;88712;753677;0;Class of executed instruction 
system.cpu03.op_class::FloatDiv;40;10329;107;2640;3;0;Class of executed instruction 
system.cpu03.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::MemRead;2301712;5227502;232939;493604;711243;7971;Class of executed instruction 
system.cpu03.op_class::MemWrite;1153786;2382353;124698;245387;276764;4211;Class of executed instruction 
system.cpu03.op_class::IprAccess;389299;405731;32003;40166;303213;1737;Class of executed instruction 
system.cpu03.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu03.op_class::total;10565037;23541578;1130645;2451449;4162275;34119;Class of executed instruction 
system.cpu03.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu03.kern.inst.quiesce;7220;3787;162;227;158;25;number of quiesce instructions executed 
system.cpu03.kern.inst.hwrei;90791;83454;5636;8073;33267;426;number of hwrei instructions executed 
system.cpu03.kern.ipl_count::0;20641;23519;1249;1987;1331;97;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::22;4602;2283;126;225;237;24;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::30;136;2191;68;67;45;1;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::31;52390;39426;2211;3791;2935;256;number of times we switched to this ipl 
system.cpu03.kern.ipl_count::total;77769;67419;3654;6070;4548;378;number of times we switched to this ipl 
system.cpu03.kern.ipl_good::0;20601;23519;1249;1987;1331;97;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::22;4602;2283;126;225;237;24;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::30;136;2191;68;67;45;1;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::31;20465;21342;1181;1922;1303;96;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_good::total;45804;49335;2624;4201;2916;218;number of times we switched to this ipl from a different ipl 
system.cpu03.kern.ipl_ticks::0;4327100270000;1710725720000;106591910000;193346140000;217502470000;22661970000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::22;14290880000;7963680000;405600000;720310000;773110000;73930000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::30;1226170000;15402420000;595930000;568920000;403780000;9880000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::31;646675820000;492470780000;15454820000;24113120000;12766160000;691670000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_ticks::total;4989293140000;2226562600000;123048260000;218748490000;231445520000;23437450000;number of cycles we spent at this ipl 
system.cpu03.kern.ipl_used::0;0.998062;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::31;0.390628;0.541318;0.534147;0.506990;0.443952;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.ipl_used::total;0.588975;0.731767;0.718117;0.692092;0.641161;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu03.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::6;8;;2;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::45;2;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::48;5;;2;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::59;4;;2;1;1;;number of syscalls executed 
system.cpu03.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu03.kern.syscall::total;28;1;8;5;4;;number of syscalls executed 
system.cpu03.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::wripir;44;1919;46;134;9;;number of callpals executed 
system.cpu03.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::swpctx;451;4407;248;239;116;;number of callpals executed 
system.cpu03.kern.callpal::tbi;27;20;9;5;8;;number of callpals executed 
system.cpu03.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu03.kern.callpal::swpipl;67844;54985;3004;5106;3849;328;number of callpals executed 
system.cpu03.kern.callpal::rdps;9228;4613;261;454;478;48;number of callpals executed 
system.cpu03.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu03.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu03.kern.callpal::rti;5186;7968;456;673;419;25;number of callpals executed 
system.cpu03.kern.callpal::callsys;68;3420;144;323;44;;number of callpals executed 
system.cpu03.kern.callpal::imb;12;;3;2;1;;number of callpals executed 
system.cpu03.kern.callpal::rdunique;1;304;44;60;20;;number of callpals executed 
system.cpu03.kern.callpal::total;82876;77636;4215;6996;4944;401;number of callpals executed 
system.cpu03.kern.mode_switch::kernel;5600;12376;704;912;535;25;number of protection mode switches 
system.cpu03.kern.mode_switch::user;409;3542;265;418;246;0;number of protection mode switches 
system.cpu03.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu03.kern.mode_switch_good::kernel;0.073036;0.286199;0.376420;0.458333;0.459813;0;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::user;1;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu03.kern.mode_switch_good::total;0.136129;0.445031;0.546956;0.628571;0.629962;0;fraction of useful protection mode switches 
system.cpu03.kern.mode_ticks::kernel;4902145840000;2204376750000;177290980000;189587610000;148298370000;0;number of ticks spent at the given mode 
system.cpu03.kern.mode_ticks::user;2761620000;34462650000;3291990000;29246640000;83040860000;0;number of ticks spent at the given mode 
system.cpu03.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu03.kern.swap_context;452;4407;248;239;116;0;number of times the context was actually changed 
system.cpu03.icache.tags.replacements;59640;292862;12036;14177;8118;48;number of replacements 
system.cpu03.icache.tags.tagsinuse;449.659503;511.988294;512;512;512;512;Cycle average of tags in use 
system.cpu03.icache.tags.total_refs;10322316;19985202;4490805;2422123;4166820;110438;Total number of references to valid blocks. 
system.cpu03.icache.tags.sampled_refs;59640;292862;12036;14177;8118;560;Sample count of references to valid blocks. 
system.cpu03.icache.tags.avg_refs;173.077062;68.241021;373.114407;170.848769;513.281596;197.210714;Average number of references to valid blocks. 
system.cpu03.icache.tags.warmup_cycle;4673512432500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu03.icache.tags.occ_blocks::cpu03.inst;449.659503;511.988294;512;512;512;512;Average occupied blocks per requestor 
system.cpu03.icache.tags.occ_percent::cpu03.inst;0.878241;0.999977;1;1;1;1;Average percentage of cache occupancy 
system.cpu03.icache.tags.occ_percent::total;0.878241;0.999977;1;1;1;1;Average percentage of cache occupancy 
system.cpu03.icache.tags.occ_task_id_blocks::1024;511;512;512;512;512;512;Occupied blocks per task id 
system.cpu03.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu03.icache.tags.age_task_id_blocks_1024::3;15;;55;;1;;Occupied blocks per task id 
system.cpu03.icache.tags.age_task_id_blocks_1024::4;494;510;448;510;509;510;Occupied blocks per task id 
system.cpu03.icache.tags.occ_task_id_percent::1024;0.998047;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu03.icache.tags.tag_accesses;21190231;47376019;2273326;4917075;8332668;68286;Number of tag accesses 
system.cpu03.icache.tags.data_accesses;21190231;47376019;2273326;4917075;8332668;68286;Number of data accesses 
system.cpu03.icache.ReadReq_hits::cpu03.inst;10504880;23248715;1118609;2437272;4154157;34071;number of ReadReq hits 
system.cpu03.icache.ReadReq_hits::total;10504880;23248715;1118609;2437272;4154157;34071;number of ReadReq hits 
system.cpu03.icache.demand_hits::cpu03.inst;10504880;23248715;1118609;2437272;4154157;34071;number of demand (read+write) hits 
system.cpu03.icache.demand_hits::total;10504880;23248715;1118609;2437272;4154157;34071;number of demand (read+write) hits 
system.cpu03.icache.overall_hits::cpu03.inst;10504880;23248715;1118609;2437272;4154157;34071;number of overall hits 
system.cpu03.icache.overall_hits::total;10504880;23248715;1118609;2437272;4154157;34071;number of overall hits 
system.cpu03.icache.ReadReq_misses::cpu03.inst;60157;292863;12036;14177;8118;48;number of ReadReq misses 
system.cpu03.icache.ReadReq_misses::total;60157;292863;12036;14177;8118;48;number of ReadReq misses 
system.cpu03.icache.demand_misses::cpu03.inst;60157;292863;12036;14177;8118;48;number of demand (read+write) misses 
system.cpu03.icache.demand_misses::total;60157;292863;12036;14177;8118;48;number of demand (read+write) misses 
system.cpu03.icache.overall_misses::cpu03.inst;60157;292863;12036;14177;8118;48;number of overall misses 
system.cpu03.icache.overall_misses::total;60157;292863;12036;14177;8118;48;number of overall misses 
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst;5983656500;28225140749;1170884000;1383951500;809343000;5456500;number of ReadReq miss cycles 
system.cpu03.icache.ReadReq_miss_latency::total;5983656500;28225140749;1170884000;1383951500;809343000;5456500;number of ReadReq miss cycles 
system.cpu03.icache.demand_miss_latency::cpu03.inst;5983656500;28225140749;1170884000;1383951500;809343000;5456500;number of demand (read+write) miss cycles 
system.cpu03.icache.demand_miss_latency::total;5983656500;28225140749;1170884000;1383951500;809343000;5456500;number of demand (read+write) miss cycles 
system.cpu03.icache.overall_miss_latency::cpu03.inst;5983656500;28225140749;1170884000;1383951500;809343000;5456500;number of overall miss cycles 
system.cpu03.icache.overall_miss_latency::total;5983656500;28225140749;1170884000;1383951500;809343000;5456500;number of overall miss cycles 
system.cpu03.icache.ReadReq_accesses::cpu03.inst;10565037;23541578;1130645;2451449;4162275;34119;number of ReadReq accesses(hits+misses) 
system.cpu03.icache.ReadReq_accesses::total;10565037;23541578;1130645;2451449;4162275;34119;number of ReadReq accesses(hits+misses) 
system.cpu03.icache.demand_accesses::cpu03.inst;10565037;23541578;1130645;2451449;4162275;34119;number of demand (read+write) accesses 
system.cpu03.icache.demand_accesses::total;10565037;23541578;1130645;2451449;4162275;34119;number of demand (read+write) accesses 
system.cpu03.icache.overall_accesses::cpu03.inst;10565037;23541578;1130645;2451449;4162275;34119;number of overall (read+write) accesses 
system.cpu03.icache.overall_accesses::total;10565037;23541578;1130645;2451449;4162275;34119;number of overall (read+write) accesses 
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;miss rate for ReadReq accesses 
system.cpu03.icache.ReadReq_miss_rate::total;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;miss rate for ReadReq accesses 
system.cpu03.icache.demand_miss_rate::cpu03.inst;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;miss rate for demand accesses 
system.cpu03.icache.demand_miss_rate::total;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;miss rate for demand accesses 
system.cpu03.icache.overall_miss_rate::cpu03.inst;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;miss rate for overall accesses 
system.cpu03.icache.overall_miss_rate::total;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;miss rate for overall accesses 
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst;99467.335472;96376.601855;97281.821203;97619.489314;99697.339246;113677.083333;average ReadReq miss latency 
system.cpu03.icache.ReadReq_avg_miss_latency::total;99467.335472;96376.601855;97281.821203;97619.489314;99697.339246;113677.083333;average ReadReq miss latency 
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst;99467.335472;96376.601855;97281.821203;97619.489314;99697.339246;113677.083333;average overall miss latency 
system.cpu03.icache.demand_avg_miss_latency::total;99467.335472;96376.601855;97281.821203;97619.489314;99697.339246;113677.083333;average overall miss latency 
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst;99467.335472;96376.601855;97281.821203;97619.489314;99697.339246;113677.083333;average overall miss latency 
system.cpu03.icache.overall_avg_miss_latency::total;99467.335472;96376.601855;97281.821203;97619.489314;99697.339246;113677.083333;average overall miss latency 
system.cpu03.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu03.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst;60157;292863;12036;14177;8118;48;number of ReadReq MSHR misses 
system.cpu03.icache.ReadReq_mshr_misses::total;60157;292863;12036;14177;8118;48;number of ReadReq MSHR misses 
system.cpu03.icache.demand_mshr_misses::cpu03.inst;60157;292863;12036;14177;8118;48;number of demand (read+write) MSHR misses 
system.cpu03.icache.demand_mshr_misses::total;60157;292863;12036;14177;8118;48;number of demand (read+write) MSHR misses 
system.cpu03.icache.overall_mshr_misses::cpu03.inst;60157;292863;12036;14177;8118;48;number of overall MSHR misses 
system.cpu03.icache.overall_mshr_misses::total;60157;292863;12036;14177;8118;48;number of overall MSHR misses 
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst;4416356500;20710770251;859939000;1015818500;599297000;4187500;number of ReadReq MSHR miss cycles 
system.cpu03.icache.ReadReq_mshr_miss_latency::total;4416356500;20710770251;859939000;1015818500;599297000;4187500;number of ReadReq MSHR miss cycles 
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst;4416356500;20710770251;859939000;1015818500;599297000;4187500;number of demand (read+write) MSHR miss cycles 
system.cpu03.icache.demand_mshr_miss_latency::total;4416356500;20710770251;859939000;1015818500;599297000;4187500;number of demand (read+write) MSHR miss cycles 
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst;4416356500;20710770251;859939000;1015818500;599297000;4187500;number of overall MSHR miss cycles 
system.cpu03.icache.overall_mshr_miss_latency::total;4416356500;20710770251;859939000;1015818500;599297000;4187500;number of overall MSHR miss cycles 
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;mshr miss rate for ReadReq accesses 
system.cpu03.icache.ReadReq_mshr_miss_rate::total;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;mshr miss rate for ReadReq accesses 
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;mshr miss rate for demand accesses 
system.cpu03.icache.demand_mshr_miss_rate::total;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;mshr miss rate for demand accesses 
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;mshr miss rate for overall accesses 
system.cpu03.icache.overall_mshr_miss_rate::total;0.005694;0.012440;0.010645;0.005783;0.001950;0.001407;mshr miss rate for overall accesses 
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst;73413.842113;70718.288930;71447.241609;71652.571066;73823.232323;87239.583333;average ReadReq mshr miss latency 
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total;73413.842113;70718.288930;71447.241609;71652.571066;73823.232323;87239.583333;average ReadReq mshr miss latency 
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst;73413.842113;70718.288930;71447.241609;71652.571066;73823.232323;87239.583333;average overall mshr miss latency 
system.cpu03.icache.demand_avg_mshr_miss_latency::total;73413.842113;70718.288930;71447.241609;71652.571066;73823.232323;87239.583333;average overall mshr miss latency 
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst;73413.842113;70718.288930;71447.241609;71652.571066;73823.232323;87239.583333;average overall mshr miss latency 
system.cpu03.icache.overall_avg_mshr_miss_latency::total;73413.842113;70718.288930;71447.241609;71652.571066;73823.232323;87239.583333;average overall mshr miss latency 
system.cpu03.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu03.dcache.tags.replacements;48432;145227;10961;11563;35400;6;number of replacements 
system.cpu03.dcache.tags.tagsinuse;778.828635;904.332975;856.310770;887.468140;935.944223;893.381417;Cycle average of tags in use 
system.cpu03.dcache.tags.total_refs;3194165;5601139;1983037;714911;923821;44806;Total number of references to valid blocks. 
system.cpu03.dcache.tags.sampled_refs;48432;145227;10961;11563;35400;893;Sample count of references to valid blocks. 
system.cpu03.dcache.tags.avg_refs;65.951540;38.568166;180.917526;61.827467;26.096638;50.174692;Average number of references to valid blocks. 
system.cpu03.dcache.tags.warmup_cycle;4697742320000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu03.dcache.tags.occ_blocks::cpu03.data;778.828635;904.332975;856.310770;887.468140;935.944223;893.381417;Average occupied blocks per requestor 
system.cpu03.dcache.tags.occ_percent::cpu03.data;0.760575;0.883138;0.836241;0.866668;0.914008;0.872443;Average percentage of cache occupancy 
system.cpu03.dcache.tags.occ_percent::total;0.760575;0.883138;0.836241;0.866668;0.914008;0.872443;Average percentage of cache occupancy 
system.cpu03.dcache.tags.occ_task_id_blocks::1024;644;765;868;825;909;887;Occupied blocks per task id 
system.cpu03.dcache.tags.age_task_id_blocks_1024::3;17;3;37;3;3;3;Occupied blocks per task id 
system.cpu03.dcache.tags.age_task_id_blocks_1024::4;627;762;825;822;905;883;Occupied blocks per task id 
system.cpu03.dcache.tags.occ_task_id_percent::1024;0.628906;0.747070;0.847656;0.805664;0.887695;0.866211;Percentage of cache occupancy per task id 
system.cpu03.dcache.tags.tag_accesses;6877428;15294900;715831;1474559;1949249;23990;Number of tag accesses 
system.cpu03.dcache.tags.data_accesses;6877428;15294900;715831;1474559;1949249;23990;Number of data accesses 
system.cpu03.dcache.ReadReq_hits::cpu03.data;2150675;4832605;212360;467403;684522;7573;number of ReadReq hits 
system.cpu03.dcache.ReadReq_hits::total;2150675;4832605;212360;467403;684522;7573;number of ReadReq hits 
system.cpu03.dcache.WriteReq_hits::cpu03.data;1099911;2213887;115604;234780;227158;4022;number of WriteReq hits 
system.cpu03.dcache.WriteReq_hits::total;1099911;2213887;115604;234780;227158;4022;number of WriteReq hits 
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data;23901;36174;2328;2790;1856;102;number of LoadLockedReq hits 
system.cpu03.dcache.LoadLockedReq_hits::total;23901;36174;2328;2790;1856;102;number of LoadLockedReq hits 
system.cpu03.dcache.StoreCondReq_hits::cpu03.data;17616;24950;2021;2396;1544;65;number of StoreCondReq hits 
system.cpu03.dcache.StoreCondReq_hits::total;17616;24950;2021;2396;1544;65;number of StoreCondReq hits 
system.cpu03.dcache.demand_hits::cpu03.data;3250586;7046492;327964;702183;911680;11595;number of demand (read+write) hits 
system.cpu03.dcache.demand_hits::total;3250586;7046492;327964;702183;911680;11595;number of demand (read+write) hits 
system.cpu03.dcache.overall_hits::cpu03.data;3250586;7046492;327964;702183;911680;11595;number of overall hits 
system.cpu03.dcache.overall_hits::total;3250586;7046492;327964;702183;911680;11595;number of overall hits 
system.cpu03.dcache.ReadReq_misses::cpu03.data;76265;246993;11355;13829;17503;109;number of ReadReq misses 
system.cpu03.dcache.ReadReq_misses::total;76265;246993;11355;13829;17503;109;number of ReadReq misses 
system.cpu03.dcache.WriteReq_misses::cpu03.data;17150;93128;5112;5290;21565;28;number of WriteReq misses 
system.cpu03.dcache.WriteReq_misses::total;17150;93128;5112;5290;21565;28;number of WriteReq misses 
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data;3139;20969;665;948;493;10;number of LoadLockedReq misses 
system.cpu03.dcache.LoadLockedReq_misses::total;3139;20969;665;948;493;10;number of LoadLockedReq misses 
system.cpu03.dcache.StoreCondReq_misses::cpu03.data;5194;29159;843;1178;598;22;number of StoreCondReq misses 
system.cpu03.dcache.StoreCondReq_misses::total;5194;29159;843;1178;598;22;number of StoreCondReq misses 
system.cpu03.dcache.demand_misses::cpu03.data;93415;340121;16467;19119;39068;137;number of demand (read+write) misses 
system.cpu03.dcache.demand_misses::total;93415;340121;16467;19119;39068;137;number of demand (read+write) misses 
system.cpu03.dcache.overall_misses::cpu03.data;93415;340121;16467;19119;39068;137;number of overall misses 
system.cpu03.dcache.overall_misses::total;93415;340121;16467;19119;39068;137;number of overall misses 
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data;5771827153;17701242994;920696422;1080310166;1838513022;7825182;number of ReadReq miss cycles 
system.cpu03.dcache.ReadReq_miss_latency::total;5771827153;17701242994;920696422;1080310166;1838513022;7825182;number of ReadReq miss cycles 
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data;1282141507;6109821137;396180309;379498874;2388135283;2120228;number of WriteReq miss cycles 
system.cpu03.dcache.WriteReq_miss_latency::total;1282141507;6109821137;396180309;379498874;2388135283;2120228;number of WriteReq miss cycles 
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data;243222451;1314830739;44927987;64053244;36193986;751747;number of LoadLockedReq miss cycles 
system.cpu03.dcache.LoadLockedReq_miss_latency::total;243222451;1314830739;44927987;64053244;36193986;751747;number of LoadLockedReq miss cycles 
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data;274567729;1772898170;50469856;70970809;34018885;1096991;number of StoreCondReq miss cycles 
system.cpu03.dcache.StoreCondReq_miss_latency::total;274567729;1772898170;50469856;70970809;34018885;1096991;number of StoreCondReq miss cycles 
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data;32167996;3900999;720000;494000;2570000;216000;number of StoreCondFailReq miss cycles 
system.cpu03.dcache.StoreCondFailReq_miss_latency::total;32167996;3900999;720000;494000;2570000;216000;number of StoreCondFailReq miss cycles 
system.cpu03.dcache.demand_miss_latency::cpu03.data;7053968660;23811064131;1316876731;1459809040;4226648305;9945410;number of demand (read+write) miss cycles 
system.cpu03.dcache.demand_miss_latency::total;7053968660;23811064131;1316876731;1459809040;4226648305;9945410;number of demand (read+write) miss cycles 
system.cpu03.dcache.overall_miss_latency::cpu03.data;7053968660;23811064131;1316876731;1459809040;4226648305;9945410;number of overall miss cycles 
system.cpu03.dcache.overall_miss_latency::total;7053968660;23811064131;1316876731;1459809040;4226648305;9945410;number of overall miss cycles 
system.cpu03.dcache.ReadReq_accesses::cpu03.data;2226940;5079598;223715;481232;702025;7682;number of ReadReq accesses(hits+misses) 
system.cpu03.dcache.ReadReq_accesses::total;2226940;5079598;223715;481232;702025;7682;number of ReadReq accesses(hits+misses) 
system.cpu03.dcache.WriteReq_accesses::cpu03.data;1117061;2307015;120716;240070;248723;4050;number of WriteReq accesses(hits+misses) 
system.cpu03.dcache.WriteReq_accesses::total;1117061;2307015;120716;240070;248723;4050;number of WriteReq accesses(hits+misses) 
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data;27040;57143;2993;3738;2349;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu03.dcache.LoadLockedReq_accesses::total;27040;57143;2993;3738;2349;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data;22810;54109;2864;3574;2142;87;number of StoreCondReq accesses(hits+misses) 
system.cpu03.dcache.StoreCondReq_accesses::total;22810;54109;2864;3574;2142;87;number of StoreCondReq accesses(hits+misses) 
system.cpu03.dcache.demand_accesses::cpu03.data;3344001;7386613;344431;721302;950748;11732;number of demand (read+write) accesses 
system.cpu03.dcache.demand_accesses::total;3344001;7386613;344431;721302;950748;11732;number of demand (read+write) accesses 
system.cpu03.dcache.overall_accesses::cpu03.data;3344001;7386613;344431;721302;950748;11732;number of overall (read+write) accesses 
system.cpu03.dcache.overall_accesses::total;3344001;7386613;344431;721302;950748;11732;number of overall (read+write) accesses 
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data;0.034247;0.048625;0.050757;0.028737;0.024932;0.014189;miss rate for ReadReq accesses 
system.cpu03.dcache.ReadReq_miss_rate::total;0.034247;0.048625;0.050757;0.028737;0.024932;0.014189;miss rate for ReadReq accesses 
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data;0.015353;0.040367;0.042347;0.022035;0.086703;0.006914;miss rate for WriteReq accesses 
system.cpu03.dcache.WriteReq_miss_rate::total;0.015353;0.040367;0.042347;0.022035;0.086703;0.006914;miss rate for WriteReq accesses 
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data;0.116087;0.366957;0.222185;0.253612;0.209877;0.089286;miss rate for LoadLockedReq accesses 
system.cpu03.dcache.LoadLockedReq_miss_rate::total;0.116087;0.366957;0.222185;0.253612;0.209877;0.089286;miss rate for LoadLockedReq accesses 
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data;0.227707;0.538894;0.294344;0.329603;0.279178;0.252874;miss rate for StoreCondReq accesses 
system.cpu03.dcache.StoreCondReq_miss_rate::total;0.227707;0.538894;0.294344;0.329603;0.279178;0.252874;miss rate for StoreCondReq accesses 
system.cpu03.dcache.demand_miss_rate::cpu03.data;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;miss rate for demand accesses 
system.cpu03.dcache.demand_miss_rate::total;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;miss rate for demand accesses 
system.cpu03.dcache.overall_miss_rate::cpu03.data;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;miss rate for overall accesses 
system.cpu03.dcache.overall_miss_rate::total;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;miss rate for overall accesses 
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data;75681.205704;71666.982441;81082.908146;78119.181864;105039.880135;71790.660550;average ReadReq miss latency 
system.cpu03.dcache.ReadReq_avg_miss_latency::total;75681.205704;71666.982441;81082.908146;78119.181864;105039.880135;71790.660550;average ReadReq miss latency 
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data;74760.437726;65606.704074;77500.060446;71738.917580;110741.260515;75722.428571;average WriteReq miss latency 
system.cpu03.dcache.WriteReq_avg_miss_latency::total;74760.437726;65606.704074;77500.060446;71738.917580;110741.260515;75722.428571;average WriteReq miss latency 
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data;77484.055750;62703.549955;67560.882707;67566.713080;73415.793103;75174.700000;average LoadLockedReq miss latency 
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total;77484.055750;62703.549955;67560.882707;67566.713080;73415.793103;75174.700000;average LoadLockedReq miss latency 
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data;52862.481517;60801.062108;59869.342823;60246.866723;56887.767559;49863.227273;average StoreCondReq miss latency 
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total;52862.481517;60801.062108;59869.342823;60246.866723;56887.767559;49863.227273;average StoreCondReq miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data;75512.162501;70007.627083;79970.652274;76353.838590;108186.963883;72594.233577;average overall miss latency 
system.cpu03.dcache.demand_avg_miss_latency::total;75512.162501;70007.627083;79970.652274;76353.838590;108186.963883;72594.233577;average overall miss latency 
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data;75512.162501;70007.627083;79970.652274;76353.838590;108186.963883;72594.233577;average overall miss latency 
system.cpu03.dcache.overall_avg_miss_latency::total;75512.162501;70007.627083;79970.652274;76353.838590;108186.963883;72594.233577;average overall miss latency 
system.cpu03.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu03.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu03.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu03.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu03.dcache.writebacks::writebacks;13885;45093;4648;4801;22341;5;number of writebacks 
system.cpu03.dcache.writebacks::total;13885;45093;4648;4801;22341;5;number of writebacks 
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data;76265;246993;11355;13829;17503;109;number of ReadReq MSHR misses 
system.cpu03.dcache.ReadReq_mshr_misses::total;76265;246993;11355;13829;17503;109;number of ReadReq MSHR misses 
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data;17150;93128;5112;5290;21565;28;number of WriteReq MSHR misses 
system.cpu03.dcache.WriteReq_mshr_misses::total;17150;93128;5112;5290;21565;28;number of WriteReq MSHR misses 
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data;3139;20969;665;948;493;10;number of LoadLockedReq MSHR misses 
system.cpu03.dcache.LoadLockedReq_mshr_misses::total;3139;20969;665;948;493;10;number of LoadLockedReq MSHR misses 
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data;5192;29143;843;1177;597;22;number of StoreCondReq MSHR misses 
system.cpu03.dcache.StoreCondReq_mshr_misses::total;5192;29143;843;1177;597;22;number of StoreCondReq MSHR misses 
system.cpu03.dcache.demand_mshr_misses::cpu03.data;93415;340121;16467;19119;39068;137;number of demand (read+write) MSHR misses 
system.cpu03.dcache.demand_mshr_misses::total;93415;340121;16467;19119;39068;137;number of demand (read+write) MSHR misses 
system.cpu03.dcache.overall_mshr_misses::cpu03.data;93415;340121;16467;19119;39068;137;number of overall MSHR misses 
system.cpu03.dcache.overall_mshr_misses::total;93415;340121;16467;19119;39068;137;number of overall MSHR misses 
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data;3924427847;11959709006;644142578;747289834;1376942978;4893818;number of ReadReq MSHR miss cycles 
system.cpu03.dcache.ReadReq_mshr_miss_latency::total;3924427847;11959709006;644142578;747289834;1376942978;4893818;number of ReadReq MSHR miss cycles 
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data;824662493;3725394863;267981691;246794126;1812720717;1246772;number of WriteReq MSHR miss cycles 
system.cpu03.dcache.WriteReq_mshr_miss_latency::total;824662493;3725394863;267981691;246794126;1812720717;1246772;number of WriteReq MSHR miss cycles 
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data;165545549;851655261;29747013;42515756;24784014;506253;number of LoadLockedReq MSHR miss cycles 
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total;165545549;851655261;29747013;42515756;24784014;506253;number of LoadLockedReq MSHR miss cycles 
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data;145900271;1091169830;30564144;43139191;20401115;589009;number of StoreCondReq MSHR miss cycles 
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total;145900271;1091169830;30564144;43139191;20401115;589009;number of StoreCondReq MSHR miss cycles 
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data;22400004;2680001;500000;340000;1800000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total;22400004;2680001;500000;340000;1800000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data;4749090340;15685103869;912124269;994083960;3189663695;6140590;number of demand (read+write) MSHR miss cycles 
system.cpu03.dcache.demand_mshr_miss_latency::total;4749090340;15685103869;912124269;994083960;3189663695;6140590;number of demand (read+write) MSHR miss cycles 
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data;4749090340;15685103869;912124269;994083960;3189663695;6140590;number of overall MSHR miss cycles 
system.cpu03.dcache.overall_mshr_miss_latency::total;4749090340;15685103869;912124269;994083960;3189663695;6140590;number of overall MSHR miss cycles 
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency::cpu03.data;15446000;1800000;1200000;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency::total;15446000;1800000;1200000;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency::cpu03.data;1215838000;1415242000;58706000;98582000;68164000;6020000;number of WriteReq MSHR uncacheable cycles 
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency::total;1215838000;1415242000;58706000;98582000;68164000;6020000;number of WriteReq MSHR uncacheable cycles 
system.cpu03.dcache.overall_mshr_uncacheable_latency::cpu03.data;1231284000;1417042000;59906000;99182000;68764000;6020000;number of overall MSHR uncacheable cycles 
system.cpu03.dcache.overall_mshr_uncacheable_latency::total;1231284000;1417042000;59906000;99182000;68764000;6020000;number of overall MSHR uncacheable cycles 
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data;0.034247;0.048625;0.050757;0.028737;0.024932;0.014189;mshr miss rate for ReadReq accesses 
system.cpu03.dcache.ReadReq_mshr_miss_rate::total;0.034247;0.048625;0.050757;0.028737;0.024932;0.014189;mshr miss rate for ReadReq accesses 
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data;0.015353;0.040367;0.042347;0.022035;0.086703;0.006914;mshr miss rate for WriteReq accesses 
system.cpu03.dcache.WriteReq_mshr_miss_rate::total;0.015353;0.040367;0.042347;0.022035;0.086703;0.006914;mshr miss rate for WriteReq accesses 
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data;0.116087;0.366957;0.222185;0.253612;0.209877;0.089286;mshr miss rate for LoadLockedReq accesses 
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total;0.116087;0.366957;0.222185;0.253612;0.209877;0.089286;mshr miss rate for LoadLockedReq accesses 
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data;0.227619;0.538598;0.294344;0.329323;0.278711;0.252874;mshr miss rate for StoreCondReq accesses 
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total;0.227619;0.538598;0.294344;0.329323;0.278711;0.252874;mshr miss rate for StoreCondReq accesses 
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;mshr miss rate for demand accesses 
system.cpu03.dcache.demand_mshr_miss_rate::total;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;mshr miss rate for demand accesses 
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;mshr miss rate for overall accesses 
system.cpu03.dcache.overall_mshr_miss_rate::total;0.027935;0.046046;0.047809;0.026506;0.041092;0.011677;mshr miss rate for overall accesses 
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data;51457.783348;48421.246780;56727.659886;54037.879384;78668.969777;44897.412844;average ReadReq mshr miss latency 
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total;51457.783348;48421.246780;56727.659886;54037.879384;78668.969777;44897.412844;average ReadReq mshr miss latency 
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data;48085.276560;40002.951454;52422.083529;46652.953875;84058.461257;44527.571429;average WriteReq mshr miss latency 
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total;48085.276560;40002.951454;52422.083529;46652.953875;84058.461257;44527.571429;average WriteReq mshr miss latency 
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data;52738.308060;40614.967857;44732.350376;44847.843882;50271.833671;50625.300000;average LoadLockedReq mshr miss latency 
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total;52738.308060;40614.967857;44732.350376;44847.843882;50271.833671;50625.300000;average LoadLockedReq mshr miss latency 
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data;28100.976695;37441.918471;36256.398577;36651.819031;34172.721943;26773.136364;average StoreCondReq mshr miss latency 
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total;28100.976695;37441.918471;36256.398577;36651.819031;34172.721943;26773.136364;average StoreCondReq mshr miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data;50838.626987;46116.246480;55391.040809;51994.558293;81643.895132;44821.824818;average overall mshr miss latency 
system.cpu03.dcache.demand_avg_mshr_miss_latency::total;50838.626987;46116.246480;55391.040809;51994.558293;81643.895132;44821.824818;average overall mshr miss latency 
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data;50838.626987;46116.246480;55391.040809;51994.558293;81643.895132;44821.824818;average overall mshr miss latency 
system.cpu03.dcache.overall_avg_mshr_miss_latency::total;50838.626987;46116.246480;55391.040809;51994.558293;81643.895132;44821.824818;average overall mshr miss latency 
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency::cpu03.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu03.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu04.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu04.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu04.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu04.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu04.dtb.read_hits;2418193;7654849;190132;541379;923603;46635;DTB read hits 
system.cpu04.dtb.read_misses;3189;1148;421;520;3085;86;DTB read misses 
system.cpu04.dtb.read_acv;14;0;0;0;0;0;DTB read access violations 
system.cpu04.dtb.read_accesses;211522;437779;41806;313621;696086;10999;DTB read accesses 
system.cpu04.dtb.write_hits;1243231;3501748;143640;340808;444445;35754;DTB write hits 
system.cpu04.dtb.write_misses;294;831;111;129;25042;14;DTB write misses 
system.cpu04.dtb.write_acv;37;0;5;14;14;7;DTB write access violations 
system.cpu04.dtb.write_accesses;92185;116501;20993;165666;251663;6624;DTB write accesses 
system.cpu04.dtb.data_hits;3661424;11156597;333772;882187;1368048;82389;DTB hits 
system.cpu04.dtb.data_misses;3483;1979;532;649;28127;100;DTB misses 
system.cpu04.dtb.data_acv;51;0;5;14;14;7;DTB access violations 
system.cpu04.dtb.data_accesses;303707;554280;62799;479287;947749;17623;DTB accesses 
system.cpu04.itb.fetch_hits;1995900;3799301;257574;1553777;4107556;60489;ITB hits 
system.cpu04.itb.fetch_misses;1343;96;171;313;319;92;ITB misses 
system.cpu04.itb.fetch_acv;1;0;0;0;0;0;ITB acv 
system.cpu04.itb.fetch_accesses;1997243;3799397;257745;1554090;4107875;60581;ITB accesses 
system.cpu04.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu04.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu04.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu04.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu04.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu04.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu04.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu04.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu04.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu04.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu04.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu04.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu04.numCycles;498929341;222656259;12357279;21891874;23132630;2286195;number of cpu cycles simulated 
system.cpu04.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu04.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu04.committedInsts;11262169;35188327;967712;2606729;5188540;223753;Number of instructions committed 
system.cpu04.committedOps;11262169;35188327;967712;2606729;5188540;223753;Number of ops (including micro ops) committed 
system.cpu04.num_int_alu_accesses;10830263;33881017;925359;2380281;3505701;215921;Number of integer alu accesses 
system.cpu04.num_fp_alu_accesses;31481;1244942;26466;412628;1596030;262;Number of float alu accesses 
system.cpu04.num_func_calls;415225;1242122;26447;53623;52653;6405;number of times a function call or return occured 
system.cpu04.num_conditional_control_insts;996700;3852499;96695;264309;317645;21753;number of instructions that are conditional controls 
system.cpu04.num_int_insts;10830263;33881017;925359;2380281;3505701;215921;number of integer instructions 
system.cpu04.num_fp_insts;31481;1244942;26466;412628;1596030;262;number of float instructions 
system.cpu04.num_int_register_reads;14842860;48593629;1331721;3732221;6311458;297753;number of times the integer registers were read 
system.cpu04.num_int_register_writes;8474483;25587549;667875;1591494;2679802;156400;number of times the integer registers were written 
system.cpu04.num_fp_register_reads;20136;1180712;25171;406603;2707851;135;number of times the floating registers were read 
system.cpu04.num_fp_register_writes;19937;942506;18811;328656;1576889;102;number of times the floating registers were written 
system.cpu04.num_mem_refs;3674250;11224225;335698;884654;1400251;82666;number of memory refs 
system.cpu04.num_load_insts;2424813;7691723;191387;542928;930079;46829;Number of load instructions 
system.cpu04.num_store_insts;1249437;3532502;144311;341726;470172;35837;Number of store instructions 
system.cpu04.num_idle_cycles;467680608.005368;122962507.076643;9503224.523409;14561934.249933;9269717.500060;1621905.915617;Number of idle cycles 
system.cpu04.num_busy_cycles;31248732.994632;99693751.923357;2854054.476591;7329939.750067;13862912.499940;664289.084383;Number of busy cycles 
system.cpu04.not_idle_fraction;0.062632;0.447747;0.230961;0.334825;0.599280;0.290565;Percentage of non-idle cycles 
system.cpu04.idle_fraction;0.937368;0.552253;0.769039;0.665175;0.400720;0.709435;Percentage of idle cycles 
system.cpu04.Branches;1611113;5544563;133661;337123;389455;30427;Number of branches fetched 
system.cpu04.op_class::No_OpClass;83204;140305;13659;30325;91835;3225;Class of executed instruction 
system.cpu04.op_class::IntAlu;7018664;22556704;579619;1480936;1845124;131077;Class of executed instruction 
system.cpu04.op_class::IntMult;37497;94009;2113;3508;3126;359;Class of executed instruction 
system.cpu04.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::FloatAdd;9193;321798;5948;85247;804311;31;Class of executed instruction 
system.cpu04.op_class::FloatCmp;0;23963;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::FloatCvt;0;6534;200;1117;5;0;Class of executed instruction 
system.cpu04.op_class::FloatMult;0;87718;3840;76544;753831;0;Class of executed instruction 
system.cpu04.op_class::FloatDiv;1771;18383;289;1867;227;0;Class of executed instruction 
system.cpu04.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::MemRead;2469694;7830462;195650;549314;936642;47986;Class of executed instruction 
system.cpu04.op_class::MemWrite;1249754;3544063;144433;342188;470730;36119;Class of executed instruction 
system.cpu04.op_class::IprAccess;395926;566367;22498;36346;310850;5063;Class of executed instruction 
system.cpu04.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu04.op_class::total;11265703;35190306;968249;2607392;5216681;223860;Class of executed instruction 
system.cpu04.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu04.kern.inst.quiesce;7162;4248;144;201;118;20;number of quiesce instructions executed 
system.cpu04.kern.inst.hwrei;90574;113700;4194;7133;34669;1030;number of hwrei instructions executed 
system.cpu04.kern.ipl_count::0;19937;32876;997;1786;1714;277;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::22;4598;2293;126;224;237;24;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::30;89;3158;44;55;39;1;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::31;51218;51611;1823;3261;3444;456;number of times we switched to this ipl 
system.cpu04.kern.ipl_count::total;75842;89938;2990;5326;5434;758;number of times we switched to this ipl 
system.cpu04.kern.ipl_good::0;19927;32876;995;1784;1712;277;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::22;4598;2293;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::30;89;3158;44;55;39;1;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::31;19838;29748;951;1730;1687;276;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_good::total;44452;68075;2116;3793;3675;578;number of times we switched to this ipl from a different ipl 
system.cpu04.kern.ipl_ticks::0;4334926270000;1468463430000;113086310000;201240030000;215626570000;21151760000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::22;14246010000;7958470000;407510000;725250000;792600000;79410000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::30;877360000;22476380000;383890000;437320000;352950000;11150000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::31;639243490000;727664310000;9681430000;16516150000;14554300000;1633150000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_ticks::total;4989293130000;2226562590000;123559140000;218918750000;231326420000;22875470000;number of cycles we spent at this ipl 
system.cpu04.kern.ipl_used::0;0.999498;1;0.997994;0.998880;0.998833;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::31;0.387325;0.576389;0.521668;0.530512;0.489837;0.605263;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.ipl_used::total;0.586113;0.756910;0.707692;0.712167;0.676297;0.762533;fraction of swpipl calls that actually changed the ipl 
system.cpu04.kern.syscall::3;10;;1;2;2;1;number of syscalls executed 
system.cpu04.kern.syscall::6;10;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::17;5;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::20;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::23;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::24;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::33;3;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::45;18;;3;3;3;;number of syscalls executed 
system.cpu04.kern.syscall::47;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::59;2;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::71;27;;4;4;4;;number of syscalls executed 
system.cpu04.kern.syscall::74;9;;1;1;1;;number of syscalls executed 
system.cpu04.kern.syscall::92;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::97;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::98;1;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::132;3;;;;;;number of syscalls executed 
system.cpu04.kern.syscall::total;101;2;15;17;17;2;number of syscalls executed 
system.cpu04.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wripir;46;3589;28;46;66;1;number of callpals executed 
system.cpu04.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::swpctx;380;6967;119;150;110;12;number of callpals executed 
system.cpu04.kern.callpal::tbi;13;20;1;2;7;1;number of callpals executed 
system.cpu04.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu04.kern.callpal::swpipl;65993;72977;2490;4502;4668;690;number of callpals executed 
system.cpu04.kern.callpal::rdps;9220;4585;255;451;475;48;number of callpals executed 
system.cpu04.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu04.kern.callpal::wrusp;3;;1;1;1;;number of callpals executed 
system.cpu04.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu04.kern.callpal::rti;5161;11528;330;545;491;43;number of callpals executed 
system.cpu04.kern.callpal::callsys;131;6009;75;172;78;10;number of callpals executed 
system.cpu04.kern.callpal::imb;45;;3;2;3;;number of callpals executed 
system.cpu04.kern.callpal::rdunique;1;517;14;6;34;;number of callpals executed 
system.cpu04.kern.callpal::total;81007;106192;3316;5878;5934;806;number of callpals executed 
system.cpu04.kern.mode_switch::kernel;5543;18495;448;695;601;56;number of protection mode switches 
system.cpu04.kern.mode_switch::user;496;6187;164;308;333;20;number of protection mode switches 
system.cpu04.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu04.kern.mode_switch_good::kernel;0.089482;0.334523;0.363839;0.443165;0.554077;0.375000;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu04.kern.mode_switch_good::total;0.164266;0.501337;0.534314;0.614158;0.713062;0.539474;fraction of useful protection mode switches 
system.cpu04.kern.mode_ticks::kernel;4901354230000;2155220710000;189506340000;179276020000;128954130000;4428040000;number of ticks spent at the given mode 
system.cpu04.kern.mode_ticks::user;26815290000;60804810000;5713440000;39642730000;102372290000;1500820000;number of ticks spent at the given mode 
system.cpu04.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu04.kern.swap_context;381;6967;119;150;110;12;number of times the context was actually changed 
system.cpu04.icache.tags.replacements;56848;396262;10144;16812;16044;3150;number of replacements 
system.cpu04.icache.tags.tagsinuse;385.492552;511.975790;511.970691;511.984315;511.992483;512;Cycle average of tags in use 
system.cpu04.icache.tags.total_refs;11091717;30019328;5666178;2624471;5197272;373397;Total number of references to valid blocks. 
system.cpu04.icache.tags.sampled_refs;56848;396262;10144;16812;16044;3662;Sample count of references to valid blocks. 
system.cpu04.icache.tags.avg_refs;195.111825;75.756262;558.574330;156.107007;323.938669;101.965319;Average number of references to valid blocks. 
system.cpu04.icache.tags.warmup_cycle;4707611718750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu04.icache.tags.occ_blocks::cpu04.inst;385.492552;511.975790;511.970691;511.984315;511.992483;512;Average occupied blocks per requestor 
system.cpu04.icache.tags.occ_percent::cpu04.inst;0.752915;0.999953;0.999943;0.999969;0.999985;1;Average percentage of cache occupancy 
system.cpu04.icache.tags.occ_percent::total;0.752915;0.999953;0.999943;0.999969;0.999985;1;Average percentage of cache occupancy 
system.cpu04.icache.tags.occ_task_id_blocks::1024;511;512;511;511;512;512;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::2;2;2;23;20;21;2;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::3;15;;286;311;282;;Occupied blocks per task id 
system.cpu04.icache.tags.age_task_id_blocks_1024::4;494;510;126;107;133;510;Occupied blocks per task id 
system.cpu04.icache.tags.occ_task_id_percent::1024;0.998047;1;0.998047;0.998047;1;1;Percentage of cache occupancy per task id 
system.cpu04.icache.tags.tag_accesses;22588815;70776875;1946645;5231598;10449409;450868;Number of tag accesses 
system.cpu04.icache.tags.data_accesses;22588815;70776875;1946645;5231598;10449409;450868;Number of data accesses 
system.cpu04.icache.ReadReq_hits::cpu04.inst;11208294;34794043;958105;2590578;5200634;220709;number of ReadReq hits 
system.cpu04.icache.ReadReq_hits::total;11208294;34794043;958105;2590578;5200634;220709;number of ReadReq hits 
system.cpu04.icache.demand_hits::cpu04.inst;11208294;34794043;958105;2590578;5200634;220709;number of demand (read+write) hits 
system.cpu04.icache.demand_hits::total;11208294;34794043;958105;2590578;5200634;220709;number of demand (read+write) hits 
system.cpu04.icache.overall_hits::cpu04.inst;11208294;34794043;958105;2590578;5200634;220709;number of overall hits 
system.cpu04.icache.overall_hits::total;11208294;34794043;958105;2590578;5200634;220709;number of overall hits 
system.cpu04.icache.ReadReq_misses::cpu04.inst;57409;396263;10145;16814;16047;3150;number of ReadReq misses 
system.cpu04.icache.ReadReq_misses::total;57409;396263;10145;16814;16047;3150;number of ReadReq misses 
system.cpu04.icache.demand_misses::cpu04.inst;57409;396263;10145;16814;16047;3150;number of demand (read+write) misses 
system.cpu04.icache.demand_misses::total;57409;396263;10145;16814;16047;3150;number of demand (read+write) misses 
system.cpu04.icache.overall_misses::cpu04.inst;57409;396263;10145;16814;16047;3150;number of overall misses 
system.cpu04.icache.overall_misses::total;57409;396263;10145;16814;16047;3150;number of overall misses 
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst;5712828999;38383818500;977788750;1621263749;1572608000;299024000;number of ReadReq miss cycles 
system.cpu04.icache.ReadReq_miss_latency::total;5712828999;38383818500;977788750;1621263749;1572608000;299024000;number of ReadReq miss cycles 
system.cpu04.icache.demand_miss_latency::cpu04.inst;5712828999;38383818500;977788750;1621263749;1572608000;299024000;number of demand (read+write) miss cycles 
system.cpu04.icache.demand_miss_latency::total;5712828999;38383818500;977788750;1621263749;1572608000;299024000;number of demand (read+write) miss cycles 
system.cpu04.icache.overall_miss_latency::cpu04.inst;5712828999;38383818500;977788750;1621263749;1572608000;299024000;number of overall miss cycles 
system.cpu04.icache.overall_miss_latency::total;5712828999;38383818500;977788750;1621263749;1572608000;299024000;number of overall miss cycles 
system.cpu04.icache.ReadReq_accesses::cpu04.inst;11265703;35190306;968250;2607392;5216681;223859;number of ReadReq accesses(hits+misses) 
system.cpu04.icache.ReadReq_accesses::total;11265703;35190306;968250;2607392;5216681;223859;number of ReadReq accesses(hits+misses) 
system.cpu04.icache.demand_accesses::cpu04.inst;11265703;35190306;968250;2607392;5216681;223859;number of demand (read+write) accesses 
system.cpu04.icache.demand_accesses::total;11265703;35190306;968250;2607392;5216681;223859;number of demand (read+write) accesses 
system.cpu04.icache.overall_accesses::cpu04.inst;11265703;35190306;968250;2607392;5216681;223859;number of overall (read+write) accesses 
system.cpu04.icache.overall_accesses::total;11265703;35190306;968250;2607392;5216681;223859;number of overall (read+write) accesses 
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;miss rate for ReadReq accesses 
system.cpu04.icache.ReadReq_miss_rate::total;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;miss rate for ReadReq accesses 
system.cpu04.icache.demand_miss_rate::cpu04.inst;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;miss rate for demand accesses 
system.cpu04.icache.demand_miss_rate::total;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;miss rate for demand accesses 
system.cpu04.icache.overall_miss_rate::cpu04.inst;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;miss rate for overall accesses 
system.cpu04.icache.overall_miss_rate::total;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;miss rate for overall accesses 
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst;99511.034838;96864.502868;96381.345490;96423.441715;98000.124634;94928.253968;average ReadReq miss latency 
system.cpu04.icache.ReadReq_avg_miss_latency::total;99511.034838;96864.502868;96381.345490;96423.441715;98000.124634;94928.253968;average ReadReq miss latency 
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst;99511.034838;96864.502868;96381.345490;96423.441715;98000.124634;94928.253968;average overall miss latency 
system.cpu04.icache.demand_avg_miss_latency::total;99511.034838;96864.502868;96381.345490;96423.441715;98000.124634;94928.253968;average overall miss latency 
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst;99511.034838;96864.502868;96381.345490;96423.441715;98000.124634;94928.253968;average overall miss latency 
system.cpu04.icache.overall_avg_miss_latency::total;99511.034838;96864.502868;96381.345490;96423.441715;98000.124634;94928.253968;average overall miss latency 
system.cpu04.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu04.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst;57409;396263;10145;16814;16047;3150;number of ReadReq MSHR misses 
system.cpu04.icache.ReadReq_mshr_misses::total;57409;396263;10145;16814;16047;3150;number of ReadReq MSHR misses 
system.cpu04.icache.demand_mshr_misses::cpu04.inst;57409;396263;10145;16814;16047;3150;number of demand (read+write) MSHR misses 
system.cpu04.icache.demand_mshr_misses::total;57409;396263;10145;16814;16047;3150;number of demand (read+write) MSHR misses 
system.cpu04.icache.overall_mshr_misses::cpu04.inst;57409;396263;10145;16814;16047;3150;number of overall MSHR misses 
system.cpu04.icache.overall_mshr_misses::total;57409;396263;10145;16814;16047;3150;number of overall MSHR misses 
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst;4225079001;28173096500;716181250;1187048251;1158248000;218377000;number of ReadReq MSHR miss cycles 
system.cpu04.icache.ReadReq_mshr_miss_latency::total;4225079001;28173096500;716181250;1187048251;1158248000;218377000;number of ReadReq MSHR miss cycles 
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst;4225079001;28173096500;716181250;1187048251;1158248000;218377000;number of demand (read+write) MSHR miss cycles 
system.cpu04.icache.demand_mshr_miss_latency::total;4225079001;28173096500;716181250;1187048251;1158248000;218377000;number of demand (read+write) MSHR miss cycles 
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst;4225079001;28173096500;716181250;1187048251;1158248000;218377000;number of overall MSHR miss cycles 
system.cpu04.icache.overall_mshr_miss_latency::total;4225079001;28173096500;716181250;1187048251;1158248000;218377000;number of overall MSHR miss cycles 
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;mshr miss rate for ReadReq accesses 
system.cpu04.icache.ReadReq_mshr_miss_rate::total;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;mshr miss rate for ReadReq accesses 
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;mshr miss rate for demand accesses 
system.cpu04.icache.demand_mshr_miss_rate::total;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;mshr miss rate for demand accesses 
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;mshr miss rate for overall accesses 
system.cpu04.icache.overall_mshr_miss_rate::total;0.005096;0.011261;0.010478;0.006449;0.003076;0.014071;mshr miss rate for overall accesses 
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst;73596.108642;71096.964642;70594.504682;70598.801653;72178.475728;69326.031746;average ReadReq mshr miss latency 
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total;73596.108642;71096.964642;70594.504682;70598.801653;72178.475728;69326.031746;average ReadReq mshr miss latency 
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst;73596.108642;71096.964642;70594.504682;70598.801653;72178.475728;69326.031746;average overall mshr miss latency 
system.cpu04.icache.demand_avg_mshr_miss_latency::total;73596.108642;71096.964642;70594.504682;70598.801653;72178.475728;69326.031746;average overall mshr miss latency 
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst;73596.108642;71096.964642;70594.504682;70598.801653;72178.475728;69326.031746;average overall mshr miss latency 
system.cpu04.icache.overall_avg_mshr_miss_latency::total;73596.108642;71096.964642;70594.504682;70598.801653;72178.475728;69326.031746;average overall mshr miss latency 
system.cpu04.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu04.dcache.tags.replacements;67597;230304;14194;21019;53725;4873;number of replacements 
system.cpu04.dcache.tags.tagsinuse;465.252795;918.437916;785.024700;850.149779;932.466528;1000.821768;Cycle average of tags in use 
system.cpu04.dcache.tags.total_refs;3473072;8181443;2930555;878511;1300096;116915;Total number of references to valid blocks. 
system.cpu04.dcache.tags.sampled_refs;67597;230304;14194;21019;53725;5863;Sample count of references to valid blocks. 
system.cpu04.dcache.tags.avg_refs;51.379085;35.524537;206.464351;41.796042;24.199088;19.941156;Average number of references to valid blocks. 
system.cpu04.dcache.tags.warmup_cycle;4703140610000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu04.dcache.tags.occ_blocks::cpu04.data;465.252795;918.437916;785.024700;850.149779;932.466528;1000.821768;Average occupied blocks per requestor 
system.cpu04.dcache.tags.occ_percent::cpu04.data;0.454348;0.896912;0.766626;0.830224;0.910612;0.977365;Average percentage of cache occupancy 
system.cpu04.dcache.tags.occ_percent::total;0.454348;0.896912;0.766626;0.830224;0.910612;0.977365;Average percentage of cache occupancy 
system.cpu04.dcache.tags.occ_task_id_blocks::1024;801;781;1024;1024;1024;990;Occupied blocks per task id 
system.cpu04.dcache.tags.age_task_id_blocks_1024::3;17;2;62;56;344;3;Occupied blocks per task id 
system.cpu04.dcache.tags.age_task_id_blocks_1024::4;784;779;10;14;17;986;Occupied blocks per task id 
system.cpu04.dcache.tags.occ_task_id_percent::1024;0.782227;0.762695;1;1;1;0.966797;Percentage of cache occupancy per task id 
system.cpu04.dcache.tags.tag_accesses;7419229;22844405;686017;1790649;2799799;169977;Number of tag accesses 
system.cpu04.dcache.tags.data_accesses;7419229;22844405;686017;1790649;2799799;169977;Number of data accesses 
system.cpu04.dcache.ReadReq_hits::cpu04.data;2308644;7232540;179420;524264;896144;43158;number of ReadReq hits 
system.cpu04.dcache.ReadReq_hits::total;2308644;7232540;179420;524264;896144;43158;number of ReadReq hits 
system.cpu04.dcache.WriteReq_hits::cpu04.data;1193773;3285409;133023;326262;409181;32868;number of WriteReq hits 
system.cpu04.dcache.WriteReq_hits::total;1193773;3285409;133023;326262;409181;32868;number of WriteReq hits 
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data;23509;56162;1999;3056;3189;628;number of LoadLockedReq hits 
system.cpu04.dcache.LoadLockedReq_hits::total;23509;56162;1999;3056;3189;628;number of LoadLockedReq hits 
system.cpu04.dcache.StoreCondReq_hits::cpu04.data;18144;38721;1846;2876;3028;675;number of StoreCondReq hits 
system.cpu04.dcache.StoreCondReq_hits::total;18144;38721;1846;2876;3028;675;number of StoreCondReq hits 
system.cpu04.dcache.demand_hits::cpu04.data;3502417;10517949;312443;850526;1305325;76026;number of demand (read+write) hits 
system.cpu04.dcache.demand_hits::total;3502417;10517949;312443;850526;1305325;76026;number of demand (read+write) hits 
system.cpu04.dcache.overall_hits::cpu04.data;3502417;10517949;312443;850526;1305325;76026;number of overall hits 
system.cpu04.dcache.overall_hits::total;3502417;10517949;312443;850526;1305325;76026;number of overall hits 
system.cpu04.dcache.ReadReq_misses::cpu04.data;86836;367333;9072;14418;26869;2847;number of ReadReq misses 
system.cpu04.dcache.ReadReq_misses::total;86836;367333;9072;14418;26869;2847;number of ReadReq misses 
system.cpu04.dcache.WriteReq_misses::cpu04.data;19928;139912;8217;10785;31170;2142;number of WriteReq misses 
system.cpu04.dcache.WriteReq_misses::total;19928;139912;8217;10785;31170;2142;number of WriteReq misses 
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data;2558;34540;475;670;792;110;number of LoadLockedReq misses 
system.cpu04.dcache.LoadLockedReq_misses::total;2558;34540;475;670;792;110;number of LoadLockedReq misses 
system.cpu04.dcache.StoreCondReq_misses::cpu04.data;4088;46828;554;758;762;44;number of StoreCondReq misses 
system.cpu04.dcache.StoreCondReq_misses::total;4088;46828;554;758;762;44;number of StoreCondReq misses 
system.cpu04.dcache.demand_misses::cpu04.data;106764;507245;17289;25203;58039;4989;number of demand (read+write) misses 
system.cpu04.dcache.demand_misses::total;106764;507245;17289;25203;58039;4989;number of demand (read+write) misses 
system.cpu04.dcache.overall_misses::cpu04.data;106764;507245;17289;25203;58039;4989;number of overall misses 
system.cpu04.dcache.overall_misses::total;106764;507245;17289;25203;58039;4989;number of overall misses 
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data;6978285765;26390949148;789107915;1252277624;2758723285;261924707;number of ReadReq miss cycles 
system.cpu04.dcache.ReadReq_miss_latency::total;6978285765;26390949148;789107915;1252277624;2758723285;261924707;number of ReadReq miss cycles 
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data;1622210072;9124404880;739283535;970950379;3285476371;202730475;number of WriteReq miss cycles 
system.cpu04.dcache.WriteReq_miss_latency::total;1622210072;9124404880;739283535;970950379;3285476371;202730475;number of WriteReq miss cycles 
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data;217090124;2155344983;33948247;49360996;60614496;10311250;number of LoadLockedReq miss cycles 
system.cpu04.dcache.LoadLockedReq_miss_latency::total;217090124;2155344983;33948247;49360996;60614496;10311250;number of LoadLockedReq miss cycles 
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data;210210787;2860853197;33153878;44774827;45371878;2265990;number of StoreCondReq miss cycles 
system.cpu04.dcache.StoreCondReq_miss_latency::total;210210787;2860853197;33153878;44774827;45371878;2265990;number of StoreCondReq miss cycles 
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data;28204000;4508000;144000;792000;1234000;432000;number of StoreCondFailReq miss cycles 
system.cpu04.dcache.StoreCondFailReq_miss_latency::total;28204000;4508000;144000;792000;1234000;432000;number of StoreCondFailReq miss cycles 
system.cpu04.dcache.demand_miss_latency::cpu04.data;8600495837;35515354028;1528391450;2223228003;6044199656;464655182;number of demand (read+write) miss cycles 
system.cpu04.dcache.demand_miss_latency::total;8600495837;35515354028;1528391450;2223228003;6044199656;464655182;number of demand (read+write) miss cycles 
system.cpu04.dcache.overall_miss_latency::cpu04.data;8600495837;35515354028;1528391450;2223228003;6044199656;464655182;number of overall miss cycles 
system.cpu04.dcache.overall_miss_latency::total;8600495837;35515354028;1528391450;2223228003;6044199656;464655182;number of overall miss cycles 
system.cpu04.dcache.ReadReq_accesses::cpu04.data;2395480;7599873;188492;538682;923013;46005;number of ReadReq accesses(hits+misses) 
system.cpu04.dcache.ReadReq_accesses::total;2395480;7599873;188492;538682;923013;46005;number of ReadReq accesses(hits+misses) 
system.cpu04.dcache.WriteReq_accesses::cpu04.data;1213701;3425321;141240;337047;440351;35010;number of WriteReq accesses(hits+misses) 
system.cpu04.dcache.WriteReq_accesses::total;1213701;3425321;141240;337047;440351;35010;number of WriteReq accesses(hits+misses) 
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data;26067;90702;2474;3726;3981;738;number of LoadLockedReq accesses(hits+misses) 
system.cpu04.dcache.LoadLockedReq_accesses::total;26067;90702;2474;3726;3981;738;number of LoadLockedReq accesses(hits+misses) 
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data;22232;85549;2400;3634;3790;719;number of StoreCondReq accesses(hits+misses) 
system.cpu04.dcache.StoreCondReq_accesses::total;22232;85549;2400;3634;3790;719;number of StoreCondReq accesses(hits+misses) 
system.cpu04.dcache.demand_accesses::cpu04.data;3609181;11025194;329732;875729;1363364;81015;number of demand (read+write) accesses 
system.cpu04.dcache.demand_accesses::total;3609181;11025194;329732;875729;1363364;81015;number of demand (read+write) accesses 
system.cpu04.dcache.overall_accesses::cpu04.data;3609181;11025194;329732;875729;1363364;81015;number of overall (read+write) accesses 
system.cpu04.dcache.overall_accesses::total;3609181;11025194;329732;875729;1363364;81015;number of overall (read+write) accesses 
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data;0.036250;0.048334;0.048129;0.026765;0.029110;0.061885;miss rate for ReadReq accesses 
system.cpu04.dcache.ReadReq_miss_rate::total;0.036250;0.048334;0.048129;0.026765;0.029110;0.061885;miss rate for ReadReq accesses 
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data;0.016419;0.040846;0.058178;0.031999;0.070784;0.061183;miss rate for WriteReq accesses 
system.cpu04.dcache.WriteReq_miss_rate::total;0.016419;0.040846;0.058178;0.031999;0.070784;0.061183;miss rate for WriteReq accesses 
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data;0.098132;0.380807;0.191997;0.179817;0.198945;0.149051;miss rate for LoadLockedReq accesses 
system.cpu04.dcache.LoadLockedReq_miss_rate::total;0.098132;0.380807;0.191997;0.179817;0.198945;0.149051;miss rate for LoadLockedReq accesses 
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data;0.183879;0.547382;0.230833;0.208586;0.201055;0.061196;miss rate for StoreCondReq accesses 
system.cpu04.dcache.StoreCondReq_miss_rate::total;0.183879;0.547382;0.230833;0.208586;0.201055;0.061196;miss rate for StoreCondReq accesses 
system.cpu04.dcache.demand_miss_rate::cpu04.data;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;miss rate for demand accesses 
system.cpu04.dcache.demand_miss_rate::total;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;miss rate for demand accesses 
system.cpu04.dcache.overall_miss_rate::cpu04.data;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;miss rate for overall accesses 
system.cpu04.dcache.overall_miss_rate::total;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;miss rate for overall accesses 
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data;80361.667569;71844.754346;86982.794863;86855.154945;102673.091109;92000.248332;average ReadReq miss latency 
system.cpu04.dcache.ReadReq_avg_miss_latency::total;80361.667569;71844.754346;86982.794863;86855.154945;102673.091109;92000.248332;average ReadReq miss latency 
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data;81403.556403;65215.313054;89970.005476;90027.851553;105405.080879;94645.413165;average WriteReq miss latency 
system.cpu04.dcache.WriteReq_avg_miss_latency::total;81403.556403;65215.313054;89970.005476;90027.851553;105405.080879;94645.413165;average WriteReq miss latency 
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data;84867.132134;62401.418153;71469.993684;73673.128358;76533.454545;93738.636364;average LoadLockedReq miss latency 
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total;84867.132134;62401.418153;71469.993684;73673.128358;76533.454545;93738.636364;average LoadLockedReq miss latency 
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data;51421.425391;61092.790574;59844.545126;59069.692612;59543.146982;51499.772727;average StoreCondReq miss latency 
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total;51421.425391;61092.790574;59844.545126;59069.692612;59543.146982;51499.772727;average StoreCondReq miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data;80556.140993;70016.173699;88402.536295;88212.831925;104140.313513;93135.935458;average overall miss latency 
system.cpu04.dcache.demand_avg_miss_latency::total;80556.140993;70016.173699;88402.536295;88212.831925;104140.313513;93135.935458;average overall miss latency 
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data;80556.140993;70016.173699;88402.536295;88212.831925;104140.313513;93135.935458;average overall miss latency 
system.cpu04.dcache.overall_avg_miss_latency::total;80556.140993;70016.173699;88402.536295;88212.831925;104140.313513;93135.935458;average overall miss latency 
system.cpu04.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu04.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu04.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu04.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu04.dcache.writebacks::writebacks;19922;61265;7744;11704;33661;3062;number of writebacks 
system.cpu04.dcache.writebacks::total;19922;61265;7744;11704;33661;3062;number of writebacks 
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data;86836;367333;9072;14418;26869;2847;number of ReadReq MSHR misses 
system.cpu04.dcache.ReadReq_mshr_misses::total;86836;367333;9072;14418;26869;2847;number of ReadReq MSHR misses 
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data;19928;139912;8217;10785;31170;2142;number of WriteReq MSHR misses 
system.cpu04.dcache.WriteReq_mshr_misses::total;19928;139912;8217;10785;31170;2142;number of WriteReq MSHR misses 
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data;2558;34540;475;670;792;110;number of LoadLockedReq MSHR misses 
system.cpu04.dcache.LoadLockedReq_mshr_misses::total;2558;34540;475;670;792;110;number of LoadLockedReq MSHR misses 
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data;4087;46800;553;757;762;44;number of StoreCondReq MSHR misses 
system.cpu04.dcache.StoreCondReq_mshr_misses::total;4087;46800;553;757;762;44;number of StoreCondReq MSHR misses 
system.cpu04.dcache.demand_mshr_misses::cpu04.data;106764;507245;17289;25203;58039;4989;number of demand (read+write) MSHR misses 
system.cpu04.dcache.demand_mshr_misses::total;106764;507245;17289;25203;58039;4989;number of demand (read+write) MSHR misses 
system.cpu04.dcache.overall_mshr_misses::cpu04.data;106764;507245;17289;25203;58039;4989;number of overall MSHR misses 
system.cpu04.dcache.overall_mshr_misses::total;106764;507245;17289;25203;58039;4989;number of overall MSHR misses 
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data;4811275235;17795486852;560233085;888324376;2051457715;188246293;number of ReadReq MSHR miss cycles 
system.cpu04.dcache.ReadReq_mshr_miss_latency::total;4811275235;17795486852;560233085;888324376;2051457715;188246293;number of ReadReq MSHR miss cycles 
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data;1093851928;5535610120;538233465;705955621;2476213629;150038525;number of WriteReq MSHR miss cycles 
system.cpu04.dcache.WriteReq_mshr_miss_latency::total;1093851928;5535610120;538233465;705955621;2476213629;150038525;number of WriteReq MSHR miss cycles 
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data;151658876;1393476017;22867753;33498004;41776504;7418750;number of LoadLockedReq MSHR miss cycles 
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total;151658876;1393476017;22867753;33498004;41776504;7418750;number of LoadLockedReq MSHR miss cycles 
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data;105238213;1780095803;19719122;26479173;27651122;1322010;number of StoreCondReq MSHR miss cycles 
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total;105238213;1780095803;19719122;26479173;27651122;1322010;number of StoreCondReq MSHR miss cycles 
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data;19690000;3100000;100000;550000;860000;300000;number of StoreCondFailReq MSHR miss cycles 
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total;19690000;3100000;100000;550000;860000;300000;number of StoreCondFailReq MSHR miss cycles 
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data;5905127163;23331096972;1098466550;1594279997;4527671344;338284818;number of demand (read+write) MSHR miss cycles 
system.cpu04.dcache.demand_mshr_miss_latency::total;5905127163;23331096972;1098466550;1594279997;4527671344;338284818;number of demand (read+write) MSHR miss cycles 
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data;5905127163;23331096972;1098466550;1594279997;4527671344;338284818;number of overall MSHR miss cycles 
system.cpu04.dcache.overall_mshr_miss_latency::total;5905127163;23331096972;1098466550;1594279997;4527671344;338284818;number of overall MSHR miss cycles 
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency::cpu04.data;12802000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency::total;12802000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency::cpu04.data;1192640000;1988833000;45540000;74364000;77098000;6056000;number of WriteReq MSHR uncacheable cycles 
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency::total;1192640000;1988833000;45540000;74364000;77098000;6056000;number of WriteReq MSHR uncacheable cycles 
system.cpu04.dcache.overall_mshr_uncacheable_latency::cpu04.data;1205442000;1988833000;45540000;74364000;77098000;6056000;number of overall MSHR uncacheable cycles 
system.cpu04.dcache.overall_mshr_uncacheable_latency::total;1205442000;1988833000;45540000;74364000;77098000;6056000;number of overall MSHR uncacheable cycles 
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data;0.036250;0.048334;0.048129;0.026765;0.029110;0.061885;mshr miss rate for ReadReq accesses 
system.cpu04.dcache.ReadReq_mshr_miss_rate::total;0.036250;0.048334;0.048129;0.026765;0.029110;0.061885;mshr miss rate for ReadReq accesses 
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data;0.016419;0.040846;0.058178;0.031999;0.070784;0.061183;mshr miss rate for WriteReq accesses 
system.cpu04.dcache.WriteReq_mshr_miss_rate::total;0.016419;0.040846;0.058178;0.031999;0.070784;0.061183;mshr miss rate for WriteReq accesses 
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data;0.098132;0.380807;0.191997;0.179817;0.198945;0.149051;mshr miss rate for LoadLockedReq accesses 
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total;0.098132;0.380807;0.191997;0.179817;0.198945;0.149051;mshr miss rate for LoadLockedReq accesses 
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data;0.183834;0.547055;0.230417;0.208310;0.201055;0.061196;mshr miss rate for StoreCondReq accesses 
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total;0.183834;0.547055;0.230417;0.208310;0.201055;0.061196;mshr miss rate for StoreCondReq accesses 
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;mshr miss rate for demand accesses 
system.cpu04.dcache.demand_mshr_miss_rate::total;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;mshr miss rate for demand accesses 
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;mshr miss rate for overall accesses 
system.cpu04.dcache.overall_mshr_miss_rate::total;0.029581;0.046008;0.052433;0.028779;0.042570;0.061581;mshr miss rate for overall accesses 
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data;55406.458554;48445.107986;61754.087853;61612.177556;76350.355986;66120.931858;average ReadReq mshr miss latency 
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total;55406.458554;48445.107986;61754.087853;61612.177556;76350.355986;66120.931858;average ReadReq mshr miss latency 
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data;54890.201124;39564.941678;65502.429719;65457.173945;79442.208181;70045.996732;average WriteReq mshr miss latency 
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total;54890.201124;39564.941678;65502.429719;65457.173945;79442.208181;70045.996732;average WriteReq mshr miss latency 
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data;59288.067240;40343.833729;48142.637895;49997.020896;52748.111111;67443.181818;average LoadLockedReq mshr miss latency 
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total;59288.067240;40343.833729;48142.637895;49997.020896;52748.111111;67443.181818;average LoadLockedReq mshr miss latency 
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data;25749.501590;38036.235107;35658.448463;34979.092470;36287.561680;30045.681818;average StoreCondReq mshr miss latency 
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total;25749.501590;38036.235107;35658.448463;34979.092470;36287.561680;30045.681818;average StoreCondReq mshr miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data;55310.096690;45995.716019;63535.574643;63257.548585;78010.843467;67806.137102;average overall mshr miss latency 
system.cpu04.dcache.demand_avg_mshr_miss_latency::total;55310.096690;45995.716019;63535.574643;63257.548585;78010.843467;67806.137102;average overall mshr miss latency 
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data;55310.096690;45995.716019;63535.574643;63257.548585;78010.843467;67806.137102;average overall mshr miss latency 
system.cpu04.dcache.overall_avg_mshr_miss_latency::total;55310.096690;45995.716019;63535.574643;63257.548585;78010.843467;67806.137102;average overall mshr miss latency 
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu04.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency::cpu04.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu04.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu05.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu05.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu05.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu05.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu05.dtb.read_hits;2242683;7624635;90005;141627;695512;34002;DTB read hits 
system.cpu05.dtb.read_misses;2033;568;27;324;2900;324;DTB read misses 
system.cpu05.dtb.read_acv;0;0;0;12;12;12;DTB read access violations 
system.cpu05.dtb.read_accesses;158200;441295;7200;1832;537318;1820;DTB read accesses 
system.cpu05.dtb.write_hits;1129380;3528669;45400;71561;256630;19170;DTB write hits 
system.cpu05.dtb.write_misses;178;486;3;38;24860;38;DTB write misses 
system.cpu05.dtb.write_acv;16;0;0;9;9;9;DTB write access violations 
system.cpu05.dtb.write_accesses;76626;116238;4994;878;157341;875;DTB write accesses 
system.cpu05.dtb.data_hits;3372063;11153304;135405;213188;952142;53172;DTB hits 
system.cpu05.dtb.data_misses;2211;1054;30;362;27760;362;DTB misses 
system.cpu05.dtb.data_acv;16;0;0;21;21;21;DTB access violations 
system.cpu05.dtb.data_accesses;234826;557533;12194;2710;694659;2695;DTB accesses 
system.cpu05.itb.fetch_hits;1770004;3810515;87351;72188;3440770;28116;ITB hits 
system.cpu05.itb.fetch_misses;1245;58;6;125;145;125;ITB misses 
system.cpu05.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu05.itb.fetch_accesses;1771249;3810573;87357;72313;3440915;28241;ITB accesses 
system.cpu05.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu05.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu05.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu05.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu05.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu05.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu05.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu05.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu05.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu05.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu05.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu05.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu05.numCycles;498929341;222656261;12304836;21874840;23144553;2343747;number of cpu cycles simulated 
system.cpu05.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu05.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu05.committedInsts;10426571;35387381;442534;698165;4125764;178527;Number of instructions committed 
system.cpu05.committedOps;10426571;35387381;442534;698165;4125764;178527;Number of ops (including micro ops) committed 
system.cpu05.num_int_alu_accesses;10022852;34069779;419267;674907;2475493;171621;Number of integer alu accesses 
system.cpu05.num_fp_alu_accesses;13158;1259106;20507;249;1592275;296;Number of float alu accesses 
system.cpu05.num_func_calls;401433;1259276;15322;23510;24600;4345;number of times a function call or return occured 
system.cpu05.num_conditional_control_insts;891604;3775203;39743;70938;211275;20490;number of instructions that are conditional controls 
system.cpu05.num_int_insts;10022852;34069779;419267;674907;2475493;171621;number of integer instructions 
system.cpu05.num_fp_insts;13158;1259106;20507;249;1592275;296;number of float instructions 
system.cpu05.num_int_register_reads;13712558;48997099;605644;925390;4855119;228339;number of times the integer registers were read 
system.cpu05.num_int_register_writes;7894310;25814665;323038;525500;1956783;130450;number of times the integer registers were written 
system.cpu05.num_fp_register_reads;8020;1194471;21630;120;2705362;153;number of times the floating registers were read 
system.cpu05.num_fp_register_writes;7831;954108;15272;121;1574576;155;number of times the floating registers were written 
system.cpu05.num_mem_refs;3381344;11220696;135856;214525;983786;54302;number of memory refs 
system.cpu05.num_load_insts;2246492;7661243;90197;142504;701712;34884;Number of load instructions 
system.cpu05.num_store_insts;1134852;3559453;45659;72021;282074;19418;Number of store instructions 
system.cpu05.num_idle_cycles;470206368.073086;122537310.733041;11084142.013426;19960894.644690;12470156.796321;1844697.157457;Number of idle cycles 
system.cpu05.num_busy_cycles;28722972.926914;100118950.266959;1220693.986574;1913945.355310;10674396.203679;499049.842543;Number of busy cycles 
system.cpu05.not_idle_fraction;0.057569;0.449657;0.099204;0.087495;0.461206;0.212928;Percentage of non-idle cycles 
system.cpu05.idle_fraction;0.942431;0.550343;0.900796;0.912505;0.538794;0.787072;Percentage of idle cycles 
system.cpu05.Branches;1486796;5490433;61959;104940;247224;26671;Number of branches fetched 
system.cpu05.op_class::No_OpClass;75624;137073;3368;5214;72614;3004;Class of executed instruction 
system.cpu05.op_class::IntAlu;6520495;22758121;279755;450633;1232188;112043;Class of executed instruction 
system.cpu05.op_class::IntMult;35688;95544;1460;2287;2278;234;Class of executed instruction 
system.cpu05.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::FloatAdd;2962;326636;4696;42;803162;24;Class of executed instruction 
system.cpu05.op_class::FloatCmp;0;24261;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::FloatCvt;0;6603;186;0;5;0;Class of executed instruction 
system.cpu05.op_class::FloatMult;0;88151;3840;0;753840;0;Class of executed instruction 
system.cpu05.op_class::FloatDiv;560;18500;58;3;3;3;Class of executed instruction 
system.cpu05.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::MemRead;2285696;7800839;91777;145308;705531;36100;Class of executed instruction 
system.cpu05.op_class::MemWrite;1135279;3571142;45687;72045;282156;19428;Class of executed instruction 
system.cpu05.op_class::IprAccess;372494;561565;11737;23016;301768;8074;Class of executed instruction 
system.cpu05.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu05.op_class::total;10428798;35388435;442564;698548;4153545;178910;Class of executed instruction 
system.cpu05.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu05.kern.inst.quiesce;7194;4283;148;240;157;22;number of quiesce instructions executed 
system.cpu05.kern.inst.hwrei;87351;113581;2685;4870;33099;1205;number of hwrei instructions executed 
system.cpu05.kern.ipl_count::0;19189;33147;656;1057;1322;187;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::22;4594;2296;126;224;237;24;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::30;87;3218;30;18;40;2;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::31;50440;51931;1501;2529;2917;362;number of times we switched to this ipl 
system.cpu05.kern.ipl_count::total;74310;90592;2313;3828;4516;575;number of times we switched to this ipl 
system.cpu05.kern.ipl_good::0;19183;33147;656;1057;1322;187;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::22;4594;2296;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::30;87;3218;30;18;40;2;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::31;19096;29955;627;1039;1295;185;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_good::total;42960;68616;1439;2338;2894;398;number of times we switched to this ipl from a different ipl 
system.cpu05.kern.ipl_ticks::0;4334227040000;1459074490000;116163340000;210209810000;218585920000;22214930000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::22;14198950000;7946600000;392410000;697070000;780940000;76050000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::30;857640000;22891940000;274950000;180800000;355480000;20540000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::31;640009500000;736649580000;6217660000;7660720000;11723190000;1125950000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_ticks::total;4989293130000;2226562610000;123048360000;218748400000;231445530000;23437470000;number of cycles we spent at this ipl 
system.cpu05.kern.ipl_used::0;0.999687;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::31;0.378588;0.576823;0.417722;0.410834;0.443949;0.511050;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.ipl_used::total;0.578119;0.757418;0.622136;0.610763;0.640833;0.692174;fraction of swpipl calls that actually changed the ipl 
system.cpu05.kern.syscall::2;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::3;6;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::4;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::6;6;;;1;1;1;number of syscalls executed 
system.cpu05.kern.syscall::17;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::19;4;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::45;10;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::48;1;;;1;1;1;number of syscalls executed 
system.cpu05.kern.syscall::54;3;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::71;9;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::73;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::74;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::92;2;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu05.kern.syscall::total;63;2;2;3;4;3;number of syscalls executed 
system.cpu05.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wripir;16;3611;7;;5;1;number of callpals executed 
system.cpu05.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::swpctx;193;7064;31;57;98;58;number of callpals executed 
system.cpu05.kern.callpal::tbi;4;18;;4;9;4;number of callpals executed 
system.cpu05.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu05.kern.callpal::swpipl;64688;73462;1962;3277;3819;456;number of callpals executed 
system.cpu05.kern.callpal::rdps;9191;4585;255;463;479;49;number of callpals executed 
system.cpu05.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::rdusp;1;;;;;;number of callpals executed 
system.cpu05.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu05.kern.callpal::rti;4940;11635;195;309;421;93;number of callpals executed 
system.cpu05.kern.callpal::callsys;89;6079;39;9;44;9;number of callpals executed 
system.cpu05.kern.callpal::imb;58;;;1;2;1;number of callpals executed 
system.cpu05.kern.callpal::rdunique;1;520;4;;20;;number of callpals executed 
system.cpu05.kern.callpal::total;79196;106974;2493;4120;4897;671;number of callpals executed 
system.cpu05.kern.mode_switch::kernel;5135;18699;226;366;519;151;number of protection mode switches 
system.cpu05.kern.mode_switch::user;275;6219;41;67;246;68;number of protection mode switches 
system.cpu05.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu05.kern.mode_switch_good::kernel;0.053554;0.332585;0.181416;0.183060;0.473988;0.450331;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu05.kern.mode_switch_good::total;0.101664;0.499157;0.307116;0.309469;0.643137;0.621005;fraction of useful protection mode switches 
system.cpu05.kern.mode_ticks::kernel;4951211550000;2111643960000;154366410000;59770580000;289060470000;64887430000;number of ticks spent at the given mode 
system.cpu05.kern.mode_ticks::user;21129440000;60147400000;1372640000;416000000;83534170000;412330000;number of ticks spent at the given mode 
system.cpu05.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu05.kern.swap_context;194;7064;31;57;98;58;number of times the context was actually changed 
system.cpu05.icache.tags.replacements;43962;398499;3134;4148;7298;1619;number of replacements 
system.cpu05.icache.tags.tagsinuse;380.975931;512;512;512;512;512;Cycle average of tags in use 
system.cpu05.icache.tags.total_refs;10315171;30124224;2884683;2809330;3890316;807841;Total number of references to valid blocks. 
system.cpu05.icache.tags.sampled_refs;43962;398499;3134;4148;7298;2131;Sample count of references to valid blocks. 
system.cpu05.icache.tags.avg_refs;234.638347;75.594227;920.447671;677.273385;533.066045;379.090099;Average number of references to valid blocks. 
system.cpu05.icache.tags.warmup_cycle;4931296152500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu05.icache.tags.occ_blocks::cpu05.inst;380.975931;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu05.icache.tags.occ_percent::cpu05.inst;0.744094;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu05.icache.tags.occ_percent::total;0.744094;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu05.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu05.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu05.icache.tags.age_task_id_blocks_1024::4;510;510;497;494;510;510;Occupied blocks per task id 
system.cpu05.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu05.icache.tags.tag_accesses;20902133;71175369;888262;1401244;8314388;359439;Number of tag accesses 
system.cpu05.icache.tags.data_accesses;20902133;71175369;888262;1401244;8314388;359439;Number of data accesses 
system.cpu05.icache.ReadReq_hits::cpu05.inst;10384261;34989936;439430;694400;4146247;177291;number of ReadReq hits 
system.cpu05.icache.ReadReq_hits::total;10384261;34989936;439430;694400;4146247;177291;number of ReadReq hits 
system.cpu05.icache.demand_hits::cpu05.inst;10384261;34989936;439430;694400;4146247;177291;number of demand (read+write) hits 
system.cpu05.icache.demand_hits::total;10384261;34989936;439430;694400;4146247;177291;number of demand (read+write) hits 
system.cpu05.icache.overall_hits::cpu05.inst;10384261;34989936;439430;694400;4146247;177291;number of overall hits 
system.cpu05.icache.overall_hits::total;10384261;34989936;439430;694400;4146247;177291;number of overall hits 
system.cpu05.icache.ReadReq_misses::cpu05.inst;44537;398499;3134;4148;7298;1619;number of ReadReq misses 
system.cpu05.icache.ReadReq_misses::total;44537;398499;3134;4148;7298;1619;number of ReadReq misses 
system.cpu05.icache.demand_misses::cpu05.inst;44537;398499;3134;4148;7298;1619;number of demand (read+write) misses 
system.cpu05.icache.demand_misses::total;44537;398499;3134;4148;7298;1619;number of demand (read+write) misses 
system.cpu05.icache.overall_misses::cpu05.inst;44537;398499;3134;4148;7298;1619;number of overall misses 
system.cpu05.icache.overall_misses::total;44537;398499;3134;4148;7298;1619;number of overall misses 
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst;4494139250;38584195746;306536000;409575500;732048000;159274500;number of ReadReq miss cycles 
system.cpu05.icache.ReadReq_miss_latency::total;4494139250;38584195746;306536000;409575500;732048000;159274500;number of ReadReq miss cycles 
system.cpu05.icache.demand_miss_latency::cpu05.inst;4494139250;38584195746;306536000;409575500;732048000;159274500;number of demand (read+write) miss cycles 
system.cpu05.icache.demand_miss_latency::total;4494139250;38584195746;306536000;409575500;732048000;159274500;number of demand (read+write) miss cycles 
system.cpu05.icache.overall_miss_latency::cpu05.inst;4494139250;38584195746;306536000;409575500;732048000;159274500;number of overall miss cycles 
system.cpu05.icache.overall_miss_latency::total;4494139250;38584195746;306536000;409575500;732048000;159274500;number of overall miss cycles 
system.cpu05.icache.ReadReq_accesses::cpu05.inst;10428798;35388435;442564;698548;4153545;178910;number of ReadReq accesses(hits+misses) 
system.cpu05.icache.ReadReq_accesses::total;10428798;35388435;442564;698548;4153545;178910;number of ReadReq accesses(hits+misses) 
system.cpu05.icache.demand_accesses::cpu05.inst;10428798;35388435;442564;698548;4153545;178910;number of demand (read+write) accesses 
system.cpu05.icache.demand_accesses::total;10428798;35388435;442564;698548;4153545;178910;number of demand (read+write) accesses 
system.cpu05.icache.overall_accesses::cpu05.inst;10428798;35388435;442564;698548;4153545;178910;number of overall (read+write) accesses 
system.cpu05.icache.overall_accesses::total;10428798;35388435;442564;698548;4153545;178910;number of overall (read+write) accesses 
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;miss rate for ReadReq accesses 
system.cpu05.icache.ReadReq_miss_rate::total;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;miss rate for ReadReq accesses 
system.cpu05.icache.demand_miss_rate::cpu05.inst;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;miss rate for demand accesses 
system.cpu05.icache.demand_miss_rate::total;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;miss rate for demand accesses 
system.cpu05.icache.overall_miss_rate::cpu05.inst;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;miss rate for overall accesses 
system.cpu05.icache.overall_miss_rate::total;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;miss rate for overall accesses 
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst;100907.992231;96823.820752;97809.827696;98740.477338;100308.029597;98378.319951;average ReadReq miss latency 
system.cpu05.icache.ReadReq_avg_miss_latency::total;100907.992231;96823.820752;97809.827696;98740.477338;100308.029597;98378.319951;average ReadReq miss latency 
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst;100907.992231;96823.820752;97809.827696;98740.477338;100308.029597;98378.319951;average overall miss latency 
system.cpu05.icache.demand_avg_miss_latency::total;100907.992231;96823.820752;97809.827696;98740.477338;100308.029597;98378.319951;average overall miss latency 
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst;100907.992231;96823.820752;97809.827696;98740.477338;100308.029597;98378.319951;average overall miss latency 
system.cpu05.icache.overall_avg_miss_latency::total;100907.992231;96823.820752;97809.827696;98740.477338;100308.029597;98378.319951;average overall miss latency 
system.cpu05.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu05.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst;44537;398499;3134;4148;7298;1619;number of ReadReq MSHR misses 
system.cpu05.icache.ReadReq_mshr_misses::total;44537;398499;3134;4148;7298;1619;number of ReadReq MSHR misses 
system.cpu05.icache.demand_mshr_misses::cpu05.inst;44537;398499;3134;4148;7298;1619;number of demand (read+write) MSHR misses 
system.cpu05.icache.demand_mshr_misses::total;44537;398499;3134;4148;7298;1619;number of demand (read+write) MSHR misses 
system.cpu05.icache.overall_mshr_misses::cpu05.inst;44537;398499;3134;4148;7298;1619;number of overall MSHR misses 
system.cpu05.icache.overall_mshr_misses::total;44537;398499;3134;4148;7298;1619;number of overall MSHR misses 
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst;3325160750;28323040254;225847000;302042500;543042000;116730500;number of ReadReq MSHR miss cycles 
system.cpu05.icache.ReadReq_mshr_miss_latency::total;3325160750;28323040254;225847000;302042500;543042000;116730500;number of ReadReq MSHR miss cycles 
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst;3325160750;28323040254;225847000;302042500;543042000;116730500;number of demand (read+write) MSHR miss cycles 
system.cpu05.icache.demand_mshr_miss_latency::total;3325160750;28323040254;225847000;302042500;543042000;116730500;number of demand (read+write) MSHR miss cycles 
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst;3325160750;28323040254;225847000;302042500;543042000;116730500;number of overall MSHR miss cycles 
system.cpu05.icache.overall_mshr_miss_latency::total;3325160750;28323040254;225847000;302042500;543042000;116730500;number of overall MSHR miss cycles 
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;mshr miss rate for ReadReq accesses 
system.cpu05.icache.ReadReq_mshr_miss_rate::total;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;mshr miss rate for ReadReq accesses 
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;mshr miss rate for demand accesses 
system.cpu05.icache.demand_mshr_miss_rate::total;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;mshr miss rate for demand accesses 
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;mshr miss rate for overall accesses 
system.cpu05.icache.overall_mshr_miss_rate::total;0.004271;0.011261;0.007081;0.005938;0.001757;0.009049;mshr miss rate for overall accesses 
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst;74660.636100;71074.306972;72063.497128;72816.417551;74409.701288;72100.370599;average ReadReq mshr miss latency 
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total;74660.636100;71074.306972;72063.497128;72816.417551;74409.701288;72100.370599;average ReadReq mshr miss latency 
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst;74660.636100;71074.306972;72063.497128;72816.417551;74409.701288;72100.370599;average overall mshr miss latency 
system.cpu05.icache.demand_avg_mshr_miss_latency::total;74660.636100;71074.306972;72063.497128;72816.417551;74409.701288;72100.370599;average overall mshr miss latency 
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst;74660.636100;71074.306972;72063.497128;72816.417551;74409.701288;72100.370599;average overall mshr miss latency 
system.cpu05.icache.overall_avg_mshr_miss_latency::total;74660.636100;71074.306972;72063.497128;72816.417551;74409.701288;72100.370599;average overall mshr miss latency 
system.cpu05.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu05.dcache.tags.replacements;49447;235068;2303;4575;35665;2092;number of replacements 
system.cpu05.dcache.tags.tagsinuse;449.827775;910.267554;741.444586;829.452190;946.126303;931.161265;Cycle average of tags in use 
system.cpu05.dcache.tags.total_refs;3261614;8358271;173230;2279077;986714;266418;Total number of references to valid blocks. 
system.cpu05.dcache.tags.sampled_refs;49447;235068;2303;4575;35665;3021;Sample count of references to valid blocks. 
system.cpu05.dcache.tags.avg_refs;65.961818;35.556822;75.219279;498.158907;27.666171;88.188679;Average number of references to valid blocks. 
system.cpu05.dcache.tags.warmup_cycle;4932355388750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu05.dcache.tags.occ_blocks::cpu05.data;449.827775;910.267554;741.444586;829.452190;946.126303;931.161265;Average occupied blocks per requestor 
system.cpu05.dcache.tags.occ_percent::cpu05.data;0.439285;0.888933;0.724067;0.810012;0.923951;0.909337;Average percentage of cache occupancy 
system.cpu05.dcache.tags.occ_percent::total;0.439285;0.888933;0.724067;0.810012;0.923951;0.909337;Average percentage of cache occupancy 
system.cpu05.dcache.tags.occ_task_id_blocks::1024;816;771;715;800;863;929;Occupied blocks per task id 
system.cpu05.dcache.tags.age_task_id_blocks_1024::3;4;2;7;18;3;3;Occupied blocks per task id 
system.cpu05.dcache.tags.age_task_id_blocks_1024::4;812;769;700;782;859;925;Occupied blocks per task id 
system.cpu05.dcache.tags.occ_task_id_percent::1024;0.796875;0.752930;0.698242;0.781250;0.842773;0.907227;Percentage of cache occupancy per task id 
system.cpu05.dcache.tags.tag_accesses;6818552;22842865;275055;433816;1948991;109942;Number of tag accesses 
system.cpu05.dcache.tags.data_accesses;6818552;22842865;275055;433816;1948991;109942;Number of data accesses 
system.cpu05.dcache.ReadReq_hits::cpu05.data;2145644;7197367;85621;135446;679484;32366;number of ReadReq hits 
system.cpu05.dcache.ReadReq_hits::total;2145644;7197367;85621;135446;679484;32366;number of ReadReq hits 
system.cpu05.dcache.WriteReq_hits::cpu05.data;1089426;3313052;43566;68394;232377;17893;number of WriteReq hits 
system.cpu05.dcache.WriteReq_hits::total;1089426;3313052;43566;68394;232377;17893;number of WriteReq hits 
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data;21252;56853;665;1250;1772;535;number of LoadLockedReq hits 
system.cpu05.dcache.LoadLockedReq_hits::total;21252;56853;665;1250;1772;535;number of LoadLockedReq hits 
system.cpu05.dcache.StoreCondReq_hits::cpu05.data;15334;39267;484;1089;1480;519;number of StoreCondReq hits 
system.cpu05.dcache.StoreCondReq_hits::total;15334;39267;484;1089;1480;519;number of StoreCondReq hits 
system.cpu05.dcache.demand_hits::cpu05.data;3235070;10510419;129187;203840;911861;50259;number of demand (read+write) hits 
system.cpu05.dcache.demand_hits::total;3235070;10510419;129187;203840;911861;50259;number of demand (read+write) hits 
system.cpu05.dcache.overall_hits::cpu05.data;3235070;10510419;129187;203840;911861;50259;number of overall hits 
system.cpu05.dcache.overall_hits::total;3235070;10510419;129187;203840;911861;50259;number of overall hits 
system.cpu05.dcache.ReadReq_misses::cpu05.data;75267;371618;3641;5339;17080;1607;number of ReadReq misses 
system.cpu05.dcache.ReadReq_misses::total;75267;371618;3641;5339;17080;1607;number of ReadReq misses 
system.cpu05.dcache.WriteReq_misses::cpu05.data;13164;138398;859;1651;21926;783;number of WriteReq misses 
system.cpu05.dcache.WriteReq_misses::total;13164;138398;859;1651;21926;783;number of WriteReq misses 
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data;2248;34837;243;129;460;40;number of LoadLockedReq misses 
system.cpu05.dcache.LoadLockedReq_misses::total;2248;34837;243;129;460;40;number of LoadLockedReq misses 
system.cpu05.dcache.StoreCondReq_misses::cpu05.data;3938;47271;347;236;589;40;number of StoreCondReq misses 
system.cpu05.dcache.StoreCondReq_misses::total;3938;47271;347;236;589;40;number of StoreCondReq misses 
system.cpu05.dcache.demand_misses::cpu05.data;88431;510016;4500;6990;39006;2390;number of demand (read+write) misses 
system.cpu05.dcache.demand_misses::total;88431;510016;4500;6990;39006;2390;number of demand (read+write) misses 
system.cpu05.dcache.overall_misses::cpu05.data;88431;510016;4500;6990;39006;2390;number of overall misses 
system.cpu05.dcache.overall_misses::total;88431;510016;4500;6990;39006;2390;number of overall misses 
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data;5800092523;26738056123;266462869;417277083;1786583299;144309454;number of ReadReq miss cycles 
system.cpu05.dcache.ReadReq_miss_latency::total;5800092523;26738056123;266462869;417277083;1786583299;144309454;number of ReadReq miss cycles 
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data;1020749467;8920228560;57286924;134620667;2443078978;68838971;number of WriteReq miss cycles 
system.cpu05.dcache.WriteReq_miss_latency::total;1020749467;8920228560;57286924;134620667;2443078978;68838971;number of WriteReq miss cycles 
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data;192545227;2179720992;16291749;11113749;31189498;3320750;number of LoadLockedReq miss cycles 
system.cpu05.dcache.LoadLockedReq_miss_latency::total;192545227;2179720992;16291749;11113749;31189498;3320750;number of LoadLockedReq miss cycles 
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data;198631832;2888640202;20235896;12981842;34300897;2088991;number of StoreCondReq miss cycles 
system.cpu05.dcache.StoreCondReq_miss_latency::total;198631832;2888640202;20235896;12981842;34300897;2088991;number of StoreCondReq miss cycles 
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data;31458999;4946000;432000;288000;1718000;400000;number of StoreCondFailReq miss cycles 
system.cpu05.dcache.StoreCondFailReq_miss_latency::total;31458999;4946000;432000;288000;1718000;400000;number of StoreCondFailReq miss cycles 
system.cpu05.dcache.demand_miss_latency::cpu05.data;6820841990;35658284683;323749793;551897750;4229662277;213148425;number of demand (read+write) miss cycles 
system.cpu05.dcache.demand_miss_latency::total;6820841990;35658284683;323749793;551897750;4229662277;213148425;number of demand (read+write) miss cycles 
system.cpu05.dcache.overall_miss_latency::cpu05.data;6820841990;35658284683;323749793;551897750;4229662277;213148425;number of overall miss cycles 
system.cpu05.dcache.overall_miss_latency::total;6820841990;35658284683;323749793;551897750;4229662277;213148425;number of overall miss cycles 
system.cpu05.dcache.ReadReq_accesses::cpu05.data;2220911;7568985;89262;140785;696564;33973;number of ReadReq accesses(hits+misses) 
system.cpu05.dcache.ReadReq_accesses::total;2220911;7568985;89262;140785;696564;33973;number of ReadReq accesses(hits+misses) 
system.cpu05.dcache.WriteReq_accesses::cpu05.data;1102590;3451450;44425;70045;254303;18676;number of WriteReq accesses(hits+misses) 
system.cpu05.dcache.WriteReq_accesses::total;1102590;3451450;44425;70045;254303;18676;number of WriteReq accesses(hits+misses) 
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data;23500;91690;908;1379;2232;575;number of LoadLockedReq accesses(hits+misses) 
system.cpu05.dcache.LoadLockedReq_accesses::total;23500;91690;908;1379;2232;575;number of LoadLockedReq accesses(hits+misses) 
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data;19272;86538;831;1325;2069;559;number of StoreCondReq accesses(hits+misses) 
system.cpu05.dcache.StoreCondReq_accesses::total;19272;86538;831;1325;2069;559;number of StoreCondReq accesses(hits+misses) 
system.cpu05.dcache.demand_accesses::cpu05.data;3323501;11020435;133687;210830;950867;52649;number of demand (read+write) accesses 
system.cpu05.dcache.demand_accesses::total;3323501;11020435;133687;210830;950867;52649;number of demand (read+write) accesses 
system.cpu05.dcache.overall_accesses::cpu05.data;3323501;11020435;133687;210830;950867;52649;number of overall (read+write) accesses 
system.cpu05.dcache.overall_accesses::total;3323501;11020435;133687;210830;950867;52649;number of overall (read+write) accesses 
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data;0.033890;0.049097;0.040790;0.037923;0.024520;0.047302;miss rate for ReadReq accesses 
system.cpu05.dcache.ReadReq_miss_rate::total;0.033890;0.049097;0.040790;0.037923;0.024520;0.047302;miss rate for ReadReq accesses 
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data;0.011939;0.040099;0.019336;0.023571;0.086220;0.041925;miss rate for WriteReq accesses 
system.cpu05.dcache.WriteReq_miss_rate::total;0.011939;0.040099;0.019336;0.023571;0.086220;0.041925;miss rate for WriteReq accesses 
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data;0.095660;0.379943;0.267621;0.093546;0.206093;0.069565;miss rate for LoadLockedReq accesses 
system.cpu05.dcache.LoadLockedReq_miss_rate::total;0.095660;0.379943;0.267621;0.093546;0.206093;0.069565;miss rate for LoadLockedReq accesses 
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data;0.204338;0.546246;0.417569;0.178113;0.284679;0.071556;miss rate for StoreCondReq accesses 
system.cpu05.dcache.StoreCondReq_miss_rate::total;0.204338;0.546246;0.417569;0.178113;0.284679;0.071556;miss rate for StoreCondReq accesses 
system.cpu05.dcache.demand_miss_rate::cpu05.data;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;miss rate for demand accesses 
system.cpu05.dcache.demand_miss_rate::total;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;miss rate for demand accesses 
system.cpu05.dcache.overall_miss_rate::cpu05.data;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;miss rate for overall accesses 
system.cpu05.dcache.overall_miss_rate::total;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;miss rate for overall accesses 
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data;77060.232545;71950.379484;73183.979401;78156.411875;104600.895726;89800.531425;average ReadReq miss latency 
system.cpu05.dcache.ReadReq_avg_miss_latency::total;77060.232545;71950.379484;73183.979401;78156.411875;104600.895726;89800.531425;average ReadReq miss latency 
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data;77540.980477;64453.449905;66690.249127;81538.865536;111423.833713;87916.948914;average WriteReq miss latency 
system.cpu05.dcache.WriteReq_avg_miss_latency::total;77540.980477;64453.449905;66690.249127;81538.865536;111423.833713;87916.948914;average WriteReq miss latency 
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data;85651.791370;62569.136034;67044.234568;86153.093023;67803.256522;83018.750000;average LoadLockedReq miss latency 
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total;85651.791370;62569.136034;67044.234568;86153.093023;67803.256522;83018.750000;average LoadLockedReq miss latency 
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data;50439.774505;61108.083222;58316.703170;55007.805085;58235.818336;52224.775000;average StoreCondReq miss latency 
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total;50439.774505;61108.083222;58316.703170;55007.805085;58235.818336;52224.775000;average StoreCondReq miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data;77131.797560;69916.011817;71944.398444;78955.329041;108436.196406;89183.441423;average overall miss latency 
system.cpu05.dcache.demand_avg_miss_latency::total;77131.797560;69916.011817;71944.398444;78955.329041;108436.196406;89183.441423;average overall miss latency 
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data;77131.797560;69916.011817;71944.398444;78955.329041;108436.196406;89183.441423;average overall miss latency 
system.cpu05.dcache.overall_avg_miss_latency::total;77131.797560;69916.011817;71944.398444;78955.329041;108436.196406;89183.441423;average overall miss latency 
system.cpu05.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu05.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu05.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu05.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu05.dcache.writebacks::writebacks;11742;67224;455;1365;22429;953;number of writebacks 
system.cpu05.dcache.writebacks::total;11742;67224;455;1365;22429;953;number of writebacks 
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data;75267;371618;3641;5339;17080;1607;number of ReadReq MSHR misses 
system.cpu05.dcache.ReadReq_mshr_misses::total;75267;371618;3641;5339;17080;1607;number of ReadReq MSHR misses 
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data;13164;138398;859;1651;21926;783;number of WriteReq MSHR misses 
system.cpu05.dcache.WriteReq_mshr_misses::total;13164;138398;859;1651;21926;783;number of WriteReq MSHR misses 
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data;2248;34837;243;129;460;40;number of LoadLockedReq MSHR misses 
system.cpu05.dcache.LoadLockedReq_mshr_misses::total;2248;34837;243;129;460;40;number of LoadLockedReq MSHR misses 
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data;3937;47249;347;236;588;40;number of StoreCondReq MSHR misses 
system.cpu05.dcache.StoreCondReq_mshr_misses::total;3937;47249;347;236;588;40;number of StoreCondReq MSHR misses 
system.cpu05.dcache.demand_mshr_misses::cpu05.data;88431;510016;4500;6990;39006;2390;number of demand (read+write) MSHR misses 
system.cpu05.dcache.demand_mshr_misses::total;88431;510016;4500;6990;39006;2390;number of demand (read+write) MSHR misses 
system.cpu05.dcache.overall_mshr_misses::cpu05.data;88431;510016;4500;6990;39006;2390;number of overall MSHR misses 
system.cpu05.dcache.overall_mshr_misses::total;88431;510016;4500;6990;39006;2390;number of overall MSHR misses 
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data;3966663477;18047194877;180878131;288711917;1337723701;103097546;number of ReadReq MSHR miss cycles 
system.cpu05.dcache.ReadReq_mshr_miss_latency::total;3966663477;18047194877;180878131;288711917;1337723701;103097546;number of ReadReq MSHR miss cycles 
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data;659184533;5359952440;34036076;91381333;1855718022;49416029;number of WriteReq MSHR miss cycles 
system.cpu05.dcache.WriteReq_mshr_miss_latency::total;659184533;5359952440;34036076;91381333;1855718022;49416029;number of WriteReq MSHR miss cycles 
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data;135189773;1410521008;10771251;7867251;20783502;2336250;number of LoadLockedReq MSHR miss cycles 
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total;135189773;1410521008;10771251;7867251;20783502;2336250;number of LoadLockedReq MSHR miss cycles 
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data;98431168;1798132798;11611104;6170158;20780103;1221009;number of StoreCondReq MSHR miss cycles 
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total;98431168;1798132798;11611104;6170158;20780103;1221009;number of StoreCondReq MSHR miss cycles 
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data;22120001;3450000;300000;200000;1190000;290000;number of StoreCondFailReq MSHR miss cycles 
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total;22120001;3450000;300000;200000;1190000;290000;number of StoreCondFailReq MSHR miss cycles 
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data;4625848010;23407147317;214914207;380093250;3193441723;152513575;number of demand (read+write) MSHR miss cycles 
system.cpu05.dcache.demand_mshr_miss_latency::total;4625848010;23407147317;214914207;380093250;3193441723;152513575;number of demand (read+write) MSHR miss cycles 
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data;4625848010;23407147317;214914207;380093250;3193441723;152513575;number of overall MSHR miss cycles 
system.cpu05.dcache.overall_mshr_miss_latency::total;4625848010;23407147317;214914207;380093250;3193441723;152513575;number of overall MSHR miss cycles 
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency::cpu05.data;10620000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency::total;10620000;;;600000;600000;;number of ReadReq MSHR uncacheable cycles 
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency::cpu05.data;1169352000;2007358000;38114000;58838000;66110000;6290000;number of WriteReq MSHR uncacheable cycles 
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency::total;1169352000;2007358000;38114000;58838000;66110000;6290000;number of WriteReq MSHR uncacheable cycles 
system.cpu05.dcache.overall_mshr_uncacheable_latency::cpu05.data;1179972000;2007358000;38114000;59438000;66710000;6290000;number of overall MSHR uncacheable cycles 
system.cpu05.dcache.overall_mshr_uncacheable_latency::total;1179972000;2007358000;38114000;59438000;66710000;6290000;number of overall MSHR uncacheable cycles 
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data;0.033890;0.049097;0.040790;0.037923;0.024520;0.047302;mshr miss rate for ReadReq accesses 
system.cpu05.dcache.ReadReq_mshr_miss_rate::total;0.033890;0.049097;0.040790;0.037923;0.024520;0.047302;mshr miss rate for ReadReq accesses 
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data;0.011939;0.040099;0.019336;0.023571;0.086220;0.041925;mshr miss rate for WriteReq accesses 
system.cpu05.dcache.WriteReq_mshr_miss_rate::total;0.011939;0.040099;0.019336;0.023571;0.086220;0.041925;mshr miss rate for WriteReq accesses 
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data;0.095660;0.379943;0.267621;0.093546;0.206093;0.069565;mshr miss rate for LoadLockedReq accesses 
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total;0.095660;0.379943;0.267621;0.093546;0.206093;0.069565;mshr miss rate for LoadLockedReq accesses 
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data;0.204286;0.545991;0.417569;0.178113;0.284195;0.071556;mshr miss rate for StoreCondReq accesses 
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total;0.204286;0.545991;0.417569;0.178113;0.284195;0.071556;mshr miss rate for StoreCondReq accesses 
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;mshr miss rate for demand accesses 
system.cpu05.dcache.demand_mshr_miss_rate::total;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;mshr miss rate for demand accesses 
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;mshr miss rate for overall accesses 
system.cpu05.dcache.overall_mshr_miss_rate::total;0.026608;0.046279;0.033661;0.033155;0.041022;0.045395;mshr miss rate for overall accesses 
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data;52701.229981;48563.834037;49678.146388;54076.028657;78321.059778;64155.286870;average ReadReq mshr miss latency 
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total;52701.229981;48563.834037;49678.146388;54076.028657;78321.059778;64155.286870;average ReadReq mshr miss latency 
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data;50074.789806;38728.539719;39622.905704;55349.081163;84635.502235;63111.148148;average WriteReq mshr miss latency 
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total;50074.789806;38728.539719;39622.905704;55349.081163;84635.502235;63111.148148;average WriteReq mshr miss latency 
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data;60137.799377;40489.164050;44326.135802;60986.441860;45181.526087;58406.250000;average LoadLockedReq mshr miss latency 
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total;60137.799377;40489.164050;44326.135802;60986.441860;45181.526087;58406.250000;average LoadLockedReq mshr miss latency 
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data;25001.566675;38056.526022;33461.394813;26144.737288;35340.311224;30525.225000;average StoreCondReq mshr miss latency 
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total;25001.566675;38056.526022;33461.394813;26144.737288;35340.311224;30525.225000;average StoreCondReq mshr miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data;52310.253305;45894.927447;47758.712667;54376.716738;81870.525637;63813.211297;average overall mshr miss latency 
system.cpu05.dcache.demand_avg_mshr_miss_latency::total;52310.253305;45894.927447;47758.712667;54376.716738;81870.525637;63813.211297;average overall mshr miss latency 
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data;52310.253305;45894.927447;47758.712667;54376.716738;81870.525637;63813.211297;average overall mshr miss latency 
system.cpu05.dcache.overall_avg_mshr_miss_latency::total;52310.253305;45894.927447;47758.712667;54376.716738;81870.525637;63813.211297;average overall mshr miss latency 
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu05.data;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency::cpu05.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu05.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu06.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu06.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu06.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu06.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu06.dtb.read_hits;1988269;940306;56830;339242;700739;93744;DTB read hits 
system.cpu06.dtb.read_misses;324;0;0;29;2583;371;DTB read misses 
system.cpu06.dtb.read_acv;12;0;0;0;0;0;DTB read access violations 
system.cpu06.dtb.read_accesses;1846;0;0;191923;558513;34021;DTB read accesses 
system.cpu06.dtb.write_hits;965626;466759;27749;159806;263860;94304;DTB write hits 
system.cpu06.dtb.write_misses;39;0;0;5;24789;106;DTB write misses 
system.cpu06.dtb.write_acv;9;0;0;0;0;5;DTB write access violations 
system.cpu06.dtb.write_accesses;906;0;0;88462;167030;15515;DTB write accesses 
system.cpu06.dtb.data_hits;2953895;1407065;84579;499048;964599;188048;DTB hits 
system.cpu06.dtb.data_misses;363;0;0;34;27372;477;DTB misses 
system.cpu06.dtb.data_acv;21;0;0;0;0;5;DTB access violations 
system.cpu06.dtb.data_accesses;2752;0;0;280385;725543;49536;DTB accesses 
system.cpu06.itb.fetch_hits;1002600;477970;27889;1021916;3499400;167073;ITB hits 
system.cpu06.itb.fetch_misses;125;0;0;10;19;152;ITB misses 
system.cpu06.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu06.itb.fetch_accesses;1002725;477970;27889;1021926;3499419;167225;ITB accesses 
system.cpu06.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu06.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu06.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu06.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu06.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu06.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu06.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu06.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu06.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu06.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu06.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu06.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu06.numCycles;498929340;222667139;12293942;21874855;23144549;2400505;number of cpu cycles simulated 
system.cpu06.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu06.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu06.committedInsts;9130089;4414894;264359;1646642;4133289;500284;Number of instructions committed 
system.cpu06.committedOps;9130089;4414894;264359;1646642;4133289;500284;Number of ops (including micro ops) committed 
system.cpu06.num_int_alu_accesses;8777225;4251614;254710;1439762;2485935;481524;Number of integer alu accesses 
system.cpu06.num_fp_alu_accesses;1983;402;0;453199;1592449;3618;Number of float alu accesses 
system.cpu06.num_func_calls;367362;176428;10498;27088;24639;10411;number of times a function call or return occured 
system.cpu06.num_conditional_control_insts;749067;350938;21528;163305;201809;51377;number of instructions that are conditional controls 
system.cpu06.num_int_insts;8777225;4251614;254710;1439762;2485935;481524;number of integer instructions 
system.cpu06.num_fp_insts;1983;402;0;453199;1592449;3618;number of float instructions 
system.cpu06.num_int_register_reads;11988335;5876702;350283;2455459;4885813;689992;number of times the integer registers were read 
system.cpu06.num_int_register_writes;6974509;3390129;202787;926813;1969360;331411;number of times the integer registers were written 
system.cpu06.num_fp_register_reads;1003;198;0;450635;2705479;2367;number of times the floating registers were read 
system.cpu06.num_fp_register_writes;1011;204;0;363300;1574682;2352;number of times the floating registers were written 
system.cpu06.num_mem_refs;2959892;1409442;84724;499776;995203;189197;number of memory refs 
system.cpu06.num_load_insts;1989285;940336;56830;339516;706116;94583;Number of load instructions 
system.cpu06.num_store_insts;970607;469106;27894;160260;289087;94614;Number of store instructions 
system.cpu06.num_idle_cycles;473985920.435068;210663548.750004;11572123.810711;17481592.031475;12381514.092957;837844.631704;Number of idle cycles 
system.cpu06.num_busy_cycles;24943419.564932;12003590.249996;721818.189289;4393262.968525;10763034.907043;1562660.368296;Number of busy cycles 
system.cpu06.not_idle_fraction;0.049994;0.053908;0.058713;0.200836;0.465035;0.650972;Percentage of non-idle cycles 
system.cpu06.idle_fraction;0.950006;0.946092;0.941287;0.799164;0.534965;0.349028;Percentage of idle cycles 
system.cpu06.Branches;1299516;611468;37035;202249;237780;65558;Number of branches fetched 
system.cpu06.op_class::No_OpClass;46036;22111;1236;5946;70727;9952;Class of executed instruction 
system.cpu06.op_class::IntAlu;5715909;2789026;167065;932688;1236536;286054;Class of executed instruction 
system.cpu06.op_class::IntMult;34260;17381;1009;2665;2370;849;Class of executed instruction 
system.cpu06.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::FloatAdd;93;12;0;93582;803145;1172;Class of executed instruction 
system.cpu06.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::FloatCvt;0;0;0;600;5;0;Class of executed instruction 
system.cpu06.op_class::FloatMult;0;0;0;86744;753850;0;Class of executed instruction 
system.cpu06.op_class::FloatDiv;7;0;0;821;0;227;Class of executed instruction 
system.cpu06.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::MemRead;2023193;955199;57834;342251;709152;97041;Class of executed instruction 
system.cpu06.op_class::MemWrite;970631;469112;27894;160411;289202;94694;Class of executed instruction 
system.cpu06.op_class::IprAccess;340344;162053;9321;20968;295674;10777;Class of executed instruction 
system.cpu06.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu06.op_class::total;9130473;4414894;264359;1646676;4160661;500766;Class of executed instruction 
system.cpu06.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu06.kern.inst.quiesce;7252;2329;144;226;157;9;number of quiesce instructions executed 
system.cpu06.kern.inst.hwrei;82889;39857;2256;4853;32411;1655;number of hwrei instructions executed 
system.cpu06.kern.ipl_count::0;18610;9226;518;1191;1237;343;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::22;4590;2280;126;224;237;24;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::30;88;49;19;39;42;1;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::31;49795;23703;1341;2730;2867;518;number of times we switched to this ipl 
system.cpu06.kern.ipl_count::total;73083;35258;2004;4184;4383;886;number of times we switched to this ipl 
system.cpu06.kern.ipl_good::0;18610;9226;518;1191;1237;341;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::22;4590;2280;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::30;88;49;19;39;42;1;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::31;18522;9177;499;1152;1207;340;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_good::total;41810;20732;1162;2606;2723;706;number of times we switched to this ipl from a different ipl 
system.cpu06.kern.ipl_ticks::0;4332477620000;2153009250000;118725780000;205334550000;217991800000;22275030000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::22;14125600000;7023780000;387790000;702460000;773660000;83880000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::30;870590000;490010000;189840000;326420000;371930000;6830000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::31;641819310000;66148350000;3636010000;12385120000;12308100000;1629110000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_ticks::total;4989293120000;2226671390000;122939420000;218748550000;231445490000;23994850000;number of cycles we spent at this ipl 
system.cpu06.kern.ipl_used::0;1;1;1;1;1;0.994169;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::31;0.371965;0.387166;0.372110;0.421978;0.420998;0.656371;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.ipl_used::total;0.572089;0.588008;0.579840;0.622849;0.621264;0.796840;fraction of swpipl calls that actually changed the ipl 
system.cpu06.kern.syscall::6;1;;;;;1;number of syscalls executed 
system.cpu06.kern.syscall::48;1;;;;;;number of syscalls executed 
system.cpu06.kern.syscall::59;1;;;;;;number of syscalls executed 
system.cpu06.kern.syscall::total;3;;;1;1;12;number of syscalls executed 
system.cpu06.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::wripir;1;;;45;22;15;number of callpals executed 
system.cpu06.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::swpctx;84;6;;47;46;53;number of callpals executed 
system.cpu06.kern.callpal::tbi;4;;;;4;;number of callpals executed 
system.cpu06.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu06.kern.callpal::swpipl;63659;30600;1714;3577;3736;737;number of callpals executed 
system.cpu06.kern.callpal::rdps;9182;4593;252;450;474;49;number of callpals executed 
system.cpu06.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu06.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu06.kern.callpal::rti;4745;2329;145;344;369;124;number of callpals executed 
system.cpu06.kern.callpal::callsys;9;;;81;43;15;number of callpals executed 
system.cpu06.kern.callpal::imb;1;;;;;2;number of callpals executed 
system.cpu06.kern.callpal::rdunique;1;;;2;48;;number of callpals executed 
system.cpu06.kern.callpal::total;77700;37528;2111;4546;4742;996;number of callpals executed 
system.cpu06.kern.mode_switch::kernel;4831;2335;145;391;415;176;number of protection mode switches 
system.cpu06.kern.mode_switch::user;68;0;0;109;193;101;number of protection mode switches 
system.cpu06.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu06.kern.mode_switch_good::kernel;0.014076;0;0;0.278772;0.465060;0.568182;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::user;1;nan;nan;1;1;1;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu06.kern.mode_switch_good::total;0.027761;0;0;0.436000;0.634868;0.725632;fraction of useful protection mode switches 
system.cpu06.kern.mode_ticks::kernel;4974285970000;0;0;2511418550000;135196680000;76569720000;number of ticks spent at the given mode 
system.cpu06.kern.mode_ticks::user;418780000;0;0;24977380000;85988170000;4237530000;number of ticks spent at the given mode 
system.cpu06.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu06.kern.swap_context;85;6;0;47;46;53;number of times the context was actually changed 
system.cpu06.icache.tags.replacements;23121;14354;783;4859;5960;5577;number of replacements 
system.cpu06.icache.tags.tagsinuse;380.219012;508;508;509.030771;510.764968;511.459879;Cycle average of tags in use 
system.cpu06.icache.tags.total_refs;8768809;2278287;103761;2651432;4461549;1798817;Total number of references to valid blocks. 
system.cpu06.icache.tags.sampled_refs;23121;14354;783;4859;5960;6088;Sample count of references to valid blocks. 
system.cpu06.icache.tags.avg_refs;379.257342;158.721402;132.517241;545.674419;748.582047;295.469284;Average number of references to valid blocks. 
system.cpu06.icache.tags.warmup_cycle;0;0;0;0;0;7798884408750;Cycle when the warmup percentage was hit. 
system.cpu06.icache.tags.occ_blocks::cpu06.inst;380.219012;508;508;509.030771;510.764968;511.459879;Average occupied blocks per requestor 
system.cpu06.icache.tags.occ_percent::cpu06.inst;0.742615;0.992188;0.992188;0.994201;0.997588;0.998945;Average percentage of cache occupancy 
system.cpu06.icache.tags.occ_percent::total;0.742615;0.992188;0.992188;0.994201;0.997588;0.998945;Average percentage of cache occupancy 
system.cpu06.icache.tags.occ_task_id_blocks::1024;508;508;508;510;511;511;Occupied blocks per task id 
system.cpu06.icache.tags.age_task_id_blocks_1024::2;2;12;9;2;2;13;Occupied blocks per task id 
system.cpu06.icache.tags.age_task_id_blocks_1024::4;506;494;494;496;509;125;Occupied blocks per task id 
system.cpu06.icache.tags.occ_task_id_percent::1024;0.992188;0.992188;0.992188;0.996094;0.998047;0.998047;Percentage of cache occupancy per task id 
system.cpu06.icache.tags.tag_accesses;18284583;8844142;529501;3298213;8327283;1007113;Number of tag accesses 
system.cpu06.icache.tags.data_accesses;18284583;8844142;529501;3298213;8327283;1007113;Number of data accesses 
system.cpu06.icache.ReadReq_hits::cpu06.inst;9106836;4400540;263576;1641815;4154700;495188;number of ReadReq hits 
system.cpu06.icache.ReadReq_hits::total;9106836;4400540;263576;1641815;4154700;495188;number of ReadReq hits 
system.cpu06.icache.demand_hits::cpu06.inst;9106836;4400540;263576;1641815;4154700;495188;number of demand (read+write) hits 
system.cpu06.icache.demand_hits::total;9106836;4400540;263576;1641815;4154700;495188;number of demand (read+write) hits 
system.cpu06.icache.overall_hits::cpu06.inst;9106836;4400540;263576;1641815;4154700;495188;number of overall hits 
system.cpu06.icache.overall_hits::total;9106836;4400540;263576;1641815;4154700;495188;number of overall hits 
system.cpu06.icache.ReadReq_misses::cpu06.inst;23637;14354;783;4861;5961;5579;number of ReadReq misses 
system.cpu06.icache.ReadReq_misses::total;23637;14354;783;4861;5961;5579;number of ReadReq misses 
system.cpu06.icache.demand_misses::cpu06.inst;23637;14354;783;4861;5961;5579;number of demand (read+write) misses 
system.cpu06.icache.demand_misses::total;23637;14354;783;4861;5961;5579;number of demand (read+write) misses 
system.cpu06.icache.overall_misses::cpu06.inst;23637;14354;783;4861;5961;5579;number of overall misses 
system.cpu06.icache.overall_misses::total;23637;14354;783;4861;5961;5579;number of overall misses 
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst;2481821000;1484402250;78943750;474696750;607617500;535004500;number of ReadReq miss cycles 
system.cpu06.icache.ReadReq_miss_latency::total;2481821000;1484402250;78943750;474696750;607617500;535004500;number of ReadReq miss cycles 
system.cpu06.icache.demand_miss_latency::cpu06.inst;2481821000;1484402250;78943750;474696750;607617500;535004500;number of demand (read+write) miss cycles 
system.cpu06.icache.demand_miss_latency::total;2481821000;1484402250;78943750;474696750;607617500;535004500;number of demand (read+write) miss cycles 
system.cpu06.icache.overall_miss_latency::cpu06.inst;2481821000;1484402250;78943750;474696750;607617500;535004500;number of overall miss cycles 
system.cpu06.icache.overall_miss_latency::total;2481821000;1484402250;78943750;474696750;607617500;535004500;number of overall miss cycles 
system.cpu06.icache.ReadReq_accesses::cpu06.inst;9130473;4414894;264359;1646676;4160661;500767;number of ReadReq accesses(hits+misses) 
system.cpu06.icache.ReadReq_accesses::total;9130473;4414894;264359;1646676;4160661;500767;number of ReadReq accesses(hits+misses) 
system.cpu06.icache.demand_accesses::cpu06.inst;9130473;4414894;264359;1646676;4160661;500767;number of demand (read+write) accesses 
system.cpu06.icache.demand_accesses::total;9130473;4414894;264359;1646676;4160661;500767;number of demand (read+write) accesses 
system.cpu06.icache.overall_accesses::cpu06.inst;9130473;4414894;264359;1646676;4160661;500767;number of overall (read+write) accesses 
system.cpu06.icache.overall_accesses::total;9130473;4414894;264359;1646676;4160661;500767;number of overall (read+write) accesses 
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;miss rate for ReadReq accesses 
system.cpu06.icache.ReadReq_miss_rate::total;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;miss rate for ReadReq accesses 
system.cpu06.icache.demand_miss_rate::cpu06.inst;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;miss rate for demand accesses 
system.cpu06.icache.demand_miss_rate::total;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;miss rate for demand accesses 
system.cpu06.icache.overall_miss_rate::cpu06.inst;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;miss rate for overall accesses 
system.cpu06.icache.overall_miss_rate::total;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;miss rate for overall accesses 
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst;104997.292381;103413.839348;100822.158365;97654.134952;101932.142258;95896.128338;average ReadReq miss latency 
system.cpu06.icache.ReadReq_avg_miss_latency::total;104997.292381;103413.839348;100822.158365;97654.134952;101932.142258;95896.128338;average ReadReq miss latency 
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst;104997.292381;103413.839348;100822.158365;97654.134952;101932.142258;95896.128338;average overall miss latency 
system.cpu06.icache.demand_avg_miss_latency::total;104997.292381;103413.839348;100822.158365;97654.134952;101932.142258;95896.128338;average overall miss latency 
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst;104997.292381;103413.839348;100822.158365;97654.134952;101932.142258;95896.128338;average overall miss latency 
system.cpu06.icache.overall_avg_miss_latency::total;104997.292381;103413.839348;100822.158365;97654.134952;101932.142258;95896.128338;average overall miss latency 
system.cpu06.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu06.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst;23637;14354;783;4861;5961;5579;number of ReadReq MSHR misses 
system.cpu06.icache.ReadReq_mshr_misses::total;23637;14354;783;4861;5961;5579;number of ReadReq MSHR misses 
system.cpu06.icache.demand_mshr_misses::cpu06.inst;23637;14354;783;4861;5961;5579;number of demand (read+write) MSHR misses 
system.cpu06.icache.demand_mshr_misses::total;23637;14354;783;4861;5961;5579;number of demand (read+write) MSHR misses 
system.cpu06.icache.overall_mshr_misses::cpu06.inst;23637;14354;783;4861;5961;5579;number of overall MSHR misses 
system.cpu06.icache.overall_mshr_misses::total;23637;14354;783;4861;5961;5579;number of overall MSHR misses 
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst;1862968000;1104588750;58860250;350239250;453453500;390116500;number of ReadReq MSHR miss cycles 
system.cpu06.icache.ReadReq_mshr_miss_latency::total;1862968000;1104588750;58860250;350239250;453453500;390116500;number of ReadReq MSHR miss cycles 
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst;1862968000;1104588750;58860250;350239250;453453500;390116500;number of demand (read+write) MSHR miss cycles 
system.cpu06.icache.demand_mshr_miss_latency::total;1862968000;1104588750;58860250;350239250;453453500;390116500;number of demand (read+write) MSHR miss cycles 
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst;1862968000;1104588750;58860250;350239250;453453500;390116500;number of overall MSHR miss cycles 
system.cpu06.icache.overall_mshr_miss_latency::total;1862968000;1104588750;58860250;350239250;453453500;390116500;number of overall MSHR miss cycles 
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;mshr miss rate for ReadReq accesses 
system.cpu06.icache.ReadReq_mshr_miss_rate::total;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;mshr miss rate for ReadReq accesses 
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;mshr miss rate for demand accesses 
system.cpu06.icache.demand_mshr_miss_rate::total;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;mshr miss rate for demand accesses 
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;mshr miss rate for overall accesses 
system.cpu06.icache.overall_mshr_miss_rate::total;0.002589;0.003251;0.002962;0.002952;0.001433;0.011141;mshr miss rate for overall accesses 
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst;78815.754960;76953.375366;75172.733078;72050.864020;76070.038584;69925.882775;average ReadReq mshr miss latency 
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total;78815.754960;76953.375366;75172.733078;72050.864020;76070.038584;69925.882775;average ReadReq mshr miss latency 
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst;78815.754960;76953.375366;75172.733078;72050.864020;76070.038584;69925.882775;average overall mshr miss latency 
system.cpu06.icache.demand_avg_mshr_miss_latency::total;78815.754960;76953.375366;75172.733078;72050.864020;76070.038584;69925.882775;average overall mshr miss latency 
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst;78815.754960;76953.375366;75172.733078;72050.864020;76070.038584;69925.882775;average overall mshr miss latency 
system.cpu06.icache.overall_avg_mshr_miss_latency::total;78815.754960;76953.375366;75172.733078;72050.864020;76070.038584;69925.882775;average overall mshr miss latency 
system.cpu06.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu06.dcache.tags.replacements;28277;11481;914;4755;41649;11677;number of replacements 
system.cpu06.dcache.tags.tagsinuse;453.545733;872.409370;896.260770;904.560964;856.512475;947.014372;Cycle average of tags in use 
system.cpu06.dcache.tags.total_refs;2544453;383298;6539;1367057;1358232;272343;Total number of references to valid blocks. 
system.cpu06.dcache.tags.sampled_refs;28277;11481;914;4755;41649;12701;Sample count of references to valid blocks. 
system.cpu06.dcache.tags.avg_refs;89.983131;33.385419;7.154267;287.498843;32.611395;21.442642;Average number of references to valid blocks. 
system.cpu06.dcache.tags.warmup_cycle;0;0;0;0;7643507560000;0;Cycle when the warmup percentage was hit. 
system.cpu06.dcache.tags.occ_blocks::cpu06.data;453.545733;872.409370;896.260770;904.560964;856.512475;947.014372;Average occupied blocks per requestor 
system.cpu06.dcache.tags.occ_percent::cpu06.data;0.442916;0.851962;0.875255;0.883360;0.836438;0.924819;Average percentage of cache occupancy 
system.cpu06.dcache.tags.occ_percent::total;0.442916;0.851962;0.875255;0.883360;0.836438;0.924819;Average percentage of cache occupancy 
system.cpu06.dcache.tags.occ_task_id_blocks::1024;879;921;885;824;823;1024;Occupied blocks per task id 
system.cpu06.dcache.tags.age_task_id_blocks_1024::3;4;1;5;13;3;170;Occupied blocks per task id 
system.cpu06.dcache.tags.age_task_id_blocks_1024::4;875;887;874;811;819;2;Occupied blocks per task id 
system.cpu06.dcache.tags.occ_task_id_percent::1024;0.858398;0.899414;0.864258;0.804688;0.803711;1;Percentage of cache occupancy per task id 
system.cpu06.dcache.tags.tag_accesses;5959024;2834714;170632;1006037;1979710;389093;Number of tag accesses 
system.cpu06.dcache.tags.data_accesses;5959024;2834714;170632;1006037;1979710;389093;Number of data accesses 
system.cpu06.dcache.ReadReq_hits::cpu06.data;1906672;909104;54561;330790;679051;87653;number of ReadReq hits 
system.cpu06.dcache.ReadReq_hits::total;1906672;909104;54561;330790;679051;87653;number of ReadReq hits 
system.cpu06.dcache.WriteReq_hits::cpu06.data;934106;451141;26837;156694;238223;86119;number of WriteReq hits 
system.cpu06.dcache.WriteReq_hits::total;934106;451141;26837;156694;238223;86119;number of WriteReq hits 
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data;18482;6955;464;1099;1440;1275;number of LoadLockedReq hits 
system.cpu06.dcache.LoadLockedReq_hits::total;18482;6955;464;1099;1440;1275;number of LoadLockedReq hits 
system.cpu06.dcache.StoreCondReq_hits::cpu06.data;12507;4781;322;792;1133;1320;number of StoreCondReq hits 
system.cpu06.dcache.StoreCondReq_hits::total;12507;4781;322;792;1133;1320;number of StoreCondReq hits 
system.cpu06.dcache.demand_hits::cpu06.data;2840778;1360245;81398;487484;917274;173772;number of demand (read+write) hits 
system.cpu06.dcache.demand_hits::total;2840778;1360245;81398;487484;917274;173772;number of demand (read+write) hits 
system.cpu06.dcache.overall_hits::cpu06.data;2840778;1360245;81398;487484;917274;173772;number of overall hits 
system.cpu06.dcache.overall_hits::total;2840778;1360245;81398;487484;917274;173772;number of overall hits 
system.cpu06.dcache.ReadReq_misses::cpu06.data;61793;23871;1736;7230;22518;5146;number of ReadReq misses 
system.cpu06.dcache.ReadReq_misses::total;61793;23871;1736;7230;22518;5146;number of ReadReq misses 
system.cpu06.dcache.WriteReq_misses::cpu06.data;6999;5968;237;1478;23483;6813;number of WriteReq misses 
system.cpu06.dcache.WriteReq_misses::total;6999;5968;237;1478;23483;6813;number of WriteReq misses 
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data;1953;406;69;368;524;138;number of LoadLockedReq misses 
system.cpu06.dcache.LoadLockedReq_misses::total;1953;406;69;368;524;138;number of LoadLockedReq misses 
system.cpu06.dcache.StoreCondReq_misses::cpu06.data;3993;2456;158;601;663;67;number of StoreCondReq misses 
system.cpu06.dcache.StoreCondReq_misses::total;3993;2456;158;601;663;67;number of StoreCondReq misses 
system.cpu06.dcache.demand_misses::cpu06.data;68792;29839;1973;8708;46001;11959;number of demand (read+write) misses 
system.cpu06.dcache.demand_misses::total;68792;29839;1973;8708;46001;11959;number of demand (read+write) misses 
system.cpu06.dcache.overall_misses::cpu06.data;68792;29839;1973;8708;46001;11959;number of overall misses 
system.cpu06.dcache.overall_misses::total;68792;29839;1973;8708;46001;11959;number of overall misses 
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data;4478065302;1618526275;117763352;520275362;2323578033;501921467;number of ReadReq miss cycles 
system.cpu06.dcache.ReadReq_miss_latency::total;4478065302;1618526275;117763352;520275362;2323578033;501921467;number of ReadReq miss cycles 
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data;442061316;332398142;13730313;93234496;2597973277;621499972;number of WriteReq miss cycles 
system.cpu06.dcache.WriteReq_miss_latency::total;442061316;332398142;13730313;93234496;2597973277;621499972;number of WriteReq miss cycles 
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data;162869275;38944994;5480499;24893749;35417746;12232250;number of LoadLockedReq miss cycles 
system.cpu06.dcache.LoadLockedReq_miss_latency::total;162869275;38944994;5480499;24893749;35417746;12232250;number of LoadLockedReq miss cycles 
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data;197246807;130884737;8430907;35008819;38635886;3806989;number of StoreCondReq miss cycles 
system.cpu06.dcache.StoreCondReq_miss_latency::total;197246807;130884737;8430907;35008819;38635886;3806989;number of StoreCondReq miss cycles 
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data;37256997;1224000;648000;904000;1972000;288000;number of StoreCondFailReq miss cycles 
system.cpu06.dcache.StoreCondFailReq_miss_latency::total;37256997;1224000;648000;904000;1972000;288000;number of StoreCondFailReq miss cycles 
system.cpu06.dcache.demand_miss_latency::cpu06.data;4920126618;1950924417;131493665;613509858;4921551310;1123421439;number of demand (read+write) miss cycles 
system.cpu06.dcache.demand_miss_latency::total;4920126618;1950924417;131493665;613509858;4921551310;1123421439;number of demand (read+write) miss cycles 
system.cpu06.dcache.overall_miss_latency::cpu06.data;4920126618;1950924417;131493665;613509858;4921551310;1123421439;number of overall miss cycles 
system.cpu06.dcache.overall_miss_latency::total;4920126618;1950924417;131493665;613509858;4921551310;1123421439;number of overall miss cycles 
system.cpu06.dcache.ReadReq_accesses::cpu06.data;1968465;932975;56297;338020;701569;92799;number of ReadReq accesses(hits+misses) 
system.cpu06.dcache.ReadReq_accesses::total;1968465;932975;56297;338020;701569;92799;number of ReadReq accesses(hits+misses) 
system.cpu06.dcache.WriteReq_accesses::cpu06.data;941105;457109;27074;158172;261706;92932;number of WriteReq accesses(hits+misses) 
system.cpu06.dcache.WriteReq_accesses::total;941105;457109;27074;158172;261706;92932;number of WriteReq accesses(hits+misses) 
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data;20435;7361;533;1467;1964;1413;number of LoadLockedReq accesses(hits+misses) 
system.cpu06.dcache.LoadLockedReq_accesses::total;20435;7361;533;1467;1964;1413;number of LoadLockedReq accesses(hits+misses) 
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data;16500;7237;480;1393;1796;1387;number of StoreCondReq accesses(hits+misses) 
system.cpu06.dcache.StoreCondReq_accesses::total;16500;7237;480;1393;1796;1387;number of StoreCondReq accesses(hits+misses) 
system.cpu06.dcache.demand_accesses::cpu06.data;2909570;1390084;83371;496192;963275;185731;number of demand (read+write) accesses 
system.cpu06.dcache.demand_accesses::total;2909570;1390084;83371;496192;963275;185731;number of demand (read+write) accesses 
system.cpu06.dcache.overall_accesses::cpu06.data;2909570;1390084;83371;496192;963275;185731;number of overall (read+write) accesses 
system.cpu06.dcache.overall_accesses::total;2909570;1390084;83371;496192;963275;185731;number of overall (read+write) accesses 
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data;0.031391;0.025586;0.030836;0.021389;0.032097;0.055453;miss rate for ReadReq accesses 
system.cpu06.dcache.ReadReq_miss_rate::total;0.031391;0.025586;0.030836;0.021389;0.032097;0.055453;miss rate for ReadReq accesses 
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data;0.007437;0.013056;0.008754;0.009344;0.089730;0.073312;miss rate for WriteReq accesses 
system.cpu06.dcache.WriteReq_miss_rate::total;0.007437;0.013056;0.008754;0.009344;0.089730;0.073312;miss rate for WriteReq accesses 
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data;0.095571;0.055156;0.129456;0.250852;0.266802;0.097665;miss rate for LoadLockedReq accesses 
system.cpu06.dcache.LoadLockedReq_miss_rate::total;0.095571;0.055156;0.129456;0.250852;0.266802;0.097665;miss rate for LoadLockedReq accesses 
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data;0.242000;0.339367;0.329167;0.431443;0.369154;0.048306;miss rate for StoreCondReq accesses 
system.cpu06.dcache.StoreCondReq_miss_rate::total;0.242000;0.339367;0.329167;0.431443;0.369154;0.048306;miss rate for StoreCondReq accesses 
system.cpu06.dcache.demand_miss_rate::cpu06.data;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;miss rate for demand accesses 
system.cpu06.dcache.demand_miss_rate::total;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;miss rate for demand accesses 
system.cpu06.dcache.overall_miss_rate::cpu06.data;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;miss rate for overall accesses 
system.cpu06.dcache.overall_miss_rate::total;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;miss rate for overall accesses 
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data;72468.812034;67803.036111;67836.032258;71960.630982;103187.584732;97536.235328;average ReadReq miss latency 
system.cpu06.dcache.ReadReq_avg_miss_latency::total;72468.812034;67803.036111;67836.032258;71960.630982;103187.584732;97536.235328;average ReadReq miss latency 
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data;63160.639520;55696.739611;57933.810127;63081.526387;110632.086062;91222.658447;average WriteReq miss latency 
system.cpu06.dcache.WriteReq_avg_miss_latency::total;63160.639520;55696.739611;57933.810127;63081.526387;110632.086062;91222.658447;average WriteReq miss latency 
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data;83394.406042;95923.630542;79427.521739;67646.057065;67591.118321;88639.492754;average LoadLockedReq miss latency 
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total;83394.406042;95923.630542;79427.521739;67646.057065;67591.118321;88639.492754;average LoadLockedReq miss latency 
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data;49398.148510;53291.831026;53360.170886;58250.946755;58274.337858;56820.731343;average StoreCondReq miss latency 
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total;49398.148510;53291.831026;53360.170886;58250.946755;58274.337858;56820.731343;average StoreCondReq miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data;71521.784771;65381.695667;66646.561075;70453.589573;106987.920045;93939.412911;average overall miss latency 
system.cpu06.dcache.demand_avg_miss_latency::total;71521.784771;65381.695667;66646.561075;70453.589573;106987.920045;93939.412911;average overall miss latency 
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data;71521.784771;65381.695667;66646.561075;70453.589573;106987.920045;93939.412911;average overall miss latency 
system.cpu06.dcache.overall_avg_miss_latency::total;71521.784771;65381.695667;66646.561075;70453.589573;106987.920045;93939.412911;average overall miss latency 
system.cpu06.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu06.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu06.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu06.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu06.dcache.writebacks::writebacks;3520;1560;88;987;25899;7266;number of writebacks 
system.cpu06.dcache.writebacks::total;3520;1560;88;987;25899;7266;number of writebacks 
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data;61793;23871;1736;7230;22518;5146;number of ReadReq MSHR misses 
system.cpu06.dcache.ReadReq_mshr_misses::total;61793;23871;1736;7230;22518;5146;number of ReadReq MSHR misses 
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data;6999;5968;237;1478;23483;6813;number of WriteReq MSHR misses 
system.cpu06.dcache.WriteReq_mshr_misses::total;6999;5968;237;1478;23483;6813;number of WriteReq MSHR misses 
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data;1953;406;69;368;524;138;number of LoadLockedReq MSHR misses 
system.cpu06.dcache.LoadLockedReq_mshr_misses::total;1953;406;69;368;524;138;number of LoadLockedReq MSHR misses 
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data;3990;2455;158;601;662;67;number of StoreCondReq MSHR misses 
system.cpu06.dcache.StoreCondReq_mshr_misses::total;3990;2455;158;601;662;67;number of StoreCondReq MSHR misses 
system.cpu06.dcache.demand_mshr_misses::cpu06.data;68792;29839;1973;8708;46001;11959;number of demand (read+write) MSHR misses 
system.cpu06.dcache.demand_mshr_misses::total;68792;29839;1973;8708;46001;11959;number of demand (read+write) MSHR misses 
system.cpu06.dcache.overall_mshr_misses::cpu06.data;68792;29839;1973;8708;46001;11959;number of overall MSHR misses 
system.cpu06.dcache.overall_mshr_misses::total;68792;29839;1973;8708;46001;11959;number of overall MSHR misses 
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data;2986657698;1064060725;77441648;350285638;1735225967;365049533;number of ReadReq MSHR miss cycles 
system.cpu06.dcache.ReadReq_mshr_miss_latency::total;2986657698;1064060725;77441648;350285638;1735225967;365049533;number of ReadReq MSHR miss cycles 
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data;230422684;148199858;6440687;54511504;1971730723;457257028;number of WriteReq MSHR miss cycles 
system.cpu06.dcache.WriteReq_mshr_miss_latency::total;230422684;148199858;6440687;54511504;1971730723;457257028;number of WriteReq MSHR miss cycles 
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data;112599725;28138006;3799501;16579251;23545254;8668750;number of LoadLockedReq MSHR miss cycles 
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total;112599725;28138006;3799501;16579251;23545254;8668750;number of LoadLockedReq MSHR miss cycles 
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data;97152193;53296263;4170093;20113181;23409114;2307011;number of StoreCondReq MSHR miss cycles 
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total;97152193;53296263;4170093;20113181;23409114;2307011;number of StoreCondReq MSHR miss cycles 
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data;26180003;850000;450000;640000;1400000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total;26180003;850000;450000;640000;1400000;200000;number of StoreCondFailReq MSHR miss cycles 
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data;3217080382;1212260583;83882335;404797142;3706956690;822306561;number of demand (read+write) MSHR miss cycles 
system.cpu06.dcache.demand_mshr_miss_latency::total;3217080382;1212260583;83882335;404797142;3706956690;822306561;number of demand (read+write) MSHR miss cycles 
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data;3217080382;1212260583;83882335;404797142;3706956690;822306561;number of overall MSHR miss cycles 
system.cpu06.dcache.overall_mshr_miss_latency::total;3217080382;1212260583;83882335;404797142;3706956690;822306561;number of overall MSHR miss cycles 
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency::cpu06.data;10830000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency::total;10830000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency::cpu06.data;1156436000;529216000;34098000;70736000;68204000;8962000;number of WriteReq MSHR uncacheable cycles 
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency::total;1156436000;529216000;34098000;70736000;68204000;8962000;number of WriteReq MSHR uncacheable cycles 
system.cpu06.dcache.overall_mshr_uncacheable_latency::cpu06.data;1167266000;529216000;34098000;70736000;68204000;8962000;number of overall MSHR uncacheable cycles 
system.cpu06.dcache.overall_mshr_uncacheable_latency::total;1167266000;529216000;34098000;70736000;68204000;8962000;number of overall MSHR uncacheable cycles 
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data;0.031391;0.025586;0.030836;0.021389;0.032097;0.055453;mshr miss rate for ReadReq accesses 
system.cpu06.dcache.ReadReq_mshr_miss_rate::total;0.031391;0.025586;0.030836;0.021389;0.032097;0.055453;mshr miss rate for ReadReq accesses 
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data;0.007437;0.013056;0.008754;0.009344;0.089730;0.073312;mshr miss rate for WriteReq accesses 
system.cpu06.dcache.WriteReq_mshr_miss_rate::total;0.007437;0.013056;0.008754;0.009344;0.089730;0.073312;mshr miss rate for WriteReq accesses 
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data;0.095571;0.055156;0.129456;0.250852;0.266802;0.097665;mshr miss rate for LoadLockedReq accesses 
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total;0.095571;0.055156;0.129456;0.250852;0.266802;0.097665;mshr miss rate for LoadLockedReq accesses 
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data;0.241818;0.339229;0.329167;0.431443;0.368597;0.048306;mshr miss rate for StoreCondReq accesses 
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total;0.241818;0.339229;0.329167;0.431443;0.368597;0.048306;mshr miss rate for StoreCondReq accesses 
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;mshr miss rate for demand accesses 
system.cpu06.dcache.demand_mshr_miss_rate::total;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;mshr miss rate for demand accesses 
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;mshr miss rate for overall accesses 
system.cpu06.dcache.overall_mshr_miss_rate::total;0.023643;0.021466;0.023665;0.017550;0.047755;0.064389;mshr miss rate for overall accesses 
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data;48333.269108;44575.456621;44609.244240;48448.912586;77059.506484;70938.502332;average ReadReq mshr miss latency 
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total;48333.269108;44575.456621;44609.244240;48448.912586;77059.506484;70938.502332;average ReadReq mshr miss latency 
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data;32922.229461;24832.415885;27175.894515;36881.937754;83964.175063;67115.371789;average WriteReq mshr miss latency 
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total;32922.229461;24832.415885;27175.894515;36881.937754;83964.175063;67115.371789;average WriteReq mshr miss latency 
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data;57654.749104;69305.433498;55065.231884;45052.312500;44933.690840;62817.028986;average LoadLockedReq mshr miss latency 
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57654.749104;69305.433498;55065.231884;45052.312500;44933.690840;62817.028986;average LoadLockedReq mshr miss latency 
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data;24348.920551;21709.272098;26392.993671;33466.191348;35361.199396;34433;average StoreCondReq mshr miss latency 
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total;24348.920551;21709.272098;26392.993671;33466.191348;35361.199396;34433;average StoreCondReq mshr miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data;46765.327102;40626.716143;42515.121642;46485.661690;80584.263168;68760.478384;average overall mshr miss latency 
system.cpu06.dcache.demand_avg_mshr_miss_latency::total;46765.327102;40626.716143;42515.121642;46485.661690;80584.263168;68760.478384;average overall mshr miss latency 
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data;46765.327102;40626.716143;42515.121642;46485.661690;80584.263168;68760.478384;average overall mshr miss latency 
system.cpu06.dcache.overall_avg_mshr_miss_latency::total;46765.327102;40626.716143;42515.121642;46485.661690;80584.263168;68760.478384;average overall mshr miss latency 
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu06.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency::cpu06.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu06.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu07.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu07.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu07.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu07.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu07.dtb.read_hits;2039281;1566853;56729;325556;667321;7794;DTB read hits 
system.cpu07.dtb.read_misses;371;245;0;26;2581;0;DTB read misses 
system.cpu07.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu07.dtb.read_accesses;34037;152701;0;180204;535544;0;DTB read accesses 
system.cpu07.dtb.write_hits;1039848;788056;27737;151995;241290;4186;DTB write hits 
system.cpu07.dtb.write_misses;106;94;0;6;24892;0;DTB write misses 
system.cpu07.dtb.write_acv;5;12;0;0;0;0;DTB write access violations 
system.cpu07.dtb.write_accesses;15515;83826;0;83004;156516;0;DTB write accesses 
system.cpu07.dtb.data_hits;3079129;2354909;84466;477551;908611;11980;DTB hits 
system.cpu07.dtb.data_misses;477;339;0;32;27473;0;DTB misses 
system.cpu07.dtb.data_acv;5;12;0;0;0;0;DTB access violations 
system.cpu07.dtb.data_accesses;49552;236527;0;263208;692060;0;DTB accesses 
system.cpu07.itb.fetch_hits;1140788;1228470;27889;962147;3417416;5119;ITB hits 
system.cpu07.itb.fetch_misses;152;182;0;9;15;0;ITB misses 
system.cpu07.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu07.itb.fetch_accesses;1140940;1228652;27889;962156;3417431;5119;ITB accesses 
system.cpu07.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu07.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu07.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu07.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu07.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu07.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu07.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu07.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu07.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu07.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu07.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu07.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu07.numCycles;499013646;222582857;12293925;21874849;23144547;2343749;number of cpu cycles simulated 
system.cpu07.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu07.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu07.committedInsts;9432233;7322638;264114;1571961;3981935;34119;Number of instructions committed 
system.cpu07.committedOps;9432233;7322638;264114;1571961;3981935;34119;Number of ops (including micro ops) committed 
system.cpu07.num_int_alu_accesses;9068492;7056501;254473;1377145;2337011;32508;Number of integer alu accesses 
system.cpu07.num_fp_alu_accesses;5304;97108;0;425540;1591899;0;Number of float alu accesses 
system.cpu07.num_func_calls;373390;274476;10498;26068;21861;1444;number of times a function call or return occured 
system.cpu07.num_conditional_control_insts;771287;658052;21416;157612;191167;2558;number of instructions that are conditional controls 
system.cpu07.num_int_insts;9068492;7056501;254473;1377145;2337011;32508;number of integer instructions 
system.cpu07.num_fp_insts;5304;97108;0;425540;1591899;0;number of float instructions 
system.cpu07.num_int_register_reads;12431448;9909707;350033;2338696;4674009;43697;number of times the integer registers were read 
system.cpu07.num_int_register_writes;7165755;5489025;202662;889140;1854800;25552;number of times the integer registers were written 
system.cpu07.num_fp_register_reads;3217;90312;0;422909;2705204;0;number of times the floating registers were read 
system.cpu07.num_fp_register_writes;3208;72497;0;341032;1574407;0;number of times the floating registers were written 
system.cpu07.num_mem_refs;3085141;2362668;84611;478271;939143;12005;number of memory refs 
system.cpu07.num_load_insts;2040254;1569991;56729;325837;672588;7794;Number of load instructions 
system.cpu07.num_store_insts;1044887;792677;27882;152434;266555;4211;Number of store instructions 
system.cpu07.num_idle_cycles;473104165.099905;202262234.966607;11572743.388572;17674596.469126;12873752.974670;2249470.739226;Number of idle cycles 
system.cpu07.num_busy_cycles;25909480.900095;20320622.033393;721181.611428;4200252.530874;10270794.025330;94278.260774;Number of busy cycles 
system.cpu07.not_idle_fraction;0.051921;0.091295;0.058662;0.192013;0.443767;0.040225;Percentage of non-idle cycles 
system.cpu07.idle_fraction;0.948079;0.908705;0.941338;0.807987;0.556233;0.959775;Percentage of idle cycles 
system.cpu07.Branches;1328782;1048714;36915;195144;223373;4767;Number of branches fetched 
system.cpu07.op_class::No_OpClass;52996;42054;1236;5797;69941;218;Class of executed instruction 
system.cpu07.op_class::IntAlu;5880205;4637483;166933;891463;1142715;19862;Class of executed instruction 
system.cpu07.op_class::IntMult;34883;23388;1009;2636;2194;120;Class of executed instruction 
system.cpu07.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::FloatAdd;1240;24052;0;87874;803127;0;Class of executed instruction 
system.cpu07.op_class::FloatCmp;0;1715;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::FloatCvt;0;392;0;600;5;0;Class of executed instruction 
system.cpu07.op_class::FloatMult;0;6724;0;81408;753849;0;Class of executed instruction 
system.cpu07.op_class::FloatDiv;231;1343;0;701;0;0;Class of executed instruction 
system.cpu07.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::MemRead;2075372;1594935;57733;328398;675241;7971;Class of executed instruction 
system.cpu07.op_class::MemWrite;1044982;793779;27882;152511;266609;4211;Class of executed instruction 
system.cpu07.op_class::IprAccess;342806;197124;9321;20605;295727;1737;Class of executed instruction 
system.cpu07.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu07.op_class::total;9432715;7322989;264114;1571993;4009408;34119;Class of executed instruction 
system.cpu07.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu07.kern.inst.quiesce;7253;2497;144;228;159;25;number of quiesce instructions executed 
system.cpu07.kern.inst.hwrei;83281;46128;2256;4738;32292;426;number of hwrei instructions executed 
system.cpu07.kern.ipl_count::0;18749;11200;518;1170;1185;97;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::22;4587;2280;126;224;237;24;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::30;87;314;19;41;37;1;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::31;49920;25918;1341;2656;2780;256;number of times we switched to this ipl 
system.cpu07.kern.ipl_count::total;73343;39712;2004;4091;4239;378;number of times we switched to this ipl 
system.cpu07.kern.ipl_good::0;18747;11200;518;1170;1185;97;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::22;4587;2280;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::30;87;314;19;41;37;1;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::31;18660;10886;499;1131;1158;96;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_good::total;42081;24680;1162;2566;2617;218;number of times we switched to this ipl from a different ipl 
system.cpu07.kern.ipl_ticks::0;4329306550000;2096900630000;118725480000;205860190000;219658560000;22662330000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::22;14117280000;7147650000;387470000;703780000;778020000;73420000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::30;859390000;2322080000;188770000;335410000;319970000;9880000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::31;645839600000;119471570000;3637530000;11849110000;10688920000;691860000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_ticks::total;4990122820000;2225841930000;122939250000;218748490000;231445470000;23437490000;number of cycles we spent at this ipl 
system.cpu07.kern.ipl_used::0;0.999893;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::31;0.373798;0.420017;0.372110;0.425828;0.416547;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.ipl_used::total;0.573756;0.621475;0.579840;0.627231;0.617363;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu07.kern.syscall::3;1;1;;;;;number of syscalls executed 
system.cpu07.kern.syscall::6;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::17;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::33;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::45;3;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::71;4;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::74;1;;;;;;number of syscalls executed 
system.cpu07.kern.syscall::total;12;5;;1;1;;number of syscalls executed 
system.cpu07.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wripir;15;262;;22;3;;number of callpals executed 
system.cpu07.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::swpctx;79;553;;49;32;;number of callpals executed 
system.cpu07.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu07.kern.callpal::swpipl;63895;34074;1714;3481;3615;328;number of callpals executed 
system.cpu07.kern.callpal::rdps;9176;4590;252;452;474;48;number of callpals executed 
system.cpu07.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::wrusp;1;;;;;;number of callpals executed 
system.cpu07.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu07.kern.callpal::rti;4773;3044;145;346;350;25;number of callpals executed 
system.cpu07.kern.callpal::callsys;15;437;;81;32;;number of callpals executed 
system.cpu07.kern.callpal::imb;2;1;;;;;number of callpals executed 
system.cpu07.kern.callpal::rdunique;1;36;;2;20;;number of callpals executed 
system.cpu07.kern.callpal::total;77971;43001;2111;4433;4530;401;number of callpals executed 
system.cpu07.kern.mode_switch::kernel;4853;3598;145;395;382;25;number of protection mode switches 
system.cpu07.kern.mode_switch::user;101;470;0;109;178;0;number of protection mode switches 
system.cpu07.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu07.kern.mode_switch_good::kernel;0.020606;0.130906;0;0.275949;0.465969;0;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::user;1;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu07.kern.mode_switch_good::total;0.040573;0.231318;0;0.432540;0.635714;0;fraction of useful protection mode switches 
system.cpu07.kern.mode_ticks::kernel;4985884090000;2135052920000;0;343606810000;138617120000;0;number of ticks spent at the given mode 
system.cpu07.kern.mode_ticks::user;4238690000;18656640000;0;23450060000;83220760000;0;number of ticks spent at the given mode 
system.cpu07.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu07.kern.swap_context;80;553;0;49;32;0;number of times the context was actually changed 
system.cpu07.icache.tags.replacements;27051;53108;783;5203;4965;48;number of replacements 
system.cpu07.icache.tags.tagsinuse;380.556913;512;512;512;512;512;Cycle average of tags in use 
system.cpu07.icache.tags.total_refs;9111937;6037905;49829;1947181;4265719;1131087;Total number of references to valid blocks. 
system.cpu07.icache.tags.sampled_refs;27051;53108;783;5203;4965;560;Sample count of references to valid blocks. 
system.cpu07.icache.tags.avg_refs;336.842889;113.691063;63.638570;374.241976;859.157905;2019.798214;Average number of references to valid blocks. 
system.cpu07.icache.tags.warmup_cycle;4978983558750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu07.icache.tags.occ_blocks::cpu07.inst;380.556913;512;512;512;512;512;Average occupied blocks per requestor 
system.cpu07.icache.tags.occ_percent::cpu07.inst;0.743275;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu07.icache.tags.occ_percent::total;0.743275;1;1;1;1;1;Average percentage of cache occupancy 
system.cpu07.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::0;15;;;;;;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::1;60;;;;;;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::2;19;12;9;2;2;2;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::3;294;2;5;52;;;Occupied blocks per task id 
system.cpu07.icache.tags.age_task_id_blocks_1024::4;124;498;498;458;510;510;Occupied blocks per task id 
system.cpu07.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu07.icache.tags.tag_accesses;18893005;14699084;529011;3149189;8023781;68286;Number of tag accesses 
system.cpu07.icache.tags.data_accesses;18893005;14699084;529011;3149189;8023781;68286;Number of data accesses 
system.cpu07.icache.ReadReq_hits::cpu07.inst;9405143;7269880;263331;1566790;4004443;34071;number of ReadReq hits 
system.cpu07.icache.ReadReq_hits::total;9405143;7269880;263331;1566790;4004443;34071;number of ReadReq hits 
system.cpu07.icache.demand_hits::cpu07.inst;9405143;7269880;263331;1566790;4004443;34071;number of demand (read+write) hits 
system.cpu07.icache.demand_hits::total;9405143;7269880;263331;1566790;4004443;34071;number of demand (read+write) hits 
system.cpu07.icache.overall_hits::cpu07.inst;9405143;7269880;263331;1566790;4004443;34071;number of overall hits 
system.cpu07.icache.overall_hits::total;9405143;7269880;263331;1566790;4004443;34071;number of overall hits 
system.cpu07.icache.ReadReq_misses::cpu07.inst;27573;53108;783;5203;4965;48;number of ReadReq misses 
system.cpu07.icache.ReadReq_misses::total;27573;53108;783;5203;4965;48;number of ReadReq misses 
system.cpu07.icache.demand_misses::cpu07.inst;27573;53108;783;5203;4965;48;number of demand (read+write) misses 
system.cpu07.icache.demand_misses::total;27573;53108;783;5203;4965;48;number of demand (read+write) misses 
system.cpu07.icache.overall_misses::cpu07.inst;27573;53108;783;5203;4965;48;number of overall misses 
system.cpu07.icache.overall_misses::total;27573;53108;783;5203;4965;48;number of overall misses 
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst;2839368000;5197535998;78373750;508741250;503167000;5197250;number of ReadReq miss cycles 
system.cpu07.icache.ReadReq_miss_latency::total;2839368000;5197535998;78373750;508741250;503167000;5197250;number of ReadReq miss cycles 
system.cpu07.icache.demand_miss_latency::cpu07.inst;2839368000;5197535998;78373750;508741250;503167000;5197250;number of demand (read+write) miss cycles 
system.cpu07.icache.demand_miss_latency::total;2839368000;5197535998;78373750;508741250;503167000;5197250;number of demand (read+write) miss cycles 
system.cpu07.icache.overall_miss_latency::cpu07.inst;2839368000;5197535998;78373750;508741250;503167000;5197250;number of overall miss cycles 
system.cpu07.icache.overall_miss_latency::total;2839368000;5197535998;78373750;508741250;503167000;5197250;number of overall miss cycles 
system.cpu07.icache.ReadReq_accesses::cpu07.inst;9432716;7322988;264114;1571993;4009408;34119;number of ReadReq accesses(hits+misses) 
system.cpu07.icache.ReadReq_accesses::total;9432716;7322988;264114;1571993;4009408;34119;number of ReadReq accesses(hits+misses) 
system.cpu07.icache.demand_accesses::cpu07.inst;9432716;7322988;264114;1571993;4009408;34119;number of demand (read+write) accesses 
system.cpu07.icache.demand_accesses::total;9432716;7322988;264114;1571993;4009408;34119;number of demand (read+write) accesses 
system.cpu07.icache.overall_accesses::cpu07.inst;9432716;7322988;264114;1571993;4009408;34119;number of overall (read+write) accesses 
system.cpu07.icache.overall_accesses::total;9432716;7322988;264114;1571993;4009408;34119;number of overall (read+write) accesses 
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;miss rate for ReadReq accesses 
system.cpu07.icache.ReadReq_miss_rate::total;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;miss rate for ReadReq accesses 
system.cpu07.icache.demand_miss_rate::cpu07.inst;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;miss rate for demand accesses 
system.cpu07.icache.demand_miss_rate::total;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;miss rate for demand accesses 
system.cpu07.icache.overall_miss_rate::cpu07.inst;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;miss rate for overall accesses 
system.cpu07.icache.overall_miss_rate::total;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;miss rate for overall accesses 
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst;102976.389947;97867.289260;100094.189017;97778.445128;101342.799597;108276.041667;average ReadReq miss latency 
system.cpu07.icache.ReadReq_avg_miss_latency::total;102976.389947;97867.289260;100094.189017;97778.445128;101342.799597;108276.041667;average ReadReq miss latency 
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst;102976.389947;97867.289260;100094.189017;97778.445128;101342.799597;108276.041667;average overall miss latency 
system.cpu07.icache.demand_avg_miss_latency::total;102976.389947;97867.289260;100094.189017;97778.445128;101342.799597;108276.041667;average overall miss latency 
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst;102976.389947;97867.289260;100094.189017;97778.445128;101342.799597;108276.041667;average overall miss latency 
system.cpu07.icache.overall_avg_miss_latency::total;102976.389947;97867.289260;100094.189017;97778.445128;101342.799597;108276.041667;average overall miss latency 
system.cpu07.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu07.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst;27573;53108;783;5203;4965;48;number of ReadReq MSHR misses 
system.cpu07.icache.ReadReq_mshr_misses::total;27573;53108;783;5203;4965;48;number of ReadReq MSHR misses 
system.cpu07.icache.demand_mshr_misses::cpu07.inst;27573;53108;783;5203;4965;48;number of demand (read+write) MSHR misses 
system.cpu07.icache.demand_mshr_misses::total;27573;53108;783;5203;4965;48;number of demand (read+write) MSHR misses 
system.cpu07.icache.overall_mshr_misses::cpu07.inst;27573;53108;783;5203;4965;48;number of overall MSHR misses 
system.cpu07.icache.overall_mshr_misses::total;27573;53108;783;5203;4965;48;number of overall MSHR misses 
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst;2104933000;3822621002;57921250;374247750;374446000;3858750;number of ReadReq MSHR miss cycles 
system.cpu07.icache.ReadReq_mshr_miss_latency::total;2104933000;3822621002;57921250;374247750;374446000;3858750;number of ReadReq MSHR miss cycles 
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst;2104933000;3822621002;57921250;374247750;374446000;3858750;number of demand (read+write) MSHR miss cycles 
system.cpu07.icache.demand_mshr_miss_latency::total;2104933000;3822621002;57921250;374247750;374446000;3858750;number of demand (read+write) MSHR miss cycles 
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst;2104933000;3822621002;57921250;374247750;374446000;3858750;number of overall MSHR miss cycles 
system.cpu07.icache.overall_mshr_miss_latency::total;2104933000;3822621002;57921250;374247750;374446000;3858750;number of overall MSHR miss cycles 
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;mshr miss rate for ReadReq accesses 
system.cpu07.icache.ReadReq_mshr_miss_rate::total;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;mshr miss rate for ReadReq accesses 
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;mshr miss rate for demand accesses 
system.cpu07.icache.demand_mshr_miss_rate::total;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;mshr miss rate for demand accesses 
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;mshr miss rate for overall accesses 
system.cpu07.icache.overall_mshr_miss_rate::total;0.002923;0.007252;0.002965;0.003310;0.001238;0.001407;mshr miss rate for overall accesses 
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst;76340.369202;71978.251902;73973.499361;71929.223525;75417.119839;80390.625000;average ReadReq mshr miss latency 
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total;76340.369202;71978.251902;73973.499361;71929.223525;75417.119839;80390.625000;average ReadReq mshr miss latency 
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst;76340.369202;71978.251902;73973.499361;71929.223525;75417.119839;80390.625000;average overall mshr miss latency 
system.cpu07.icache.demand_avg_mshr_miss_latency::total;76340.369202;71978.251902;73973.499361;71929.223525;75417.119839;80390.625000;average overall mshr miss latency 
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst;76340.369202;71978.251902;73973.499361;71929.223525;75417.119839;80390.625000;average overall mshr miss latency 
system.cpu07.icache.overall_avg_mshr_miss_latency::total;76340.369202;71978.251902;73973.499361;71929.223525;75417.119839;80390.625000;average overall mshr miss latency 
system.cpu07.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu07.dcache.tags.replacements;37858;29120;871;4159;34208;7;number of replacements 
system.cpu07.dcache.tags.tagsinuse;455.576423;747.487742;677.025385;751.272720;863.659274;867.898283;Cycle average of tags in use 
system.cpu07.dcache.tags.total_refs;2890419;1206215;53420;1252143;1127833;193000;Total number of references to valid blocks. 
system.cpu07.dcache.tags.sampled_refs;37858;29120;871;4159;34208;831;Sample count of references to valid blocks. 
system.cpu07.dcache.tags.avg_refs;76.348962;41.422218;61.331803;301.068286;32.969861;232.250301;Average number of references to valid blocks. 
system.cpu07.dcache.tags.warmup_cycle;4977855398750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu07.dcache.tags.occ_blocks::cpu07.data;455.576423;747.487742;677.025385;751.272720;863.659274;867.898283;Average occupied blocks per requestor 
system.cpu07.dcache.tags.occ_percent::cpu07.data;0.444899;0.729968;0.661158;0.733665;0.843417;0.847557;Average percentage of cache occupancy 
system.cpu07.dcache.tags.occ_percent::total;0.444899;0.729968;0.661158;0.733665;0.843417;0.847557;Average percentage of cache occupancy 
system.cpu07.dcache.tags.occ_task_id_blocks::1024;1024;736;642;803;881;824;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::0;2;;;;;;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::1;90;;;;;;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::2;853;32;6;;1;1;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::3;63;1;7;38;3;3;Occupied blocks per task id 
system.cpu07.dcache.tags.age_task_id_blocks_1024::4;16;703;629;765;877;820;Occupied blocks per task id 
system.cpu07.dcache.tags.occ_task_id_percent::1024;1;0.718750;0.626953;0.784180;0.860352;0.804688;Percentage of cache occupancy per task id 
system.cpu07.dcache.tags.tag_accesses;6218387;4773233;170392;962614;1859403;23990;Number of tag accesses 
system.cpu07.dcache.tags.data_accesses;6218387;4773233;170392;962614;1859403;23990;Number of data accesses 
system.cpu07.dcache.ReadReq_hits::cpu07.data;1955741;1503528;54493;317715;652155;7573;number of ReadReq hits 
system.cpu07.dcache.ReadReq_hits::total;1955741;1503528;54493;317715;652155;7573;number of ReadReq hits 
system.cpu07.dcache.WriteReq_hits::cpu07.data;1002093;755361;26838;149084;217544;4022;number of WriteReq hits 
system.cpu07.dcache.WriteReq_hits::total;1002093;755361;26838;149084;217544;4022;number of WriteReq hits 
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data;18254;11083;461;1052;1278;102;number of LoadLockedReq hits 
system.cpu07.dcache.LoadLockedReq_hits::total;18254;11083;461;1052;1278;102;number of LoadLockedReq hits 
system.cpu07.dcache.StoreCondReq_hits::cpu07.data;13264;7893;324;786;1004;65;number of StoreCondReq hits 
system.cpu07.dcache.StoreCondReq_hits::total;13264;7893;324;786;1004;65;number of StoreCondReq hits 
system.cpu07.dcache.demand_hits::cpu07.data;2957834;2258889;81331;466799;869699;11595;number of demand (read+write) hits 
system.cpu07.dcache.demand_hits::total;2957834;2258889;81331;466799;869699;11595;number of demand (read+write) hits 
system.cpu07.dcache.overall_hits::cpu07.data;2957834;2258889;81331;466799;869699;11595;number of overall hits 
system.cpu07.dcache.overall_hits::total;2957834;2258889;81331;466799;869699;11595;number of overall hits 
system.cpu07.dcache.ReadReq_misses::cpu07.data;63780;52069;1711;6714;16126;109;number of ReadReq misses 
system.cpu07.dcache.ReadReq_misses::total;63780;52069;1711;6714;16126;109;number of ReadReq misses 
system.cpu07.dcache.WriteReq_misses::cpu07.data;12988;17513;236;1362;21806;28;number of WriteReq misses 
system.cpu07.dcache.WriteReq_misses::total;12988;17513;236;1362;21806;28;number of WriteReq misses 
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data;2057;3066;64;330;448;10;number of LoadLockedReq misses 
system.cpu07.dcache.LoadLockedReq_misses::total;2057;3066;64;330;448;10;number of LoadLockedReq misses 
system.cpu07.dcache.StoreCondReq_misses::cpu07.data;3955;5795;153;531;545;22;number of StoreCondReq misses 
system.cpu07.dcache.StoreCondReq_misses::total;3955;5795;153;531;545;22;number of StoreCondReq misses 
system.cpu07.dcache.demand_misses::cpu07.data;76768;69582;1947;8076;37932;137;number of demand (read+write) misses 
system.cpu07.dcache.demand_misses::total;76768;69582;1947;8076;37932;137;number of demand (read+write) misses 
system.cpu07.dcache.overall_misses::cpu07.data;76768;69582;1947;8076;37932;137;number of overall misses 
system.cpu07.dcache.overall_misses::total;76768;69582;1947;8076;37932;137;number of overall misses 
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data;4744373084;3690920036;118636135;489646907;1712628573;7848936;number of ReadReq miss cycles 
system.cpu07.dcache.ReadReq_miss_latency::total;4744373084;3690920036;118636135;489646907;1712628573;7848936;number of ReadReq miss cycles 
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data;1020628682;1129127674;14027565;88930748;2444015662;2210478;number of WriteReq miss cycles 
system.cpu07.dcache.WriteReq_miss_latency::total;1020628682;1129127674;14027565;88930748;2444015662;2210478;number of WriteReq miss cycles 
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data;169399360;207357237;5385737;22631246;31262478;771747;number of LoadLockedReq miss cycles 
system.cpu07.dcache.LoadLockedReq_miss_latency::total;169399360;207357237;5385737;22631246;31262478;771747;number of LoadLockedReq miss cycles 
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data;199379812;336096559;8313910;31047830;31607895;1096991;number of StoreCondReq miss cycles 
system.cpu07.dcache.StoreCondReq_miss_latency::total;199379812;336096559;8313910;31047830;31607895;1096991;number of StoreCondReq miss cycles 
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data;31114999;2088999;432000;432000;1614999;216000;number of StoreCondFailReq miss cycles 
system.cpu07.dcache.StoreCondFailReq_miss_latency::total;31114999;2088999;432000;432000;1614999;216000;number of StoreCondFailReq miss cycles 
system.cpu07.dcache.demand_miss_latency::cpu07.data;5765001766;4820047710;132663700;578577655;4156644235;10059414;number of demand (read+write) miss cycles 
system.cpu07.dcache.demand_miss_latency::total;5765001766;4820047710;132663700;578577655;4156644235;10059414;number of demand (read+write) miss cycles 
system.cpu07.dcache.overall_miss_latency::cpu07.data;5765001766;4820047710;132663700;578577655;4156644235;10059414;number of overall miss cycles 
system.cpu07.dcache.overall_miss_latency::total;5765001766;4820047710;132663700;578577655;4156644235;10059414;number of overall miss cycles 
system.cpu07.dcache.ReadReq_accesses::cpu07.data;2019521;1555597;56204;324429;668281;7682;number of ReadReq accesses(hits+misses) 
system.cpu07.dcache.ReadReq_accesses::total;2019521;1555597;56204;324429;668281;7682;number of ReadReq accesses(hits+misses) 
system.cpu07.dcache.WriteReq_accesses::cpu07.data;1015081;772874;27074;150446;239350;4050;number of WriteReq accesses(hits+misses) 
system.cpu07.dcache.WriteReq_accesses::total;1015081;772874;27074;150446;239350;4050;number of WriteReq accesses(hits+misses) 
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data;20311;14149;525;1382;1726;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu07.dcache.LoadLockedReq_accesses::total;20311;14149;525;1382;1726;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data;17219;13688;477;1317;1549;87;number of StoreCondReq accesses(hits+misses) 
system.cpu07.dcache.StoreCondReq_accesses::total;17219;13688;477;1317;1549;87;number of StoreCondReq accesses(hits+misses) 
system.cpu07.dcache.demand_accesses::cpu07.data;3034602;2328471;83278;474875;907631;11732;number of demand (read+write) accesses 
system.cpu07.dcache.demand_accesses::total;3034602;2328471;83278;474875;907631;11732;number of demand (read+write) accesses 
system.cpu07.dcache.overall_accesses::cpu07.data;3034602;2328471;83278;474875;907631;11732;number of overall (read+write) accesses 
system.cpu07.dcache.overall_accesses::total;3034602;2328471;83278;474875;907631;11732;number of overall (read+write) accesses 
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data;0.031582;0.033472;0.030443;0.020695;0.024131;0.014189;miss rate for ReadReq accesses 
system.cpu07.dcache.ReadReq_miss_rate::total;0.031582;0.033472;0.030443;0.020695;0.024131;0.014189;miss rate for ReadReq accesses 
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data;0.012795;0.022660;0.008717;0.009053;0.091105;0.006914;miss rate for WriteReq accesses 
system.cpu07.dcache.WriteReq_miss_rate::total;0.012795;0.022660;0.008717;0.009053;0.091105;0.006914;miss rate for WriteReq accesses 
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data;0.101275;0.216694;0.121905;0.238784;0.259560;0.089286;miss rate for LoadLockedReq accesses 
system.cpu07.dcache.LoadLockedReq_miss_rate::total;0.101275;0.216694;0.121905;0.238784;0.259560;0.089286;miss rate for LoadLockedReq accesses 
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data;0.229688;0.423364;0.320755;0.403189;0.351840;0.252874;miss rate for StoreCondReq accesses 
system.cpu07.dcache.StoreCondReq_miss_rate::total;0.229688;0.423364;0.320755;0.403189;0.351840;0.252874;miss rate for StoreCondReq accesses 
system.cpu07.dcache.demand_miss_rate::cpu07.data;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;miss rate for demand accesses 
system.cpu07.dcache.demand_miss_rate::total;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;miss rate for demand accesses 
system.cpu07.dcache.overall_miss_rate::cpu07.data;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;miss rate for overall accesses 
system.cpu07.dcache.overall_miss_rate::total;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;miss rate for overall accesses 
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data;74386.533145;70885.172291;69337.308591;72929.238457;106202.937678;72008.587156;average ReadReq miss latency 
system.cpu07.dcache.ReadReq_avg_miss_latency::total;74386.533145;70885.172291;69337.308591;72929.238457;106202.937678;72008.587156;average ReadReq miss latency 
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data;78582.436249;64473.686633;59438.834746;65294.234949;112079.962487;78945.642857;average WriteReq miss latency 
system.cpu07.dcache.WriteReq_avg_miss_latency::total;78582.436249;64473.686633;59438.834746;65294.234949;112079.962487;78945.642857;average WriteReq miss latency 
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data;82352.630044;67631.192759;84152.140625;68579.533333;69782.316964;77174.700000;average LoadLockedReq miss latency 
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total;82352.630044;67631.192759;84152.140625;68579.533333;69782.316964;77174.700000;average LoadLockedReq miss latency 
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data;50412.089001;57997.680587;54339.281046;58470.489642;57996.137615;49863.227273;average StoreCondReq miss latency 
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total;50412.089001;57997.680587;54339.281046;58470.489642;57996.137615;49863.227273;average StoreCondReq miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data;75096.417335;69271.474088;68137.493580;71641.611565;109581.467758;73426.379562;average overall miss latency 
system.cpu07.dcache.demand_avg_miss_latency::total;75096.417335;69271.474088;68137.493580;71641.611565;109581.467758;73426.379562;average overall miss latency 
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data;75096.417335;69271.474088;68137.493580;71641.611565;109581.467758;73426.379562;average overall miss latency 
system.cpu07.dcache.overall_avg_miss_latency::total;75096.417335;69271.474088;68137.493580;71641.611565;109581.467758;73426.379562;average overall miss latency 
system.cpu07.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu07.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu07.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu07.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu07.dcache.writebacks::writebacks;9877;7829;99;884;22164;3;number of writebacks 
system.cpu07.dcache.writebacks::total;9877;7829;99;884;22164;3;number of writebacks 
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data;63780;52069;1711;6714;16126;109;number of ReadReq MSHR misses 
system.cpu07.dcache.ReadReq_mshr_misses::total;63780;52069;1711;6714;16126;109;number of ReadReq MSHR misses 
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data;12988;17513;236;1362;21806;28;number of WriteReq MSHR misses 
system.cpu07.dcache.WriteReq_mshr_misses::total;12988;17513;236;1362;21806;28;number of WriteReq MSHR misses 
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data;2057;3066;64;330;448;10;number of LoadLockedReq MSHR misses 
system.cpu07.dcache.LoadLockedReq_mshr_misses::total;2057;3066;64;330;448;10;number of LoadLockedReq MSHR misses 
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data;3954;5793;153;530;544;22;number of StoreCondReq MSHR misses 
system.cpu07.dcache.StoreCondReq_mshr_misses::total;3954;5793;153;530;544;22;number of StoreCondReq MSHR misses 
system.cpu07.dcache.demand_mshr_misses::cpu07.data;76768;69582;1947;8076;37932;137;number of demand (read+write) MSHR misses 
system.cpu07.dcache.demand_mshr_misses::total;76768;69582;1947;8076;37932;137;number of demand (read+write) MSHR misses 
system.cpu07.dcache.overall_mshr_misses::cpu07.data;76768;69582;1947;8076;37932;137;number of overall MSHR misses 
system.cpu07.dcache.overall_mshr_misses::total;76768;69582;1947;8076;37932;137;number of overall MSHR misses 
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data;3207181916;2483348964;78994865;332298093;1287675427;5005064;number of ReadReq MSHR miss cycles 
system.cpu07.dcache.ReadReq_mshr_miss_latency::total;3207181916;2483348964;78994865;332298093;1287675427;5005064;number of ReadReq MSHR miss cycles 
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data;667045318;654842326;6749435;52582252;1859327338;1337522;number of WriteReq MSHR miss cycles 
system.cpu07.dcache.WriteReq_mshr_miss_latency::total;667045318;654842326;6749435;52582252;1859327338;1337522;number of WriteReq MSHR miss cycles 
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data;116659640;137683763;3781263;15137754;20910522;526253;number of LoadLockedReq MSHR miss cycles 
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total;116659640;137683763;3781263;15137754;20910522;526253;number of LoadLockedReq MSHR miss cycles 
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data;99367188;182903441;4121090;17679170;19000105;586009;number of StoreCondReq MSHR miss cycles 
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total;99367188;182903441;4121090;17679170;19000105;586009;number of StoreCondReq MSHR miss cycles 
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data;21710001;1440001;300000;300000;1120001;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total;21710001;1440001;300000;300000;1120001;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data;3874227234;3138191290;85744300;384880345;3147002765;6342586;number of demand (read+write) MSHR miss cycles 
system.cpu07.dcache.demand_mshr_miss_latency::total;3874227234;3138191290;85744300;384880345;3147002765;6342586;number of demand (read+write) MSHR miss cycles 
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data;3874227234;3138191290;85744300;384880345;3147002765;6342586;number of overall MSHR miss cycles 
system.cpu07.dcache.overall_mshr_miss_latency::total;3874227234;3138191290;85744300;384880345;3147002765;6342586;number of overall MSHR miss cycles 
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency::cpu07.data;11262000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency::total;11262000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency::cpu07.data;1149386000;640055000;33846000;65588000;62904000;5882000;number of WriteReq MSHR uncacheable cycles 
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency::total;1149386000;640055000;33846000;65588000;62904000;5882000;number of WriteReq MSHR uncacheable cycles 
system.cpu07.dcache.overall_mshr_uncacheable_latency::cpu07.data;1160648000;640055000;33846000;65588000;62904000;5882000;number of overall MSHR uncacheable cycles 
system.cpu07.dcache.overall_mshr_uncacheable_latency::total;1160648000;640055000;33846000;65588000;62904000;5882000;number of overall MSHR uncacheable cycles 
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data;0.031582;0.033472;0.030443;0.020695;0.024131;0.014189;mshr miss rate for ReadReq accesses 
system.cpu07.dcache.ReadReq_mshr_miss_rate::total;0.031582;0.033472;0.030443;0.020695;0.024131;0.014189;mshr miss rate for ReadReq accesses 
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data;0.012795;0.022660;0.008717;0.009053;0.091105;0.006914;mshr miss rate for WriteReq accesses 
system.cpu07.dcache.WriteReq_mshr_miss_rate::total;0.012795;0.022660;0.008717;0.009053;0.091105;0.006914;mshr miss rate for WriteReq accesses 
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data;0.101275;0.216694;0.121905;0.238784;0.259560;0.089286;mshr miss rate for LoadLockedReq accesses 
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total;0.101275;0.216694;0.121905;0.238784;0.259560;0.089286;mshr miss rate for LoadLockedReq accesses 
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data;0.229630;0.423217;0.320755;0.402430;0.351194;0.252874;mshr miss rate for StoreCondReq accesses 
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total;0.229630;0.423217;0.320755;0.402430;0.351194;0.252874;mshr miss rate for StoreCondReq accesses 
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;mshr miss rate for demand accesses 
system.cpu07.dcache.demand_mshr_miss_rate::total;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;mshr miss rate for demand accesses 
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;mshr miss rate for overall accesses 
system.cpu07.dcache.overall_mshr_miss_rate::total;0.025298;0.029883;0.023380;0.017007;0.041792;0.011677;mshr miss rate for overall accesses 
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data;50285.072374;47693.425339;46168.828171;49493.311439;79850.888441;45918.018349;average ReadReq mshr miss latency 
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total;50285.072374;47693.425339;46168.828171;49493.311439;79850.888441;45918.018349;average ReadReq mshr miss latency 
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data;51358.586233;37391.784731;28599.300847;38606.646109;85266.776942;47768.642857;average WriteReq mshr miss latency 
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total;51358.586233;37391.784731;28599.300847;38606.646109;85266.776942;47768.642857;average WriteReq mshr miss latency 
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data;56713.485659;44906.641553;59082.234375;45871.981818;46675.272321;52625.300000;average LoadLockedReq mshr miss latency 
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56713.485659;44906.641553;59082.234375;45871.981818;46675.272321;52625.300000;average LoadLockedReq mshr miss latency 
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data;25130.801214;31573.181598;26935.228758;33356.924528;34926.663603;26636.772727;average StoreCondReq mshr miss latency 
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total;25130.801214;31573.181598;26935.228758;33356.924528;34926.663603;26636.772727;average StoreCondReq mshr miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data;50466.694899;45100.619269;44039.188495;47657.298787;82964.324713;46296.248175;average overall mshr miss latency 
system.cpu07.dcache.demand_avg_mshr_miss_latency::total;50466.694899;45100.619269;44039.188495;47657.298787;82964.324713;46296.248175;average overall mshr miss latency 
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data;50466.694899;45100.619269;44039.188495;47657.298787;82964.324713;46296.248175;average overall mshr miss latency 
system.cpu07.dcache.overall_avg_mshr_miss_latency::total;50466.694899;45100.619269;44039.188495;47657.298787;82964.324713;46296.248175;average overall mshr miss latency 
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu07.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency::cpu07.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu07.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu08.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu08.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu08.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu08.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu08.dtb.read_hits;1960445;974607;56932;304459;696355;8073;DTB read hits 
system.cpu08.dtb.read_misses;0;325;0;29;2589;0;DTB read misses 
system.cpu08.dtb.read_acv;0;12;0;0;0;0;DTB read access violations 
system.cpu08.dtb.read_accesses;0;1843;0;104504;550220;0;DTB read accesses 
system.cpu08.dtb.write_hits;948917;488926;27753;141084;252574;4207;DTB write hits 
system.cpu08.dtb.write_misses;0;38;0;5;24991;0;DTB write misses 
system.cpu08.dtb.write_acv;0;9;0;0;0;0;DTB write access violations 
system.cpu08.dtb.write_accesses;0;880;0;48612;162911;0;DTB write accesses 
system.cpu08.dtb.data_hits;2909362;1463533;84685;445543;948929;12280;DTB hits 
system.cpu08.dtb.data_misses;0;363;0;34;27580;0;DTB misses 
system.cpu08.dtb.data_acv;0;21;0;0;0;0;DTB access violations 
system.cpu08.dtb.data_accesses;0;2723;0;153116;713131;0;DTB accesses 
system.cpu08.itb.fetch_hits;977942;501788;27889;601436;3470880;5119;ITB hits 
system.cpu08.itb.fetch_misses;0;125;0;11;15;0;ITB misses 
system.cpu08.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu08.itb.fetch_accesses;977942;501913;27889;601447;3470895;5119;ITB accesses 
system.cpu08.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu08.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu08.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu08.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu08.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu08.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu08.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu08.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu08.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu08.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu08.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu08.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu08.numCycles;498929340;222667189;12293897;21874849;23144551;2343746;number of cpu cycles simulated 
system.cpu08.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu08.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu08.committedInsts;8976004;4606970;264583;1445671;4083554;34762;Number of instructions committed 
system.cpu08.committedOps;8976004;4606970;264583;1445671;4083554;34762;Number of ops (including micro ops) committed 
system.cpu08.num_int_alu_accesses;8628748;4437425;254928;1316523;2437357;33129;Number of integer alu accesses 
system.cpu08.num_fp_alu_accesses;1753;655;0;250569;1592193;0;Number of float alu accesses 
system.cpu08.num_func_calls;364103;180227;10498;34622;23117;1444;number of times a function call or return occured 
system.cpu08.num_conditional_control_insts;731046;377295;21636;152217;206299;2858;number of instructions that are conditional controls 
system.cpu08.num_int_insts;8628748;4437425;254928;1316523;2437357;33129;number of integer instructions 
system.cpu08.num_fp_insts;1753;655;0;250569;1592193;0;number of float instructions 
system.cpu08.num_int_register_reads;11789835;6123586;350503;2079705;4805344;44339;number of times the integer registers were read 
system.cpu08.num_int_register_writes;6862024;3525822;202897;912321;1928065;25873;number of times the integer registers were written 
system.cpu08.num_fp_register_reads;883;318;0;244851;2705377;0;number of times the floating registers were read 
system.cpu08.num_fp_register_writes;890;325;0;198540;1574566;0;number of times the floating registers were written 
system.cpu08.num_mem_refs;2914255;1467007;84830;446796;979647;12305;number of memory refs 
system.cpu08.num_load_insts;1960584;975515;56932;305059;701683;8073;Number of load instructions 
system.cpu08.num_store_insts;953671;491492;27898;141737;277964;4232;Number of store instructions 
system.cpu08.num_idle_cycles;474411946.897746;210120544.639655;11570851.786211;17944253.147735;12564654.642031;2247292.118177;Number of idle cycles 
system.cpu08.num_busy_cycles;24517393.102254;12546644.360345;723045.213789;3930595.852265;10579896.357969;96453.881823;Number of busy cycles 
system.cpu08.not_idle_fraction;0.049140;0.056347;0.058813;0.179686;0.457123;0.041154;Percentage of non-idle cycles 
system.cpu08.idle_fraction;0.950860;0.943653;0.941187;0.820314;0.542877;0.958846;Percentage of idle cycles 
system.cpu08.Branches;1277105;643102;37149;201332;240184;5089;Number of branches fetched 
system.cpu08.op_class::No_OpClass;43141;25232;1236;7408;70493;218;Class of executed instruction 
system.cpu08.op_class::IntAlu;5618127;2912258;167183;860507;1201592;20205;Class of executed instruction 
system.cpu08.op_class::IntMult;34074;18001;1009;3489;2259;120;Class of executed instruction 
system.cpu08.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::FloatAdd;70;58;0;51200;803148;0;Class of executed instruction 
system.cpu08.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::FloatCvt;0;0;0;1200;5;0;Class of executed instruction 
system.cpu08.op_class::FloatMult;0;0;0;45784;753859;0;Class of executed instruction 
system.cpu08.op_class::FloatDiv;4;3;0;1010;0;0;Class of executed instruction 
system.cpu08.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::MemRead;1993401;991537;57936;308542;704503;8250;Class of executed instruction 
system.cpu08.op_class::MemWrite;953686;491523;27898;141822;278036;4232;Class of executed instruction 
system.cpu08.op_class::IprAccess;333501;168742;9321;24743;297239;1737;Class of executed instruction 
system.cpu08.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu08.op_class::total;8976004;4607354;264583;1445705;4111134;34762;Class of executed instruction 
system.cpu08.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu08.kern.inst.quiesce;7286;2328;144;256;157;25;number of quiesce instructions executed 
system.cpu08.kern.inst.hwrei;81983;40727;2256;5463;32493;426;number of hwrei instructions executed 
system.cpu08.kern.ipl_count::0;18484;9368;518;1449;1209;97;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::22;4585;2280;126;224;237;24;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::30;88;50;19;65;40;1;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::31;49616;23845;1341;2907;2820;256;number of times we switched to this ipl 
system.cpu08.kern.ipl_count::total;72773;35543;2004;4645;4306;378;number of times we switched to this ipl 
system.cpu08.kern.ipl_good::0;18484;9368;518;1449;1209;97;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::22;4585;2280;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::30;88;50;19;65;40;1;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::31;18398;9318;499;1385;1179;96;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_good::total;41555;21016;1162;3123;2665;218;number of times we switched to this ipl from a different ipl 
system.cpu08.kern.ipl_ticks::0;4325523290000;2151948540000;118727030000;200307210000;218540300000;22662470000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::22;14068890000;7005360000;386530000;707280000;773040000;73290000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::30;870060000;493720000;188380000;510080000;345790000;9940000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::31;648830880000;67224270000;3637030000;17223920000;11786380000;691760000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_ticks::total;4989293120000;2226671890000;122938970000;218748490000;231445510000;23437460000;number of cycles we spent at this ipl 
system.cpu08.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::31;0.370808;0.390774;0.372110;0.476436;0.418085;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.ipl_used::total;0.571022;0.591284;0.579840;0.672336;0.618904;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu08.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::swpctx;27;63;;111;38;;number of callpals executed 
system.cpu08.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu08.kern.callpal::swpipl;63430;30816;1714;3886;3671;328;number of callpals executed 
system.cpu08.kern.callpal::rdps;9167;4598;252;452;474;48;number of callpals executed 
system.cpu08.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu08.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu08.kern.callpal::rti;4671;2397;145;470;359;25;number of callpals executed 
system.cpu08.kern.callpal::rdunique;1;;;4;29;;number of callpals executed 
system.cpu08.kern.callpal::total;77310;37888;2111;5129;4622;401;number of callpals executed 
system.cpu08.kern.mode_switch::kernel;4700;2460;145;581;397;25;number of protection mode switches 
system.cpu08.kern.mode_switch::user;0;68;0;197;188;0;number of protection mode switches 
system.cpu08.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu08.kern.mode_switch_good::kernel;0;0.027642;0;0.339071;0.473552;0;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu08.kern.mode_switch_good::total;0;0.053797;0;0.506427;0.642735;0;fraction of useful protection mode switches 
system.cpu08.kern.mode_ticks::kernel;0;5011354130000;0;2485506250000;136779080000;0;number of ticks spent at the given mode 
system.cpu08.kern.mode_ticks::user;0;414390000;0;13803060000;84833120000;0;number of ticks spent at the given mode 
system.cpu08.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu08.kern.swap_context;28;63;0;111;38;0;number of times the context was actually changed 
system.cpu08.icache.tags.replacements;21431;16387;782;8020;5751;48;number of replacements 
system.cpu08.icache.tags.tagsinuse;378.251852;510.372727;511;511.501895;512;512;Cycle average of tags in use 
system.cpu08.icache.tags.total_refs;4918497;6366365;94614;2564239;4345170;1097718;Total number of references to valid blocks. 
system.cpu08.icache.tags.sampled_refs;21431;16387;782;8020;5751;560;Sample count of references to valid blocks. 
system.cpu08.icache.tags.avg_refs;229.503850;388.500946;120.989770;319.730549;755.550339;1960.210714;Average number of references to valid blocks. 
system.cpu08.icache.tags.warmup_cycle;0;0;0;7448473396250;0;0;Cycle when the warmup percentage was hit. 
system.cpu08.icache.tags.occ_blocks::cpu08.inst;378.251852;510.372727;511;511.501895;512;512;Average occupied blocks per requestor 
system.cpu08.icache.tags.occ_percent::cpu08.inst;0.738773;0.996822;0.998047;0.999027;1;1;Average percentage of cache occupancy 
system.cpu08.icache.tags.occ_percent::total;0.738773;0.996822;0.998047;0.999027;1;1;Average percentage of cache occupancy 
system.cpu08.icache.tags.occ_task_id_blocks::1024;438;511;511;512;512;512;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::2;2;12;9;2;2;2;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::3;16;2;5;15;;;Occupied blocks per task id 
system.cpu08.icache.tags.age_task_id_blocks_1024::4;420;497;497;495;510;510;Occupied blocks per task id 
system.cpu08.icache.tags.occ_task_id_percent::1024;0.855469;0.998047;0.998047;1;1;1;Percentage of cache occupancy per task id 
system.cpu08.icache.tags.tag_accesses;17973885;9231168;529948;2899431;8228019;69572;Number of tag accesses 
system.cpu08.icache.tags.data_accesses;17973885;9231168;529948;2899431;8228019;69572;Number of data accesses 
system.cpu08.icache.ReadReq_hits::cpu08.inst;8954127;4590894;263801;1437684;4105383;34714;number of ReadReq hits 
system.cpu08.icache.ReadReq_hits::total;8954127;4590894;263801;1437684;4105383;34714;number of ReadReq hits 
system.cpu08.icache.demand_hits::cpu08.inst;8954127;4590894;263801;1437684;4105383;34714;number of demand (read+write) hits 
system.cpu08.icache.demand_hits::total;8954127;4590894;263801;1437684;4105383;34714;number of demand (read+write) hits 
system.cpu08.icache.overall_hits::cpu08.inst;8954127;4590894;263801;1437684;4105383;34714;number of overall hits 
system.cpu08.icache.overall_hits::total;8954127;4590894;263801;1437684;4105383;34714;number of overall hits 
system.cpu08.icache.ReadReq_misses::cpu08.inst;21877;16460;782;8021;5751;48;number of ReadReq misses 
system.cpu08.icache.ReadReq_misses::total;21877;16460;782;8021;5751;48;number of ReadReq misses 
system.cpu08.icache.demand_misses::cpu08.inst;21877;16460;782;8021;5751;48;number of demand (read+write) misses 
system.cpu08.icache.demand_misses::total;21877;16460;782;8021;5751;48;number of demand (read+write) misses 
system.cpu08.icache.overall_misses::cpu08.inst;21877;16460;782;8021;5751;48;number of overall misses 
system.cpu08.icache.overall_misses::total;21877;16460;782;8021;5751;48;number of overall misses 
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst;2256077000;1664860750;78048750;782321000;583667000;4987250;number of ReadReq miss cycles 
system.cpu08.icache.ReadReq_miss_latency::total;2256077000;1664860750;78048750;782321000;583667000;4987250;number of ReadReq miss cycles 
system.cpu08.icache.demand_miss_latency::cpu08.inst;2256077000;1664860750;78048750;782321000;583667000;4987250;number of demand (read+write) miss cycles 
system.cpu08.icache.demand_miss_latency::total;2256077000;1664860750;78048750;782321000;583667000;4987250;number of demand (read+write) miss cycles 
system.cpu08.icache.overall_miss_latency::cpu08.inst;2256077000;1664860750;78048750;782321000;583667000;4987250;number of overall miss cycles 
system.cpu08.icache.overall_miss_latency::total;2256077000;1664860750;78048750;782321000;583667000;4987250;number of overall miss cycles 
system.cpu08.icache.ReadReq_accesses::cpu08.inst;8976004;4607354;264583;1445705;4111134;34762;number of ReadReq accesses(hits+misses) 
system.cpu08.icache.ReadReq_accesses::total;8976004;4607354;264583;1445705;4111134;34762;number of ReadReq accesses(hits+misses) 
system.cpu08.icache.demand_accesses::cpu08.inst;8976004;4607354;264583;1445705;4111134;34762;number of demand (read+write) accesses 
system.cpu08.icache.demand_accesses::total;8976004;4607354;264583;1445705;4111134;34762;number of demand (read+write) accesses 
system.cpu08.icache.overall_accesses::cpu08.inst;8976004;4607354;264583;1445705;4111134;34762;number of overall (read+write) accesses 
system.cpu08.icache.overall_accesses::total;8976004;4607354;264583;1445705;4111134;34762;number of overall (read+write) accesses 
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;miss rate for ReadReq accesses 
system.cpu08.icache.ReadReq_miss_rate::total;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;miss rate for ReadReq accesses 
system.cpu08.icache.demand_miss_rate::cpu08.inst;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;miss rate for demand accesses 
system.cpu08.icache.demand_miss_rate::total;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;miss rate for demand accesses 
system.cpu08.icache.overall_miss_rate::cpu08.inst;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;miss rate for overall accesses 
system.cpu08.icache.overall_miss_rate::total;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;miss rate for overall accesses 
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst;103125.519952;101145.853584;99806.585678;97534.097993;101489.653973;103901.041667;average ReadReq miss latency 
system.cpu08.icache.ReadReq_avg_miss_latency::total;103125.519952;101145.853584;99806.585678;97534.097993;101489.653973;103901.041667;average ReadReq miss latency 
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst;103125.519952;101145.853584;99806.585678;97534.097993;101489.653973;103901.041667;average overall miss latency 
system.cpu08.icache.demand_avg_miss_latency::total;103125.519952;101145.853584;99806.585678;97534.097993;101489.653973;103901.041667;average overall miss latency 
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst;103125.519952;101145.853584;99806.585678;97534.097993;101489.653973;103901.041667;average overall miss latency 
system.cpu08.icache.overall_avg_miss_latency::total;103125.519952;101145.853584;99806.585678;97534.097993;101489.653973;103901.041667;average overall miss latency 
system.cpu08.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu08.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst;21877;16460;782;8021;5751;48;number of ReadReq MSHR misses 
system.cpu08.icache.ReadReq_mshr_misses::total;21877;16460;782;8021;5751;48;number of ReadReq MSHR misses 
system.cpu08.icache.demand_mshr_misses::cpu08.inst;21877;16460;782;8021;5751;48;number of demand (read+write) MSHR misses 
system.cpu08.icache.demand_mshr_misses::total;21877;16460;782;8021;5751;48;number of demand (read+write) MSHR misses 
system.cpu08.icache.overall_mshr_misses::cpu08.inst;21877;16460;782;8021;5751;48;number of overall MSHR misses 
system.cpu08.icache.overall_mshr_misses::total;21877;16460;782;8021;5751;48;number of overall MSHR misses 
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst;1688598000;1231806250;58008250;575600000;434944000;3723750;number of ReadReq MSHR miss cycles 
system.cpu08.icache.ReadReq_mshr_miss_latency::total;1688598000;1231806250;58008250;575600000;434944000;3723750;number of ReadReq MSHR miss cycles 
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst;1688598000;1231806250;58008250;575600000;434944000;3723750;number of demand (read+write) MSHR miss cycles 
system.cpu08.icache.demand_mshr_miss_latency::total;1688598000;1231806250;58008250;575600000;434944000;3723750;number of demand (read+write) MSHR miss cycles 
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst;1688598000;1231806250;58008250;575600000;434944000;3723750;number of overall MSHR miss cycles 
system.cpu08.icache.overall_mshr_miss_latency::total;1688598000;1231806250;58008250;575600000;434944000;3723750;number of overall MSHR miss cycles 
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;mshr miss rate for ReadReq accesses 
system.cpu08.icache.ReadReq_mshr_miss_rate::total;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;mshr miss rate for ReadReq accesses 
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;mshr miss rate for demand accesses 
system.cpu08.icache.demand_mshr_miss_rate::total;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;mshr miss rate for demand accesses 
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;mshr miss rate for overall accesses 
system.cpu08.icache.overall_mshr_miss_rate::total;0.002437;0.003573;0.002956;0.005548;0.001399;0.001381;mshr miss rate for overall accesses 
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst;77185.994423;74836.345687;74179.347826;71761.625732;75629.281864;77578.125000;average ReadReq mshr miss latency 
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total;77185.994423;74836.345687;74179.347826;71761.625732;75629.281864;77578.125000;average ReadReq mshr miss latency 
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst;77185.994423;74836.345687;74179.347826;71761.625732;75629.281864;77578.125000;average overall mshr miss latency 
system.cpu08.icache.demand_avg_mshr_miss_latency::total;77185.994423;74836.345687;74179.347826;71761.625732;75629.281864;77578.125000;average overall mshr miss latency 
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst;77185.994423;74836.345687;74179.347826;71761.625732;75629.281864;77578.125000;average overall mshr miss latency 
system.cpu08.icache.overall_avg_mshr_miss_latency::total;77185.994423;74836.345687;74179.347826;71761.625732;75629.281864;77578.125000;average overall mshr miss latency 
system.cpu08.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu08.dcache.tags.replacements;27848;13931;894;5934;36179;4;number of replacements 
system.cpu08.dcache.tags.tagsinuse;434.325219;874.614928;883.936601;897.592036;892.134712;788.713061;Cycle average of tags in use 
system.cpu08.dcache.tags.total_refs;1267174;1896390;6900;921739;1443882;165972;Total number of references to valid blocks. 
system.cpu08.dcache.tags.sampled_refs;27848;13931;894;5934;36179;754;Sample count of references to valid blocks. 
system.cpu08.dcache.tags.avg_refs;45.503232;136.127342;7.718121;155.331817;39.909395;220.122016;Average number of references to valid blocks. 
system.cpu08.dcache.tags.warmup_cycle;0;5012453422500;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu08.dcache.tags.occ_blocks::cpu08.data;434.325219;874.614928;883.936601;897.592036;892.134712;788.713061;Average occupied blocks per requestor 
system.cpu08.dcache.tags.occ_percent::cpu08.data;0.424146;0.854116;0.863219;0.876555;0.871225;0.770228;Average percentage of cache occupancy 
system.cpu08.dcache.tags.occ_percent::total;0.424146;0.854116;0.863219;0.876555;0.871225;0.770228;Average percentage of cache occupancy 
system.cpu08.dcache.tags.occ_task_id_blocks::1024;586;907;875;869;791;750;Occupied blocks per task id 
system.cpu08.dcache.tags.age_task_id_blocks_1024::3;12;1;5;16;3;3;Occupied blocks per task id 
system.cpu08.dcache.tags.age_task_id_blocks_1024::4;574;875;863;853;787;746;Occupied blocks per task id 
system.cpu08.dcache.tags.occ_task_id_percent::1024;0.572266;0.885742;0.854492;0.848633;0.772461;0.732422;Percentage of cache occupancy per task id 
system.cpu08.dcache.tags.tag_accesses;5867670;2952246;170857;902041;1942268;24630;Number of tag accesses 
system.cpu08.dcache.tags.data_accesses;5867670;2952246;170857;902041;1942268;24630;Number of data accesses 
system.cpu08.dcache.ReadReq_hits::cpu08.data;1879408;941278;54627;294092;679383;7774;number of ReadReq hits 
system.cpu08.dcache.ReadReq_hits::total;1879408;941278;54627;294092;679383;7774;number of ReadReq hits 
system.cpu08.dcache.WriteReq_hits::cpu08.data;918566;471626;26834;136774;228381;4023;number of WriteReq hits 
system.cpu08.dcache.WriteReq_hits::total;918566;471626;26834;136774;228381;4023;number of WriteReq hits 
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data;18177;7463;477;1477;1366;125;number of LoadLockedReq hits 
system.cpu08.dcache.LoadLockedReq_hits::total;18177;7463;477;1477;1366;125;number of LoadLockedReq hits 
system.cpu08.dcache.StoreCondReq_hits::cpu08.data;12014;5290;323;1079;1051;66;number of StoreCondReq hits 
system.cpu08.dcache.StoreCondReq_hits::total;12014;5290;323;1079;1051;66;number of StoreCondReq hits 
system.cpu08.dcache.demand_hits::cpu08.data;2797974;1412904;81461;430866;907764;11797;number of demand (read+write) hits 
system.cpu08.dcache.demand_hits::total;2797974;1412904;81461;430866;907764;11797;number of demand (read+write) hits 
system.cpu08.dcache.overall_hits::cpu08.data;2797974;1412904;81461;430866;907764;11797;number of overall hits 
system.cpu08.dcache.overall_hits::total;2797974;1412904;81461;430866;907764;11797;number of overall hits 
system.cpu08.dcache.ReadReq_misses::cpu08.data;61052;25993;1766;8894;17874;165;number of ReadReq misses 
system.cpu08.dcache.ReadReq_misses::total;61052;25993;1766;8894;17874;165;number of ReadReq misses 
system.cpu08.dcache.WriteReq_misses::cpu08.data;6264;7200;240;2215;22152;27;number of WriteReq misses 
system.cpu08.dcache.WriteReq_misses::total;6264;7200;240;2215;22152;27;number of WriteReq misses 
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data;1895;440;62;567;471;9;number of LoadLockedReq misses 
system.cpu08.dcache.LoadLockedReq_misses::total;1895;440;62;567;471;9;number of LoadLockedReq misses 
system.cpu08.dcache.StoreCondReq_misses::cpu08.data;4086;2473;156;823;607;30;number of StoreCondReq misses 
system.cpu08.dcache.StoreCondReq_misses::total;4086;2473;156;823;607;30;number of StoreCondReq misses 
system.cpu08.dcache.demand_misses::cpu08.data;67316;33193;2006;11109;40026;192;number of demand (read+write) misses 
system.cpu08.dcache.demand_misses::total;67316;33193;2006;11109;40026;192;number of demand (read+write) misses 
system.cpu08.dcache.overall_misses::cpu08.data;67316;33193;2006;11109;40026;192;number of overall misses 
system.cpu08.dcache.overall_misses::total;67316;33193;2006;11109;40026;192;number of overall misses 
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data;4447724407;1815350332;125240558;659500557;1879340748;11497174;number of ReadReq miss cycles 
system.cpu08.dcache.ReadReq_miss_latency::total;4447724407;1815350332;125240558;659500557;1879340748;11497174;number of ReadReq miss cycles 
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data;388534685;453339139;14098811;144361490;2474711224;2126479;number of WriteReq miss cycles 
system.cpu08.dcache.WriteReq_miss_latency::total;388534685;453339139;14098811;144361490;2474711224;2126479;number of WriteReq miss cycles 
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data;158042749;43996735;4960745;37150496;31532240;730747;number of LoadLockedReq miss cycles 
system.cpu08.dcache.LoadLockedReq_miss_latency::total;158042749;43996735;4960745;37150496;31532240;730747;number of LoadLockedReq miss cycles 
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data;196480785;131505746;8366909;48811806;35327902;1026989;number of StoreCondReq miss cycles 
system.cpu08.dcache.StoreCondReq_miss_latency::total;196480785;131505746;8366909;48811806;35327902;1026989;number of StoreCondReq miss cycles 
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data;44172999;1862000;576000;596000;1880000;864000;number of StoreCondFailReq miss cycles 
system.cpu08.dcache.StoreCondFailReq_miss_latency::total;44172999;1862000;576000;596000;1880000;864000;number of StoreCondFailReq miss cycles 
system.cpu08.dcache.demand_miss_latency::cpu08.data;4836259092;2268689471;139339369;803862047;4354051972;13623653;number of demand (read+write) miss cycles 
system.cpu08.dcache.demand_miss_latency::total;4836259092;2268689471;139339369;803862047;4354051972;13623653;number of demand (read+write) miss cycles 
system.cpu08.dcache.overall_miss_latency::cpu08.data;4836259092;2268689471;139339369;803862047;4354051972;13623653;number of overall miss cycles 
system.cpu08.dcache.overall_miss_latency::total;4836259092;2268689471;139339369;803862047;4354051972;13623653;number of overall miss cycles 
system.cpu08.dcache.ReadReq_accesses::cpu08.data;1940460;967271;56393;302986;697257;7939;number of ReadReq accesses(hits+misses) 
system.cpu08.dcache.ReadReq_accesses::total;1940460;967271;56393;302986;697257;7939;number of ReadReq accesses(hits+misses) 
system.cpu08.dcache.WriteReq_accesses::cpu08.data;924830;478826;27074;138989;250533;4050;number of WriteReq accesses(hits+misses) 
system.cpu08.dcache.WriteReq_accesses::total;924830;478826;27074;138989;250533;4050;number of WriteReq accesses(hits+misses) 
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data;20072;7903;539;2044;1837;134;number of LoadLockedReq accesses(hits+misses) 
system.cpu08.dcache.LoadLockedReq_accesses::total;20072;7903;539;2044;1837;134;number of LoadLockedReq accesses(hits+misses) 
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data;16100;7763;479;1902;1658;96;number of StoreCondReq accesses(hits+misses) 
system.cpu08.dcache.StoreCondReq_accesses::total;16100;7763;479;1902;1658;96;number of StoreCondReq accesses(hits+misses) 
system.cpu08.dcache.demand_accesses::cpu08.data;2865290;1446097;83467;441975;947790;11989;number of demand (read+write) accesses 
system.cpu08.dcache.demand_accesses::total;2865290;1446097;83467;441975;947790;11989;number of demand (read+write) accesses 
system.cpu08.dcache.overall_accesses::cpu08.data;2865290;1446097;83467;441975;947790;11989;number of overall (read+write) accesses 
system.cpu08.dcache.overall_accesses::total;2865290;1446097;83467;441975;947790;11989;number of overall (read+write) accesses 
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data;0.031463;0.026873;0.031316;0.029354;0.025635;0.020783;miss rate for ReadReq accesses 
system.cpu08.dcache.ReadReq_miss_rate::total;0.031463;0.026873;0.031316;0.029354;0.025635;0.020783;miss rate for ReadReq accesses 
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data;0.006773;0.015037;0.008865;0.015937;0.088419;0.006667;miss rate for WriteReq accesses 
system.cpu08.dcache.WriteReq_miss_rate::total;0.006773;0.015037;0.008865;0.015937;0.088419;0.006667;miss rate for WriteReq accesses 
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data;0.094410;0.055675;0.115028;0.277397;0.256396;0.067164;miss rate for LoadLockedReq accesses 
system.cpu08.dcache.LoadLockedReq_miss_rate::total;0.094410;0.055675;0.115028;0.277397;0.256396;0.067164;miss rate for LoadLockedReq accesses 
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data;0.253789;0.318562;0.325678;0.432702;0.366104;0.312500;miss rate for StoreCondReq accesses 
system.cpu08.dcache.StoreCondReq_miss_rate::total;0.253789;0.318562;0.325678;0.432702;0.366104;0.312500;miss rate for StoreCondReq accesses 
system.cpu08.dcache.demand_miss_rate::cpu08.data;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;miss rate for demand accesses 
system.cpu08.dcache.demand_miss_rate::total;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;miss rate for demand accesses 
system.cpu08.dcache.overall_miss_rate::cpu08.data;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;miss rate for overall accesses 
system.cpu08.dcache.overall_miss_rate::total;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;miss rate for overall accesses 
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data;72851.412026;69839.969684;70917.643262;74151.175736;105143.826116;69679.842424;average ReadReq miss latency 
system.cpu08.dcache.ReadReq_avg_miss_latency::total;72851.412026;69839.969684;70917.643262;74151.175736;105143.826116;69679.842424;average ReadReq miss latency 
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data;62026.609994;62963.769306;58745.045833;65174.487585;111715.024558;78758.481481;average WriteReq miss latency 
system.cpu08.dcache.WriteReq_avg_miss_latency::total;62026.609994;62963.769306;58745.045833;65174.487585;111715.024558;78758.481481;average WriteReq miss latency 
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data;83399.867546;99992.579545;80012.016129;65521.156966;66947.430998;81194.111111;average LoadLockedReq miss latency 
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total;83399.867546;99992.579545;80012.016129;65521.156966;66947.430998;81194.111111;average LoadLockedReq miss latency 
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data;48086.339941;53176.605742;53634.032051;59309.606318;58200.827018;34232.966667;average StoreCondReq miss latency 
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total;48086.339941;53176.605742;53634.032051;59309.606318;58200.827018;34232.966667;average StoreCondReq miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data;71844.124606;68348.431025;69461.300598;72361.332883;108780.591915;70956.526042;average overall miss latency 
system.cpu08.dcache.demand_avg_miss_latency::total;71844.124606;68348.431025;69461.300598;72361.332883;108780.591915;70956.526042;average overall miss latency 
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data;71844.124606;68348.431025;69461.300598;72361.332883;108780.591915;70956.526042;average overall miss latency 
system.cpu08.dcache.overall_avg_miss_latency::total;71844.124606;68348.431025;69461.300598;72361.332883;108780.591915;70956.526042;average overall miss latency 
system.cpu08.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu08.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu08.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu08.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu08.dcache.writebacks::writebacks;3607;2982;107;1636;22795;4;number of writebacks 
system.cpu08.dcache.writebacks::total;3607;2982;107;1636;22795;4;number of writebacks 
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data;61052;25993;1766;8894;17874;165;number of ReadReq MSHR misses 
system.cpu08.dcache.ReadReq_mshr_misses::total;61052;25993;1766;8894;17874;165;number of ReadReq MSHR misses 
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data;6264;7200;240;2215;22152;27;number of WriteReq MSHR misses 
system.cpu08.dcache.WriteReq_mshr_misses::total;6264;7200;240;2215;22152;27;number of WriteReq MSHR misses 
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data;1895;440;62;567;471;9;number of LoadLockedReq MSHR misses 
system.cpu08.dcache.LoadLockedReq_mshr_misses::total;1895;440;62;567;471;9;number of LoadLockedReq MSHR misses 
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data;4085;2473;156;822;605;30;number of StoreCondReq MSHR misses 
system.cpu08.dcache.StoreCondReq_mshr_misses::total;4085;2473;156;822;605;30;number of StoreCondReq MSHR misses 
system.cpu08.dcache.demand_mshr_misses::cpu08.data;67316;33193;2006;11109;40026;192;number of demand (read+write) MSHR misses 
system.cpu08.dcache.demand_mshr_misses::total;67316;33193;2006;11109;40026;192;number of demand (read+write) MSHR misses 
system.cpu08.dcache.overall_mshr_misses::cpu08.data;67316;33193;2006;11109;40026;192;number of overall MSHR misses 
system.cpu08.dcache.overall_mshr_misses::total;67316;33193;2006;11109;40026;192;number of overall MSHR misses 
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data;2965784593;1215346668;83167442;448735443;1410249252;7223826;number of ReadReq MSHR miss cycles 
system.cpu08.dcache.ReadReq_mshr_miss_latency::total;2965784593;1215346668;83167442;448735443;1410249252;7223826;number of ReadReq MSHR miss cycles 
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data;196049315;237919861;6670189;85592510;1881500776;1286521;number of WriteReq MSHR miss cycles 
system.cpu08.dcache.WriteReq_mshr_miss_latency::total;196049315;237919861;6670189;85592510;1881500776;1286521;number of WriteReq MSHR miss cycles 
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data;111383251;32785265;3451255;24419504;20906760;506253;number of LoadLockedReq MSHR miss cycles 
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total;111383251;32785265;3451255;24419504;20906760;506253;number of LoadLockedReq MSHR miss cycles 
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data;96886215;54107254;4136091;28811194;21503098;514011;number of StoreCondReq MSHR miss cycles 
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total;96886215;54107254;4136091;28811194;21503098;514011;number of StoreCondReq MSHR miss cycles 
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data;30830001;1290000;400000;420000;1330000;600000;number of StoreCondFailReq MSHR miss cycles 
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total;30830001;1290000;400000;420000;1330000;600000;number of StoreCondFailReq MSHR miss cycles 
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data;3161833908;1453266529;89837631;534327953;3291750028;8510347;number of demand (read+write) MSHR miss cycles 
system.cpu08.dcache.demand_mshr_miss_latency::total;3161833908;1453266529;89837631;534327953;3291750028;8510347;number of demand (read+write) MSHR miss cycles 
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data;3161833908;1453266529;89837631;534327953;3291750028;8510347;number of overall MSHR miss cycles 
system.cpu08.dcache.overall_mshr_miss_latency::total;3161833908;1453266529;89837631;534327953;3291750028;8510347;number of overall MSHR miss cycles 
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency::cpu08.data;11476000;600000;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency::total;11476000;600000;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency::cpu08.data;1136568000;522800000;33594000;71712000;64410000;5834000;number of WriteReq MSHR uncacheable cycles 
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency::total;1136568000;522800000;33594000;71712000;64410000;5834000;number of WriteReq MSHR uncacheable cycles 
system.cpu08.dcache.overall_mshr_uncacheable_latency::cpu08.data;1148044000;523400000;33594000;71712000;64410000;5834000;number of overall MSHR uncacheable cycles 
system.cpu08.dcache.overall_mshr_uncacheable_latency::total;1148044000;523400000;33594000;71712000;64410000;5834000;number of overall MSHR uncacheable cycles 
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data;0.031463;0.026873;0.031316;0.029354;0.025635;0.020783;mshr miss rate for ReadReq accesses 
system.cpu08.dcache.ReadReq_mshr_miss_rate::total;0.031463;0.026873;0.031316;0.029354;0.025635;0.020783;mshr miss rate for ReadReq accesses 
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data;0.006773;0.015037;0.008865;0.015937;0.088419;0.006667;mshr miss rate for WriteReq accesses 
system.cpu08.dcache.WriteReq_mshr_miss_rate::total;0.006773;0.015037;0.008865;0.015937;0.088419;0.006667;mshr miss rate for WriteReq accesses 
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data;0.094410;0.055675;0.115028;0.277397;0.256396;0.067164;mshr miss rate for LoadLockedReq accesses 
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total;0.094410;0.055675;0.115028;0.277397;0.256396;0.067164;mshr miss rate for LoadLockedReq accesses 
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data;0.253727;0.318562;0.325678;0.432177;0.364897;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total;0.253727;0.318562;0.325678;0.432177;0.364897;0.312500;mshr miss rate for StoreCondReq accesses 
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;mshr miss rate for demand accesses 
system.cpu08.dcache.demand_mshr_miss_rate::total;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;mshr miss rate for demand accesses 
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;mshr miss rate for overall accesses 
system.cpu08.dcache.overall_mshr_miss_rate::total;0.023494;0.022954;0.024033;0.025135;0.042231;0.016015;mshr miss rate for overall accesses 
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data;48578.008796;46756.690955;47093.681767;50453.726445;78899.477006;43780.763636;average ReadReq mshr miss latency 
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total;48578.008796;46756.690955;47093.681767;50453.726445;78899.477006;43780.763636;average ReadReq mshr miss latency 
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data;31297.783365;33044.425139;27792.454167;38642.216704;84935.932467;47648.925926;average WriteReq mshr miss latency 
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total;31297.783365;33044.425139;27792.454167;38642.216704;84935.932467;47648.925926;average WriteReq mshr miss latency 
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data;58777.441161;74511.965909;55665.403226;43067.908289;44388.025478;56250.333333;average LoadLockedReq mshr miss latency 
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58777.441161;74511.965909;55665.403226;43067.908289;44388.025478;56250.333333;average LoadLockedReq mshr miss latency 
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data;23717.555692;21879.196927;26513.403846;35050.114355;35542.310744;17133.700000;average StoreCondReq mshr miss latency 
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total;23717.555692;21879.196927;26513.403846;35050.114355;35542.310744;17133.700000;average StoreCondReq mshr miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data;46970.020619;43782.319435;44784.462114;48098.654514;82240.294509;44324.723958;average overall mshr miss latency 
system.cpu08.dcache.demand_avg_mshr_miss_latency::total;46970.020619;43782.319435;44784.462114;48098.654514;82240.294509;44324.723958;average overall mshr miss latency 
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data;46970.020619;43782.319435;44784.462114;48098.654514;82240.294509;44324.723958;average overall mshr miss latency 
system.cpu08.dcache.overall_avg_mshr_miss_latency::total;46970.020619;43782.319435;44784.462114;48098.654514;82240.294509;44324.723958;average overall mshr miss latency 
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;;;;;average ReadReq mshr uncacheable latency 
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;;;;;average ReadReq mshr uncacheable latency 
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency::cpu08.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu08.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu09.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu09.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu09.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu09.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu09.dtb.read_hits;1958709;4747493;56971;111232;687088;7657;DTB read hits 
system.cpu09.dtb.read_misses;0;466;0;0;2589;0;DTB read misses 
system.cpu09.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu09.dtb.read_accesses;0;231670;0;0;541704;0;DTB read accesses 
system.cpu09.dtb.write_hits;947983;2215964;27797;51299;244125;4174;DTB write hits 
system.cpu09.dtb.write_misses;0;436;0;0;24842;0;DTB write misses 
system.cpu09.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu09.dtb.write_accesses;0;61219;0;0;158530;0;DTB write accesses 
system.cpu09.dtb.data_hits;2906692;6963457;84768;162531;931213;11831;DTB hits 
system.cpu09.dtb.data_misses;0;902;0;0;27431;0;DTB misses 
system.cpu09.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu09.dtb.data_accesses;0;292889;0;0;700234;0;DTB accesses 
system.cpu09.itb.fetch_hits;976950;2282115;27889;48476;3439069;5119;ITB hits 
system.cpu09.itb.fetch_misses;0;48;0;0;27;0;ITB misses 
system.cpu09.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu09.itb.fetch_accesses;976950;2282163;27889;48476;3439096;5119;ITB accesses 
system.cpu09.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu09.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu09.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu09.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu09.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu09.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu09.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu09.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu09.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu09.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu09.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu09.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu09.numCycles;498929339;222656360;12304723;21874854;23144542;2343751;number of cpu cycles simulated 
system.cpu09.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu09.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu09.committedInsts;8969427;22197803;265495;524526;4053940;33798;Number of instructions committed 
system.cpu09.committedOps;8969427;22197803;265495;524526;4053940;33798;Number of ops (including micro ops) committed 
system.cpu09.num_int_alu_accesses;8621893;21400456;255832;507070;2408491;32198;Number of integer alu accesses 
system.cpu09.num_fp_alu_accesses;1686;686789;0;0;1592472;0;Number of float alu accesses 
system.cpu09.num_func_calls;363723;796426;10510;19934;23277;1444;number of times a function call or return occured 
system.cpu09.num_conditional_control_insts;730801;2306268;21796;48713;203962;2409;number of instructions that are conditional controls 
system.cpu09.num_int_insts;8621893;21400456;255832;507070;2408491;32198;number of integer instructions 
system.cpu09.num_fp_insts;1686;686789;0;0;1592472;0;number of float instructions 
system.cpu09.num_int_register_reads;11780667;30685955;352085;702908;4769937;43375;number of times the integer registers were read 
system.cpu09.num_int_register_writes;6856504;16322051;203589;401657;1909786;25391;number of times the integer registers were written 
system.cpu09.num_fp_register_reads;850;637292;0;0;2705514;0;number of times the floating registers were read 
system.cpu09.num_fp_register_writes;856;511955;0;0;1574702;0;number of times the floating registers were written 
system.cpu09.num_mem_refs;2911572;7004178;84913;162772;961872;11856;number of memory refs 
system.cpu09.num_load_insts;1958843;4769128;56971;111232;692465;7657;Number of load instructions 
system.cpu09.num_store_insts;952729;2235050;27942;51540;269407;4199;Number of store instructions 
system.cpu09.num_idle_cycles;474433569.043106;159853915.589973;11579752.146251;20455670.213458;12649472.162409;2250609.048603;Number of idle cycles 
system.cpu09.num_busy_cycles;24495769.956894;62802444.410027;724970.853749;1419183.786542;10495069.837591;93141.951397;Number of busy cycles 
system.cpu09.not_idle_fraction;0.049097;0.282060;0.058918;0.064877;0.453458;0.039741;Percentage of non-idle cycles 
system.cpu09.idle_fraction;0.950903;0.717940;0.941082;0.935123;0.546542;0.960259;Percentage of idle cycles 
system.cpu09.Branches;1276886;3399544;37321;77898;238082;4607;Number of branches fetched 
system.cpu09.op_class::No_OpClass;43106;87856;1241;2317;69711;218;Class of executed instruction 
system.cpu09.op_class::IntAlu;5614652;14321497;168003;339414;1191958;19690;Class of executed instruction 
system.cpu09.op_class::IntMult;34046;63553;1011;2016;2323;120;Class of executed instruction 
system.cpu09.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatAdd;68;170668;0;0;803157;0;Class of executed instruction 
system.cpu09.op_class::FloatCmp;0;12895;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatCvt;0;3463;0;0;5;0;Class of executed instruction 
system.cpu09.op_class::FloatMult;0;45458;0;0;753859;0;Class of executed instruction 
system.cpu09.op_class::FloatDiv;4;9834;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::MemRead;1991629;4854311;57976;112870;695248;7834;Class of executed instruction 
system.cpu09.op_class::MemWrite;952748;2240900;27943;51540;269477;4199;Class of executed instruction 
system.cpu09.op_class::IprAccess;333174;388270;9321;16369;295633;1737;Class of executed instruction 
system.cpu09.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu09.op_class::total;8969427;22198705;265495;524526;4081371;33798;Class of executed instruction 
system.cpu09.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu09.kern.inst.quiesce;7300;3692;145;241;163;25;number of quiesce instructions executed 
system.cpu09.kern.inst.hwrei;81905;80536;2256;4009;32318;426;number of hwrei instructions executed 
system.cpu09.kern.ipl_count::0;18466;22581;518;922;1194;97;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::22;4579;2285;126;224;237;24;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::30;87;2082;19;17;41;1;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::31;49573;38477;1341;2387;2787;256;number of times we switched to this ipl 
system.cpu09.kern.ipl_count::total;72705;65425;2004;3550;4259;378;number of times we switched to this ipl 
system.cpu09.kern.ipl_good::0;18466;22581;518;922;1194;97;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::22;4579;2285;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::30;87;2082;19;17;41;1;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::31;18379;20510;499;905;1161;96;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_good::total;41511;47458;1162;2068;2633;218;number of times we switched to this ipl from a different ipl 
system.cpu09.kern.ipl_ticks::0;4321776250000;1737651170000;118836710000;211024190000;218513820000;22662630000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::22;14050440000;7972820000;386400000;690170000;784690000;73260000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::30;862740000;14567110000;187560000;168250000;365570000;9880000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::31;652603680000;466372500000;3636560000;6865930000;11781340000;691740000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_ticks::total;4989293110000;2226563600000;123047230000;218748540000;231445420000;23437510000;number of cycles we spent at this ipl 
system.cpu09.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::31;0.370746;0.533046;0.372110;0.379137;0.416577;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.ipl_used::total;0.570951;0.725380;0.579840;0.582535;0.618220;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu09.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::swpctx;26;4149;;;48;;number of callpals executed 
system.cpu09.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu09.kern.callpal::swpipl;63372;53413;1714;3068;3628;328;number of callpals executed 
system.cpu09.kern.callpal::rdps;9158;4635;252;459;475;48;number of callpals executed 
system.cpu09.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu09.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu09.kern.callpal::rti;4666;7653;145;241;354;25;number of callpals executed 
system.cpu09.kern.callpal::rdunique;1;272;;;20;;number of callpals executed 
system.cpu09.kern.callpal::total;77237;75227;2111;3768;4583;401;number of callpals executed 
system.cpu09.kern.mode_switch::kernel;4694;11802;145;241;402;25;number of protection mode switches 
system.cpu09.kern.mode_switch::user;0;3335;0;0;175;0;number of protection mode switches 
system.cpu09.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu09.kern.mode_switch_good::kernel;0;0.282579;0;0;0.435323;0;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::user;nan;1;nan;nan;1;nan;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu09.kern.mode_switch_good::total;0;0.440642;0;0;0.606586;0;fraction of useful protection mode switches 
system.cpu09.kern.mode_ticks::kernel;0;7112009180000;0;0;504344980000;0;number of ticks spent at the given mode 
system.cpu09.kern.mode_ticks::user;0;32190810000;0;0;84071780000;0;number of ticks spent at the given mode 
system.cpu09.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu09.kern.swap_context;27;4149;0;0;48;0;number of times the context was actually changed 
system.cpu09.icache.tags.replacements;21426;276977;778;1848;5601;48;number of replacements 
system.cpu09.icache.tags.tagsinuse;379.680028;505.584119;512;512;512;512;Cycle average of tags in use 
system.cpu09.icache.tags.total_refs;4853656;22614278;44341;280467;5892155;2081227;Total number of references to valid blocks. 
system.cpu09.icache.tags.sampled_refs;21426;276977;778;1848;5601;560;Sample count of references to valid blocks. 
system.cpu09.icache.tags.avg_refs;226.531130;81.646772;56.993573;151.767857;1051.982682;3716.476786;Average number of references to valid blocks. 
system.cpu09.icache.tags.warmup_cycle;0;7144396378750;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu09.icache.tags.occ_blocks::cpu09.inst;379.680028;505.584119;512;512;512;512;Average occupied blocks per requestor 
system.cpu09.icache.tags.occ_percent::cpu09.inst;0.741563;0.987469;1;1;1;1;Average percentage of cache occupancy 
system.cpu09.icache.tags.occ_percent::total;0.741563;0.987469;1;1;1;1;Average percentage of cache occupancy 
system.cpu09.icache.tags.occ_task_id_blocks::1024;440;512;512;512;512;512;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::2;2;9;9;2;2;2;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::3;15;8;6;15;;;Occupied blocks per task id 
system.cpu09.icache.tags.age_task_id_blocks_1024::4;423;495;497;495;510;510;Occupied blocks per task id 
system.cpu09.icache.tags.occ_task_id_percent::1024;0.859375;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu09.icache.tags.tag_accesses;17960728;44674459;531768;1050900;8168343;67644;Number of tag accesses 
system.cpu09.icache.tags.data_accesses;17960728;44674459;531768;1050900;8168343;67644;Number of data accesses 
system.cpu09.icache.ReadReq_hits::cpu09.inst;8947553;21921656;264717;522678;4075770;33750;number of ReadReq hits 
system.cpu09.icache.ReadReq_hits::total;8947553;21921656;264717;522678;4075770;33750;number of ReadReq hits 
system.cpu09.icache.demand_hits::cpu09.inst;8947553;21921656;264717;522678;4075770;33750;number of demand (read+write) hits 
system.cpu09.icache.demand_hits::total;8947553;21921656;264717;522678;4075770;33750;number of demand (read+write) hits 
system.cpu09.icache.overall_hits::cpu09.inst;8947553;21921656;264717;522678;4075770;33750;number of overall hits 
system.cpu09.icache.overall_hits::total;8947553;21921656;264717;522678;4075770;33750;number of overall hits 
system.cpu09.icache.ReadReq_misses::cpu09.inst;21874;277049;778;1848;5601;48;number of ReadReq misses 
system.cpu09.icache.ReadReq_misses::total;21874;277049;778;1848;5601;48;number of ReadReq misses 
system.cpu09.icache.demand_misses::cpu09.inst;21874;277049;778;1848;5601;48;number of demand (read+write) misses 
system.cpu09.icache.demand_misses::total;21874;277049;778;1848;5601;48;number of demand (read+write) misses 
system.cpu09.icache.overall_misses::cpu09.inst;21874;277049;778;1848;5601;48;number of overall misses 
system.cpu09.icache.overall_misses::total;21874;277049;778;1848;5601;48;number of overall misses 
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst;2256441000;26759281500;78075750;187556000;568244250;5067750;number of ReadReq miss cycles 
system.cpu09.icache.ReadReq_miss_latency::total;2256441000;26759281500;78075750;187556000;568244250;5067750;number of ReadReq miss cycles 
system.cpu09.icache.demand_miss_latency::cpu09.inst;2256441000;26759281500;78075750;187556000;568244250;5067750;number of demand (read+write) miss cycles 
system.cpu09.icache.demand_miss_latency::total;2256441000;26759281500;78075750;187556000;568244250;5067750;number of demand (read+write) miss cycles 
system.cpu09.icache.overall_miss_latency::cpu09.inst;2256441000;26759281500;78075750;187556000;568244250;5067750;number of overall miss cycles 
system.cpu09.icache.overall_miss_latency::total;2256441000;26759281500;78075750;187556000;568244250;5067750;number of overall miss cycles 
system.cpu09.icache.ReadReq_accesses::cpu09.inst;8969427;22198705;265495;524526;4081371;33798;number of ReadReq accesses(hits+misses) 
system.cpu09.icache.ReadReq_accesses::total;8969427;22198705;265495;524526;4081371;33798;number of ReadReq accesses(hits+misses) 
system.cpu09.icache.demand_accesses::cpu09.inst;8969427;22198705;265495;524526;4081371;33798;number of demand (read+write) accesses 
system.cpu09.icache.demand_accesses::total;8969427;22198705;265495;524526;4081371;33798;number of demand (read+write) accesses 
system.cpu09.icache.overall_accesses::cpu09.inst;8969427;22198705;265495;524526;4081371;33798;number of overall (read+write) accesses 
system.cpu09.icache.overall_accesses::total;8969427;22198705;265495;524526;4081371;33798;number of overall (read+write) accesses 
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;miss rate for ReadReq accesses 
system.cpu09.icache.ReadReq_miss_rate::total;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;miss rate for ReadReq accesses 
system.cpu09.icache.demand_miss_rate::cpu09.inst;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;miss rate for demand accesses 
system.cpu09.icache.demand_miss_rate::total;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;miss rate for demand accesses 
system.cpu09.icache.overall_miss_rate::cpu09.inst;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;miss rate for overall accesses 
system.cpu09.icache.overall_miss_rate::total;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;miss rate for overall accesses 
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst;103156.304288;96586.818577;100354.434447;101491.341991;101454.070702;105578.125000;average ReadReq miss latency 
system.cpu09.icache.ReadReq_avg_miss_latency::total;103156.304288;96586.818577;100354.434447;101491.341991;101454.070702;105578.125000;average ReadReq miss latency 
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst;103156.304288;96586.818577;100354.434447;101491.341991;101454.070702;105578.125000;average overall miss latency 
system.cpu09.icache.demand_avg_miss_latency::total;103156.304288;96586.818577;100354.434447;101491.341991;101454.070702;105578.125000;average overall miss latency 
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst;103156.304288;96586.818577;100354.434447;101491.341991;101454.070702;105578.125000;average overall miss latency 
system.cpu09.icache.overall_avg_miss_latency::total;103156.304288;96586.818577;100354.434447;101491.341991;101454.070702;105578.125000;average overall miss latency 
system.cpu09.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu09.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst;21874;277049;778;1848;5601;48;number of ReadReq MSHR misses 
system.cpu09.icache.ReadReq_mshr_misses::total;21874;277049;778;1848;5601;48;number of ReadReq MSHR misses 
system.cpu09.icache.demand_mshr_misses::cpu09.inst;21874;277049;778;1848;5601;48;number of demand (read+write) MSHR misses 
system.cpu09.icache.demand_mshr_misses::total;21874;277049;778;1848;5601;48;number of demand (read+write) MSHR misses 
system.cpu09.icache.overall_mshr_misses::cpu09.inst;21874;277049;778;1848;5601;48;number of overall MSHR misses 
system.cpu09.icache.overall_mshr_misses::total;21874;277049;778;1848;5601;48;number of overall MSHR misses 
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst;1668443000;19650229500;57235250;138965000;423224750;3721250;number of ReadReq MSHR miss cycles 
system.cpu09.icache.ReadReq_mshr_miss_latency::total;1668443000;19650229500;57235250;138965000;423224750;3721250;number of ReadReq MSHR miss cycles 
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst;1668443000;19650229500;57235250;138965000;423224750;3721250;number of demand (read+write) MSHR miss cycles 
system.cpu09.icache.demand_mshr_miss_latency::total;1668443000;19650229500;57235250;138965000;423224750;3721250;number of demand (read+write) MSHR miss cycles 
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst;1668443000;19650229500;57235250;138965000;423224750;3721250;number of overall MSHR miss cycles 
system.cpu09.icache.overall_mshr_miss_latency::total;1668443000;19650229500;57235250;138965000;423224750;3721250;number of overall MSHR miss cycles 
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;mshr miss rate for ReadReq accesses 
system.cpu09.icache.ReadReq_mshr_miss_rate::total;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;mshr miss rate for ReadReq accesses 
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;mshr miss rate for demand accesses 
system.cpu09.icache.demand_mshr_miss_rate::total;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;mshr miss rate for demand accesses 
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;mshr miss rate for overall accesses 
system.cpu09.icache.overall_mshr_miss_rate::total;0.002439;0.012480;0.002930;0.003523;0.001372;0.001420;mshr miss rate for overall accesses 
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst;76275.166865;70926.910041;73567.159383;75197.510823;75562.354937;77526.041667;average ReadReq mshr miss latency 
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total;76275.166865;70926.910041;73567.159383;75197.510823;75562.354937;77526.041667;average ReadReq mshr miss latency 
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst;76275.166865;70926.910041;73567.159383;75197.510823;75562.354937;77526.041667;average overall mshr miss latency 
system.cpu09.icache.demand_avg_mshr_miss_latency::total;76275.166865;70926.910041;73567.159383;75197.510823;75562.354937;77526.041667;average overall mshr miss latency 
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst;76275.166865;70926.910041;73567.159383;75197.510823;75562.354937;77526.041667;average overall mshr miss latency 
system.cpu09.icache.overall_avg_mshr_miss_latency::total;76275.166865;70926.910041;73567.159383;75197.510823;75562.354937;77526.041667;average overall mshr miss latency 
system.cpu09.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu09.dcache.tags.replacements;26077;121335;835;1699;37389;6;number of replacements 
system.cpu09.dcache.tags.tagsinuse;444.849429;886.807511;644.574144;563.022133;861.934993;878.777584;Cycle average of tags in use 
system.cpu09.dcache.tags.total_refs;920933;6302520;20145;22402;3215759;221653;Total number of references to valid blocks. 
system.cpu09.dcache.tags.sampled_refs;26077;121335;835;1699;37389;841;Sample count of references to valid blocks. 
system.cpu09.dcache.tags.avg_refs;35.315911;51.943133;24.125749;13.185403;86.008157;263.558859;Average number of references to valid blocks. 
system.cpu09.dcache.tags.warmup_cycle;0;0;0;0;7639661480000;0;Cycle when the warmup percentage was hit. 
system.cpu09.dcache.tags.occ_blocks::cpu09.data;444.849429;886.807511;644.574144;563.022133;861.934993;878.777584;Average occupied blocks per requestor 
system.cpu09.dcache.tags.occ_percent::cpu09.data;0.434423;0.866023;0.629467;0.549826;0.841733;0.858181;Average percentage of cache occupancy 
system.cpu09.dcache.tags.occ_percent::total;0.434423;0.866023;0.629467;0.549826;0.841733;0.858181;Average percentage of cache occupancy 
system.cpu09.dcache.tags.occ_task_id_blocks::1024;595;755;571;554;884;835;Occupied blocks per task id 
system.cpu09.dcache.tags.age_task_id_blocks_1024::3;11;5;10;14;4;3;Occupied blocks per task id 
system.cpu09.dcache.tags.age_task_id_blocks_1024::4;584;744;555;540;879;831;Occupied blocks per task id 
system.cpu09.dcache.tags.occ_task_id_percent::1024;0.581055;0.737305;0.557617;0.541016;0.863281;0.815430;Percentage of cache occupancy per task id 
system.cpu09.dcache.tags.tag_accesses;5861287;14242267;171003;328147;1908190;23679;Number of tag accesses 
system.cpu09.dcache.tags.data_accesses;5861287;14242267;171003;328147;1908190;23679;Number of data accesses 
system.cpu09.dcache.ReadReq_hits::cpu09.data;1877825;4492971;54707;106978;668483;7479;number of ReadReq hits 
system.cpu09.dcache.ReadReq_hits::total;1877825;4492971;54707;106978;668483;7479;number of ReadReq hits 
system.cpu09.dcache.WriteReq_hits::cpu09.data;917660;2088923;26895;49702;220513;4022;number of WriteReq hits 
system.cpu09.dcache.WriteReq_hits::total;917660;2088923;26895;49702;220513;4022;number of WriteReq hits 
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data;18718;34228;479;769;1297;90;number of LoadLockedReq hits 
system.cpu09.dcache.LoadLockedReq_hits::total;18718;34228;479;769;1297;90;number of LoadLockedReq hits 
system.cpu09.dcache.StoreCondReq_hits::cpu09.data;11992;23456;338;560;988;65;number of StoreCondReq hits 
system.cpu09.dcache.StoreCondReq_hits::total;11992;23456;338;560;988;65;number of StoreCondReq hits 
system.cpu09.dcache.demand_hits::cpu09.data;2795485;6581894;81602;156680;888996;11501;number of demand (read+write) hits 
system.cpu09.dcache.demand_hits::total;2795485;6581894;81602;156680;888996;11501;number of demand (read+write) hits 
system.cpu09.dcache.overall_hits::cpu09.data;2795485;6581894;81602;156680;888996;11501;number of overall hits 
system.cpu09.dcache.overall_hits::total;2795485;6581894;81602;156680;888996;11501;number of overall hits 
system.cpu09.dcache.ReadReq_misses::cpu09.data;60328;221568;1728;3413;19622;77;number of ReadReq misses 
system.cpu09.dcache.ReadReq_misses::total;60328;221568;1728;3413;19622;77;number of ReadReq misses 
system.cpu09.dcache.WriteReq_misses::cpu09.data;6234;80369;225;524;21677;28;number of WriteReq misses 
system.cpu09.dcache.WriteReq_misses::total;6234;80369;225;524;21677;28;number of WriteReq misses 
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data;1919;19895;57;72;474;11;number of LoadLockedReq misses 
system.cpu09.dcache.LoadLockedReq_misses::total;1919;19895;57;72;474;11;number of LoadLockedReq misses 
system.cpu09.dcache.StoreCondReq_misses::cpu09.data;4005;27803;145;225;586;20;number of StoreCondReq misses 
system.cpu09.dcache.StoreCondReq_misses::total;4005;27803;145;225;586;20;number of StoreCondReq misses 
system.cpu09.dcache.demand_misses::cpu09.data;66562;301937;1953;3937;41299;105;number of demand (read+write) misses 
system.cpu09.dcache.demand_misses::total;66562;301937;1953;3937;41299;105;number of demand (read+write) misses 
system.cpu09.dcache.overall_misses::cpu09.data;66562;301937;1953;3937;41299;105;number of overall misses 
system.cpu09.dcache.overall_misses::total;66562;301937;1953;3937;41299;105;number of overall misses 
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data;4429046533;15542379909;118693381;240262872;2080426744;5641947;number of ReadReq miss cycles 
system.cpu09.dcache.ReadReq_miss_latency::total;4429046533;15542379909;118693381;240262872;2080426744;5641947;number of ReadReq miss cycles 
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data;375818688;5150672036;13522835;30866415;2400034402;2090478;number of WriteReq miss cycles 
system.cpu09.dcache.WriteReq_miss_latency::total;375818688;5150672036;13522835;30866415;2400034402;2090478;number of WriteReq miss cycles 
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data;156984550;1245048730;4354748;5869247;33081242;814748;number of LoadLockedReq miss cycles 
system.cpu09.dcache.LoadLockedReq_miss_latency::total;156984550;1245048730;4354748;5869247;33081242;814748;number of LoadLockedReq miss cycles 
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data;196670798;1689787205;7583922;12060843;34288889;1096991;number of StoreCondReq miss cycles 
system.cpu09.dcache.StoreCondReq_miss_latency::total;196670798;1689787205;7583922;12060843;34288889;1096991;number of StoreCondReq miss cycles 
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data;37445998;3526000;894000;576000;1634000;72000;number of StoreCondFailReq miss cycles 
system.cpu09.dcache.StoreCondFailReq_miss_latency::total;37445998;3526000;894000;576000;1634000;72000;number of StoreCondFailReq miss cycles 
system.cpu09.dcache.demand_miss_latency::cpu09.data;4804865221;20693051945;132216216;271129287;4480461146;7732425;number of demand (read+write) miss cycles 
system.cpu09.dcache.demand_miss_latency::total;4804865221;20693051945;132216216;271129287;4480461146;7732425;number of demand (read+write) miss cycles 
system.cpu09.dcache.overall_miss_latency::cpu09.data;4804865221;20693051945;132216216;271129287;4480461146;7732425;number of overall miss cycles 
system.cpu09.dcache.overall_miss_latency::total;4804865221;20693051945;132216216;271129287;4480461146;7732425;number of overall miss cycles 
system.cpu09.dcache.ReadReq_accesses::cpu09.data;1938153;4714539;56435;110391;688105;7556;number of ReadReq accesses(hits+misses) 
system.cpu09.dcache.ReadReq_accesses::total;1938153;4714539;56435;110391;688105;7556;number of ReadReq accesses(hits+misses) 
system.cpu09.dcache.WriteReq_accesses::cpu09.data;923894;2169292;27120;50226;242190;4050;number of WriteReq accesses(hits+misses) 
system.cpu09.dcache.WriteReq_accesses::total;923894;2169292;27120;50226;242190;4050;number of WriteReq accesses(hits+misses) 
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data;20637;54123;536;841;1771;101;number of LoadLockedReq accesses(hits+misses) 
system.cpu09.dcache.LoadLockedReq_accesses::total;20637;54123;536;841;1771;101;number of LoadLockedReq accesses(hits+misses) 
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data;15997;51259;483;785;1574;85;number of StoreCondReq accesses(hits+misses) 
system.cpu09.dcache.StoreCondReq_accesses::total;15997;51259;483;785;1574;85;number of StoreCondReq accesses(hits+misses) 
system.cpu09.dcache.demand_accesses::cpu09.data;2862047;6883831;83555;160617;930295;11606;number of demand (read+write) accesses 
system.cpu09.dcache.demand_accesses::total;2862047;6883831;83555;160617;930295;11606;number of demand (read+write) accesses 
system.cpu09.dcache.overall_accesses::cpu09.data;2862047;6883831;83555;160617;930295;11606;number of overall (read+write) accesses 
system.cpu09.dcache.overall_accesses::total;2862047;6883831;83555;160617;930295;11606;number of overall (read+write) accesses 
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data;0.031127;0.046997;0.030619;0.030917;0.028516;0.010191;miss rate for ReadReq accesses 
system.cpu09.dcache.ReadReq_miss_rate::total;0.031127;0.046997;0.030619;0.030917;0.028516;0.010191;miss rate for ReadReq accesses 
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data;0.006748;0.037048;0.008296;0.010433;0.089504;0.006914;miss rate for WriteReq accesses 
system.cpu09.dcache.WriteReq_miss_rate::total;0.006748;0.037048;0.008296;0.010433;0.089504;0.006914;miss rate for WriteReq accesses 
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data;0.092988;0.367589;0.106343;0.085612;0.267645;0.108911;miss rate for LoadLockedReq accesses 
system.cpu09.dcache.LoadLockedReq_miss_rate::total;0.092988;0.367589;0.106343;0.085612;0.267645;0.108911;miss rate for LoadLockedReq accesses 
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data;0.250359;0.542402;0.300207;0.286624;0.372300;0.235294;miss rate for StoreCondReq accesses 
system.cpu09.dcache.StoreCondReq_miss_rate::total;0.250359;0.542402;0.300207;0.286624;0.372300;0.235294;miss rate for StoreCondReq accesses 
system.cpu09.dcache.demand_miss_rate::cpu09.data;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;miss rate for demand accesses 
system.cpu09.dcache.demand_miss_rate::total;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;miss rate for demand accesses 
system.cpu09.dcache.overall_miss_rate::cpu09.data;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;miss rate for overall accesses 
system.cpu09.dcache.overall_miss_rate::total;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;miss rate for overall accesses 
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data;73416.100865;70147.223015;68688.299190;70396.387929;106025.213740;73272.038961;average ReadReq miss latency 
system.cpu09.dcache.ReadReq_avg_miss_latency::total;73416.100865;70147.223015;68688.299190;70396.387929;106025.213740;73272.038961;average ReadReq miss latency 
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data;60285.320500;64087.795493;60101.488889;58905.372137;110718.014578;74659.928571;average WriteReq miss latency 
system.cpu09.dcache.WriteReq_avg_miss_latency::total;60285.320500;64087.795493;60101.488889;58905.372137;110718.014578;74659.928571;average WriteReq miss latency 
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data;81805.393434;62580.986680;76399.087719;81517.319444;69791.649789;74068;average LoadLockedReq miss latency 
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total;81805.393434;62580.986680;76399.087719;81517.319444;69791.649789;74068;average LoadLockedReq miss latency 
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data;49106.316604;60777.153724;52302.910345;53603.746667;58513.462457;54849.550000;average StoreCondReq miss latency 
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total;49106.316604;60777.153724;52302.910345;53603.746667;58513.462457;54849.550000;average StoreCondReq miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data;72186.310823;68534.336451;67699.035330;68866.976632;108488.368871;73642.142857;average overall miss latency 
system.cpu09.dcache.demand_avg_miss_latency::total;72186.310823;68534.336451;67699.035330;68866.976632;108488.368871;73642.142857;average overall miss latency 
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data;72186.310823;68534.336451;67699.035330;68866.976632;108488.368871;73642.142857;average overall miss latency 
system.cpu09.dcache.overall_avg_miss_latency::total;72186.310823;68534.336451;67699.035330;68866.976632;108488.368871;73642.142857;average overall miss latency 
system.cpu09.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu09.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu09.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu09.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu09.dcache.writebacks::writebacks;2832;30782;90;189;23445;5;number of writebacks 
system.cpu09.dcache.writebacks::total;2832;30782;90;189;23445;5;number of writebacks 
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data;60328;221568;1728;3413;19622;77;number of ReadReq MSHR misses 
system.cpu09.dcache.ReadReq_mshr_misses::total;60328;221568;1728;3413;19622;77;number of ReadReq MSHR misses 
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data;6234;80369;225;524;21677;28;number of WriteReq MSHR misses 
system.cpu09.dcache.WriteReq_mshr_misses::total;6234;80369;225;524;21677;28;number of WriteReq MSHR misses 
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data;1919;19895;57;72;474;11;number of LoadLockedReq MSHR misses 
system.cpu09.dcache.LoadLockedReq_mshr_misses::total;1919;19895;57;72;474;11;number of LoadLockedReq MSHR misses 
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data;4003;27788;145;225;586;20;number of StoreCondReq MSHR misses 
system.cpu09.dcache.StoreCondReq_mshr_misses::total;4003;27788;145;225;586;20;number of StoreCondReq MSHR misses 
system.cpu09.dcache.demand_mshr_misses::cpu09.data;66562;301937;1953;3937;41299;105;number of demand (read+write) MSHR misses 
system.cpu09.dcache.demand_mshr_misses::total;66562;301937;1953;3937;41299;105;number of demand (read+write) MSHR misses 
system.cpu09.dcache.overall_mshr_misses::cpu09.data;66562;301937;1953;3937;41299;105;number of overall MSHR misses 
system.cpu09.dcache.overall_mshr_misses::total;66562;301937;1953;3937;41299;105;number of overall MSHR misses 
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data;2981818467;10424563091;78762619;160947128;1563466256;3645053;number of ReadReq MSHR miss cycles 
system.cpu09.dcache.ReadReq_mshr_miss_latency::total;2981818467;10424563091;78762619;160947128;1563466256;3645053;number of ReadReq MSHR miss cycles 
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data;184681312;3062985964;6736165;15567585;1819230598;1216522;number of WriteReq MSHR miss cycles 
system.cpu09.dcache.WriteReq_mshr_miss_latency::total;184681312;3062985964;6736165;15567585;1819230598;1216522;number of WriteReq MSHR miss cycles 
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data;107567450;805822270;2959252;4079753;22238758;536252;number of LoadLockedReq MSHR miss cycles 
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total;107567450;805822270;2959252;4079753;22238758;536252;number of LoadLockedReq MSHR miss cycles 
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data;97135202;1038054795;3838078;5606157;20692111;588009;number of StoreCondReq MSHR miss cycles 
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total;97135202;1038054795;3838078;5606157;20692111;588009;number of StoreCondReq MSHR miss cycles 
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data;26050002;2470000;630000;400000;1150000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total;26050002;2470000;630000;400000;1150000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data;3166499779;13487549055;85498784;176514713;3382696854;4861575;number of demand (read+write) MSHR miss cycles 
system.cpu09.dcache.demand_mshr_miss_latency::total;3166499779;13487549055;85498784;176514713;3382696854;4861575;number of demand (read+write) MSHR miss cycles 
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data;3166499779;13487549055;85498784;176514713;3382696854;4861575;number of overall MSHR miss cycles 
system.cpu09.dcache.overall_mshr_miss_latency::total;3166499779;13487549055;85498784;176514713;3382696854;4861575;number of overall MSHR miss cycles 
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency::cpu09.data;11692000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency::total;11692000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency::cpu09.data;1126342000;1368180000;33342000;55308000;66630000;5786000;number of WriteReq MSHR uncacheable cycles 
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency::total;1126342000;1368180000;33342000;55308000;66630000;5786000;number of WriteReq MSHR uncacheable cycles 
system.cpu09.dcache.overall_mshr_uncacheable_latency::cpu09.data;1138034000;1368180000;33342000;55308000;66630000;5786000;number of overall MSHR uncacheable cycles 
system.cpu09.dcache.overall_mshr_uncacheable_latency::total;1138034000;1368180000;33342000;55308000;66630000;5786000;number of overall MSHR uncacheable cycles 
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data;0.031127;0.046997;0.030619;0.030917;0.028516;0.010191;mshr miss rate for ReadReq accesses 
system.cpu09.dcache.ReadReq_mshr_miss_rate::total;0.031127;0.046997;0.030619;0.030917;0.028516;0.010191;mshr miss rate for ReadReq accesses 
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data;0.006748;0.037048;0.008296;0.010433;0.089504;0.006914;mshr miss rate for WriteReq accesses 
system.cpu09.dcache.WriteReq_mshr_miss_rate::total;0.006748;0.037048;0.008296;0.010433;0.089504;0.006914;mshr miss rate for WriteReq accesses 
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data;0.092988;0.367589;0.106343;0.085612;0.267645;0.108911;mshr miss rate for LoadLockedReq accesses 
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total;0.092988;0.367589;0.106343;0.085612;0.267645;0.108911;mshr miss rate for LoadLockedReq accesses 
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data;0.250234;0.542110;0.300207;0.286624;0.372300;0.235294;mshr miss rate for StoreCondReq accesses 
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total;0.250234;0.542110;0.300207;0.286624;0.372300;0.235294;mshr miss rate for StoreCondReq accesses 
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;mshr miss rate for demand accesses 
system.cpu09.dcache.demand_mshr_miss_rate::total;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;mshr miss rate for demand accesses 
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;mshr miss rate for overall accesses 
system.cpu09.dcache.overall_mshr_miss_rate::total;0.023257;0.043862;0.023374;0.024512;0.044393;0.009047;mshr miss rate for overall accesses 
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data;49426.774748;47049.046302;45580.219329;47157.084090;79679.250637;47338.350649;average ReadReq mshr miss latency 
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total;49426.774748;47049.046302;45580.219329;47157.084090;79679.250637;47338.350649;average ReadReq mshr miss latency 
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data;29624.849535;38111.535094;29938.511111;29709.131679;83924.463625;43447.214286;average WriteReq mshr miss latency 
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total;29624.849535;38111.535094;29938.511111;29709.131679;83924.463625;43447.214286;average WriteReq mshr miss latency 
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data;56053.908286;40503.758231;51916.701754;56663.236111;46917.210970;48750.181818;average LoadLockedReq mshr miss latency 
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56053.908286;40503.758231;51916.701754;56663.236111;46917.210970;48750.181818;average LoadLockedReq mshr miss latency 
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data;24265.601299;37356.225529;26469.503448;24916.253333;35310.769625;29400.450000;average StoreCondReq mshr miss latency 
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total;24265.601299;37356.225529;26469.503448;24916.253333;35310.769625;29400.450000;average StoreCondReq mshr miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data;47572.185015;44670.077052;43778.179211;44834.826772;81907.476065;46300.714286;average overall mshr miss latency 
system.cpu09.dcache.demand_avg_mshr_miss_latency::total;47572.185015;44670.077052;43778.179211;44834.826772;81907.476065;46300.714286;average overall mshr miss latency 
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data;47572.185015;44670.077052;43778.179211;44834.826772;81907.476065;46300.714286;average overall mshr miss latency 
system.cpu09.dcache.overall_avg_mshr_miss_latency::total;47572.185015;44670.077052;43778.179211;44834.826772;81907.476065;46300.714286;average overall mshr miss latency 
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu09.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency::cpu09.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu09.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu10.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu10.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu10.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu10.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu10.dtb.read_hits;1955150;7388715;102075;147572;712998;10913;DTB read hits 
system.cpu10.dtb.read_misses;0;1009;38;13;2610;0;DTB read misses 
system.cpu10.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu10.dtb.read_accesses;0;427134;7608;2214;573183;0;DTB read accesses 
system.cpu10.dtb.write_hits;947700;3424792;51695;73108;266571;5232;DTB write hits 
system.cpu10.dtb.write_misses;0;735;5;5;24937;0;DTB write misses 
system.cpu10.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu10.dtb.write_accesses;0;112485;5313;1103;173389;0;DTB write accesses 
system.cpu10.dtb.data_hits;2902850;10813507;153770;220680;979569;16145;DTB hits 
system.cpu10.dtb.data_misses;0;1744;43;18;27547;0;DTB misses 
system.cpu10.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu10.dtb.data_accesses;0;539619;12921;3317;746572;0;DTB accesses 
system.cpu10.itb.fetch_hits;976209;3714827;93015;74280;3550833;5191;ITB hits 
system.cpu10.itb.fetch_misses;0;43;11;11;15;0;ITB misses 
system.cpu10.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu10.itb.fetch_accesses;976209;3714870;93026;74291;3550848;5191;ITB accesses 
system.cpu10.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu10.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu10.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu10.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu10.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu10.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu10.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu10.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu10.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu10.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu10.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu10.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu10.numCycles;498929339;222656260;12304686;21874989;23144551;2343749;number of cpu cycles simulated 
system.cpu10.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu10.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu10.committedInsts;8965711;34413481;486309;708729;4151811;50588;Number of instructions committed 
system.cpu10.committedOps;8965711;34413481;486309;708729;4151811;50588;Number of ops (including micro ops) committed 
system.cpu10.num_int_alu_accesses;8617970;33130294;461592;684142;2504981;48747;Number of integer alu accesses 
system.cpu10.num_fp_alu_accesses;1746;1227539;22363;7301;1592348;0;Number of float alu accesses 
system.cpu10.num_func_calls;363815;1226240;16686;26838;23067;2012;number of times a function call or return occured 
system.cpu10.num_conditional_control_insts;727187;3632682;47259;66460;207133;4241;number of instructions that are conditional controls 
system.cpu10.num_int_insts;8617970;33130294;461592;684142;2504981;48747;number of integer instructions 
system.cpu10.num_fp_insts;1746;1227539;22363;7301;1592348;0;number of float instructions 
system.cpu10.num_int_register_reads;11778972;47676120;663399;963601;4901128;66882;number of times the integer registers were read 
system.cpu10.num_int_register_writes;6856108;25143826;350274;534082;1981098;38780;number of times the integer registers were written 
system.cpu10.num_fp_register_reads;890;1161889;22557;4141;2705482;0;number of times the floating registers were read 
system.cpu10.num_fp_register_writes;896;929247;16220;4200;1574657;0;number of times the floating registers were written 
system.cpu10.num_mem_refs;2907726;10880103;154451;221516;1010264;16170;number of memory refs 
system.cpu10.num_load_insts;1955284;7425020;102408;147920;718355;10913;Number of load instructions 
system.cpu10.num_store_insts;952442;3455083;52043;73596;291909;5257;Number of store instructions 
system.cpu10.num_idle_cycles;474461780.126114;125203824.488800;10945339.362972;19920039.748167;12346478.016400;2206142.913018;Number of idle cycles 
system.cpu10.num_busy_cycles;24467558.873886;97452435.511200;1359346.637028;1954949.251833;10798072.983600;137606.086982;Number of busy cycles 
system.cpu10.not_idle_fraction;0.049040;0.437681;0.110474;0.089369;0.466549;0.058712;Percentage of non-idle cycles 
system.cpu10.idle_fraction;0.950960;0.562319;0.889526;0.910631;0.533451;0.941288;Percentage of idle cycles 
system.cpu10.Branches;1273632;5303743;71240;104867;240971;7224;Number of branches fetched 
system.cpu10.op_class::No_OpClass;43089;133570;3874;3954;70936;230;Class of executed instruction 
system.cpu10.op_class::IntAlu;5615027;22154921;302906;455191;1238799;32046;Class of executed instruction 
system.cpu10.op_class::IntMult;34064;93703;1512;2643;2205;192;Class of executed instruction 
system.cpu10.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::FloatAdd;88;317045;4762;1138;803165;0;Class of executed instruction 
system.cpu10.op_class::FloatCmp;0;23263;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::FloatCvt;0;6420;200;600;5;0;Class of executed instruction 
system.cpu10.op_class::FloatMult;0;86470;3840;0;753869;0;Class of executed instruction 
system.cpu10.op_class::FloatDiv;8;17782;62;189;0;0;Class of executed instruction 
system.cpu10.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::MemRead;1988048;7561610;104277;150591;721302;11094;Class of executed instruction 
system.cpu10.op_class::MemWrite;952457;3465910;52084;73645;291989;5257;Class of executed instruction 
system.cpu10.op_class::IprAccess;332930;554531;12835;20796;297088;1769;Class of executed instruction 
system.cpu10.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu10.op_class::total;8965711;34415225;486352;708747;4179358;50588;Class of executed instruction 
system.cpu10.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu10.kern.inst.quiesce;7317;4315;160;263;160;25;number of quiesce instructions executed 
system.cpu10.kern.inst.hwrei;81846;111265;2857;4772;32502;434;number of hwrei instructions executed 
system.cpu10.kern.ipl_count::0;18451;32265;721;1208;1226;97;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::22;4575;2299;126;224;237;24;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::30;87;3190;42;48;40;1;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::31;49540;50479;1533;2630;2819;264;number of times we switched to this ipl 
system.cpu10.kern.ipl_count::total;72653;88233;2422;4110;4322;386;number of times we switched to this ipl 
system.cpu10.kern.ipl_good::0;18451;32265;721;1208;1226;97;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::22;4575;2299;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::30;87;3190;42;48;40;1;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::31;18364;29097;679;1160;1193;96;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_good::total;41477;66851;1568;2640;2696;218;number of times we switched to this ipl from a different ipl 
system.cpu10.kern.ipl_ticks::0;4318237170000;1478877020000;113732840000;204850740000;218751100000;22652160000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::22;13995530000;7956900000;392020000;703880000;772280000;73050000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::30;862950000;22706190000;360200000;386950000;343970000;10090000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::31;656197460000;717022490000;8561800000;12808320000;11578160000;702190000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_ticks::total;4989293110000;2226562600000;123046860000;218749890000;231445510000;23437490000;number of cycles we spent at this ipl 
system.cpu10.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::31;0.370690;0.576418;0.442922;0.441065;0.423200;0.363636;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.ipl_used::total;0.570892;0.757664;0.647399;0.642336;0.623785;0.564767;fraction of swpipl calls that actually changed the ipl 
system.cpu10.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::swpctx;26;6902;55;65;38;;number of callpals executed 
system.cpu10.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu10.kern.callpal::swpipl;63328;71384;2032;3473;3675;336;number of callpals executed 
system.cpu10.kern.callpal::rdps;9151;4593;255;458;474;48;number of callpals executed 
system.cpu10.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu10.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu10.kern.callpal::rti;4662;11379;222;365;370;25;number of callpals executed 
system.cpu10.kern.callpal::rdunique;1;496;8;2;47;;number of callpals executed 
system.cpu10.kern.callpal::total;77182;104008;2635;4471;4663;409;number of callpals executed 
system.cpu10.kern.mode_switch::kernel;4690;18281;277;430;408;25;number of protection mode switches 
system.cpu10.kern.mode_switch::user;0;5980;54;93;194;0;number of protection mode switches 
system.cpu10.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu10.kern.mode_switch_good::kernel;0;0.327116;0.194946;0.216279;0.475490;0;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::user;nan;1;1;1;1;nan;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu10.kern.mode_switch_good::total;0;0.492972;0.326284;0.355641;0.644518;0;fraction of useful protection mode switches 
system.cpu10.kern.mode_ticks::kernel;0;7084405270000;153993640000;210917410000;134598030000;0;number of ticks spent at the given mode 
system.cpu10.kern.mode_ticks::user;0;59821090000;1444650000;375070000;87208850000;0;number of ticks spent at the given mode 
system.cpu10.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu10.kern.swap_context;27;6902;55;65;38;0;number of times the context was actually changed 
system.cpu10.icache.tags.replacements;21439;389782;4092;5931;5815;134;number of replacements 
system.cpu10.icache.tags.tagsinuse;380.494820;504.077067;511.455870;512;512;512;Cycle average of tags in use 
system.cpu10.icache.tags.total_refs;4868003;32265438;2265284;829060;6048785;2101698;Total number of references to valid blocks. 
system.cpu10.icache.tags.sampled_refs;21439;389782;4092;5931;5815;646;Sample count of references to valid blocks. 
system.cpu10.icache.tags.avg_refs;227.062969;82.778163;553.588465;139.784185;1040.203783;3253.402477;Average number of references to valid blocks. 
system.cpu10.icache.tags.warmup_cycle;0;0;7283506128750;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu10.icache.tags.occ_blocks::cpu10.inst;380.494820;504.077067;511.455870;512;512;512;Average occupied blocks per requestor 
system.cpu10.icache.tags.occ_percent::cpu10.inst;0.743154;0.984526;0.998937;1;1;1;Average percentage of cache occupancy 
system.cpu10.icache.tags.occ_percent::total;0.743154;0.984526;0.998937;1;1;1;Average percentage of cache occupancy 
system.cpu10.icache.tags.occ_task_id_blocks::1024;440;511;512;512;512;512;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::3;15;;;;15;15;Occupied blocks per task id 
system.cpu10.icache.tags.age_task_id_blocks_1024::4;423;509;510;510;495;495;Occupied blocks per task id 
system.cpu10.icache.tags.occ_task_id_percent::1024;0.859375;0.998047;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu10.icache.tags.tag_accesses;17953309;69220303;976797;1423425;8364531;101310;Number of tag accesses 
system.cpu10.icache.tags.data_accesses;17953309;69220303;976797;1423425;8364531;101310;Number of data accesses 
system.cpu10.icache.ReadReq_hits::cpu10.inst;8943824;34025372;482259;702816;4173543;50454;number of ReadReq hits 
system.cpu10.icache.ReadReq_hits::total;8943824;34025372;482259;702816;4173543;50454;number of ReadReq hits 
system.cpu10.icache.demand_hits::cpu10.inst;8943824;34025372;482259;702816;4173543;50454;number of demand (read+write) hits 
system.cpu10.icache.demand_hits::total;8943824;34025372;482259;702816;4173543;50454;number of demand (read+write) hits 
system.cpu10.icache.overall_hits::cpu10.inst;8943824;34025372;482259;702816;4173543;50454;number of overall hits 
system.cpu10.icache.overall_hits::total;8943824;34025372;482259;702816;4173543;50454;number of overall hits 
system.cpu10.icache.ReadReq_misses::cpu10.inst;21887;389853;4093;5931;5815;134;number of ReadReq misses 
system.cpu10.icache.ReadReq_misses::total;21887;389853;4093;5931;5815;134;number of ReadReq misses 
system.cpu10.icache.demand_misses::cpu10.inst;21887;389853;4093;5931;5815;134;number of demand (read+write) misses 
system.cpu10.icache.demand_misses::total;21887;389853;4093;5931;5815;134;number of demand (read+write) misses 
system.cpu10.icache.overall_misses::cpu10.inst;21887;389853;4093;5931;5815;134;number of overall misses 
system.cpu10.icache.overall_misses::total;21887;389853;4093;5931;5815;134;number of overall misses 
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst;2274712250;37794226247;399445000;580143000;592376750;13422000;number of ReadReq miss cycles 
system.cpu10.icache.ReadReq_miss_latency::total;2274712250;37794226247;399445000;580143000;592376750;13422000;number of ReadReq miss cycles 
system.cpu10.icache.demand_miss_latency::cpu10.inst;2274712250;37794226247;399445000;580143000;592376750;13422000;number of demand (read+write) miss cycles 
system.cpu10.icache.demand_miss_latency::total;2274712250;37794226247;399445000;580143000;592376750;13422000;number of demand (read+write) miss cycles 
system.cpu10.icache.overall_miss_latency::cpu10.inst;2274712250;37794226247;399445000;580143000;592376750;13422000;number of overall miss cycles 
system.cpu10.icache.overall_miss_latency::total;2274712250;37794226247;399445000;580143000;592376750;13422000;number of overall miss cycles 
system.cpu10.icache.ReadReq_accesses::cpu10.inst;8965711;34415225;486352;708747;4179358;50588;number of ReadReq accesses(hits+misses) 
system.cpu10.icache.ReadReq_accesses::total;8965711;34415225;486352;708747;4179358;50588;number of ReadReq accesses(hits+misses) 
system.cpu10.icache.demand_accesses::cpu10.inst;8965711;34415225;486352;708747;4179358;50588;number of demand (read+write) accesses 
system.cpu10.icache.demand_accesses::total;8965711;34415225;486352;708747;4179358;50588;number of demand (read+write) accesses 
system.cpu10.icache.overall_accesses::cpu10.inst;8965711;34415225;486352;708747;4179358;50588;number of overall (read+write) accesses 
system.cpu10.icache.overall_accesses::total;8965711;34415225;486352;708747;4179358;50588;number of overall (read+write) accesses 
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;miss rate for ReadReq accesses 
system.cpu10.icache.ReadReq_miss_rate::total;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;miss rate for ReadReq accesses 
system.cpu10.icache.demand_miss_rate::cpu10.inst;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;miss rate for demand accesses 
system.cpu10.icache.demand_miss_rate::total;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;miss rate for demand accesses 
system.cpu10.icache.overall_miss_rate::cpu10.inst;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;miss rate for overall accesses 
system.cpu10.icache.overall_miss_rate::total;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;miss rate for overall accesses 
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst;103929.832777;96944.813165;97592.230638;97815.376834;101870.464316;100164.179104;average ReadReq miss latency 
system.cpu10.icache.ReadReq_avg_miss_latency::total;103929.832777;96944.813165;97592.230638;97815.376834;101870.464316;100164.179104;average ReadReq miss latency 
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst;103929.832777;96944.813165;97592.230638;97815.376834;101870.464316;100164.179104;average overall miss latency 
system.cpu10.icache.demand_avg_miss_latency::total;103929.832777;96944.813165;97592.230638;97815.376834;101870.464316;100164.179104;average overall miss latency 
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst;103929.832777;96944.813165;97592.230638;97815.376834;101870.464316;100164.179104;average overall miss latency 
system.cpu10.icache.overall_avg_miss_latency::total;103929.832777;96944.813165;97592.230638;97815.376834;101870.464316;100164.179104;average overall miss latency 
system.cpu10.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu10.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst;21887;389853;4093;5931;5815;134;number of ReadReq MSHR misses 
system.cpu10.icache.ReadReq_mshr_misses::total;21887;389853;4093;5931;5815;134;number of ReadReq MSHR misses 
system.cpu10.icache.demand_mshr_misses::cpu10.inst;21887;389853;4093;5931;5815;134;number of demand (read+write) MSHR misses 
system.cpu10.icache.demand_mshr_misses::total;21887;389853;4093;5931;5815;134;number of demand (read+write) MSHR misses 
system.cpu10.icache.overall_mshr_misses::cpu10.inst;21887;389853;4093;5931;5815;134;number of overall MSHR misses 
system.cpu10.icache.overall_mshr_misses::total;21887;389853;4093;5931;5815;134;number of overall MSHR misses 
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst;1702254750;27745195753;294519000;427128000;442211250;9956000;number of ReadReq MSHR miss cycles 
system.cpu10.icache.ReadReq_mshr_miss_latency::total;1702254750;27745195753;294519000;427128000;442211250;9956000;number of ReadReq MSHR miss cycles 
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst;1702254750;27745195753;294519000;427128000;442211250;9956000;number of demand (read+write) MSHR miss cycles 
system.cpu10.icache.demand_mshr_miss_latency::total;1702254750;27745195753;294519000;427128000;442211250;9956000;number of demand (read+write) MSHR miss cycles 
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst;1702254750;27745195753;294519000;427128000;442211250;9956000;number of overall MSHR miss cycles 
system.cpu10.icache.overall_mshr_miss_latency::total;1702254750;27745195753;294519000;427128000;442211250;9956000;number of overall MSHR miss cycles 
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;mshr miss rate for ReadReq accesses 
system.cpu10.icache.ReadReq_mshr_miss_rate::total;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;mshr miss rate for ReadReq accesses 
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;mshr miss rate for demand accesses 
system.cpu10.icache.demand_mshr_miss_rate::total;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;mshr miss rate for demand accesses 
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;mshr miss rate for overall accesses 
system.cpu10.icache.overall_mshr_miss_rate::total;0.002441;0.011328;0.008416;0.008368;0.001391;0.002649;mshr miss rate for overall accesses 
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst;77774.695024;71168.352566;71956.755436;72016.186141;76046.646604;74298.507463;average ReadReq mshr miss latency 
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total;77774.695024;71168.352566;71956.755436;72016.186141;76046.646604;74298.507463;average ReadReq mshr miss latency 
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst;77774.695024;71168.352566;71956.755436;72016.186141;76046.646604;74298.507463;average overall mshr miss latency 
system.cpu10.icache.demand_avg_mshr_miss_latency::total;77774.695024;71168.352566;71956.755436;72016.186141;76046.646604;74298.507463;average overall mshr miss latency 
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst;77774.695024;71168.352566;71956.755436;72016.186141;76046.646604;74298.507463;average overall mshr miss latency 
system.cpu10.icache.overall_avg_mshr_miss_latency::total;77774.695024;71168.352566;71956.755436;72016.186141;76046.646604;74298.507463;average overall mshr miss latency 
system.cpu10.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu10.dcache.tags.replacements;26337;241587;2527;2453;39240;191;number of replacements 
system.cpu10.dcache.tags.tagsinuse;423.732250;870.731052;770.539744;666.254093;889.888008;886.839078;Cycle average of tags in use 
system.cpu10.dcache.tags.total_refs;540677;10481836;1118605;50715;2194046;166134;Total number of references to valid blocks. 
system.cpu10.dcache.tags.sampled_refs;26337;241587;2527;2453;39240;1035;Sample count of references to valid blocks. 
system.cpu10.dcache.tags.avg_refs;20.529179;43.387417;442.661258;20.674684;55.913507;160.515942;Average number of references to valid blocks. 
system.cpu10.dcache.tags.warmup_cycle;0;0;0;0;7667006638750;0;Cycle when the warmup percentage was hit. 
system.cpu10.dcache.tags.occ_blocks::cpu10.data;423.732250;870.731052;770.539744;666.254093;889.888008;886.839078;Average occupied blocks per requestor 
system.cpu10.dcache.tags.occ_percent::cpu10.data;0.413801;0.850323;0.752480;0.650639;0.869031;0.866054;Average percentage of cache occupancy 
system.cpu10.dcache.tags.occ_percent::total;0.413801;0.850323;0.752480;0.650639;0.869031;0.866054;Average percentage of cache occupancy 
system.cpu10.dcache.tags.occ_task_id_blocks::1024;566;799;725;654;887;844;Occupied blocks per task id 
system.cpu10.dcache.tags.age_task_id_blocks_1024::3;10;4;1;1;16;16;Occupied blocks per task id 
system.cpu10.dcache.tags.age_task_id_blocks_1024::4;556;795;724;653;870;827;Occupied blocks per task id 
system.cpu10.dcache.tags.occ_task_id_percent::1024;0.552734;0.780273;0.708008;0.638672;0.866211;0.824219;Percentage of cache occupancy per task id 
system.cpu10.dcache.tags.tag_accesses;5853648;22165494;312606;447204;2006358;32588;Number of tag accesses 
system.cpu10.dcache.tags.data_accesses;5853648;22165494;312606;447204;2006358;32588;Number of data accesses 
system.cpu10.dcache.ReadReq_hits::cpu10.data;1874836;6960814;97423;141592;694341;10452;number of ReadReq hits 
system.cpu10.dcache.ReadReq_hits::total;1874836;6960814;97423;141592;694341;10452;number of ReadReq hits 
system.cpu10.dcache.WriteReq_hits::cpu10.data;917641;3209608;49260;70125;241062;5066;number of WriteReq hits 
system.cpu10.dcache.WriteReq_hits::total;917641;3209608;49260;70125;241062;5066;number of WriteReq hits 
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data;19013;54523;810;1146;1477;94;number of LoadLockedReq hits 
system.cpu10.dcache.LoadLockedReq_hits::total;19013;54523;810;1146;1477;94;number of LoadLockedReq hits 
system.cpu10.dcache.StoreCondReq_hits::cpu10.data;12006;37773;561;852;1146;65;number of StoreCondReq hits 
system.cpu10.dcache.StoreCondReq_hits::total;12006;37773;561;852;1146;65;number of StoreCondReq hits 
system.cpu10.dcache.demand_hits::cpu10.data;2792477;10170422;146683;211717;935403;15518;number of demand (read+write) hits 
system.cpu10.dcache.demand_hits::total;2792477;10170422;146683;211717;935403;15518;number of demand (read+write) hits 
system.cpu10.dcache.overall_hits::cpu10.data;2792477;10170422;146683;211717;935403;15518;number of overall hits 
system.cpu10.dcache.overall_hits::total;2792477;10170422;146683;211717;935403;15518;number of overall hits 
system.cpu10.dcache.ReadReq_misses::cpu10.data;59494;374673;3828;4832;19405;355;number of ReadReq misses 
system.cpu10.dcache.ReadReq_misses::total;59494;374673;3828;4832;19405;355;number of ReadReq misses 
system.cpu10.dcache.WriteReq_misses::cpu10.data;6225;140675;1299;1373;23296;36;number of WriteReq misses 
system.cpu10.dcache.WriteReq_misses::total;6225;140675;1299;1373;23296;36;number of WriteReq misses 
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data;1887;34001;309;337;522;12;number of LoadLockedReq misses 
system.cpu10.dcache.LoadLockedReq_misses::total;1887;34001;309;337;522;12;number of LoadLockedReq misses 
system.cpu10.dcache.StoreCondReq_misses::cpu10.data;4112;45798;475;564;654;22;number of StoreCondReq misses 
system.cpu10.dcache.StoreCondReq_misses::total;4112;45798;475;564;654;22;number of StoreCondReq misses 
system.cpu10.dcache.demand_misses::cpu10.data;65719;515348;5127;6205;42701;391;number of demand (read+write) misses 
system.cpu10.dcache.demand_misses::total;65719;515348;5127;6205;42701;391;number of demand (read+write) misses 
system.cpu10.dcache.overall_misses::cpu10.data;65719;515348;5127;6205;42701;391;number of overall misses 
system.cpu10.dcache.overall_misses::total;65719;515348;5127;6205;42701;391;number of overall misses 
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data;4316355942;27123929121;282509658;339437137;1995598005;23758215;number of ReadReq miss cycles 
system.cpu10.dcache.ReadReq_miss_latency::total;4316355942;27123929121;282509658;339437137;1995598005;23758215;number of ReadReq miss cycles 
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data;371223225;9076034666;92014606;83095170;2581325363;2556478;number of WriteReq miss cycles 
system.cpu10.dcache.WriteReq_miss_latency::total;371223225;9076034666;92014606;83095170;2581325363;2556478;number of WriteReq miss cycles 
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data;145530667;2129590734;20016500;22137750;35682992;997500;number of LoadLockedReq miss cycles 
system.cpu10.dcache.LoadLockedReq_miss_latency::total;145530667;2129590734;20016500;22137750;35682992;997500;number of LoadLockedReq miss cycles 
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data;195245786;2798859222;27798889;33112831;37934905;1097990;number of StoreCondReq miss cycles 
system.cpu10.dcache.StoreCondReq_miss_latency::total;195245786;2798859222;27798889;33112831;37934905;1097990;number of StoreCondReq miss cycles 
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data;47075994;3314000;720000;564000;2478000;216000;number of StoreCondFailReq miss cycles 
system.cpu10.dcache.StoreCondFailReq_miss_latency::total;47075994;3314000;720000;564000;2478000;216000;number of StoreCondFailReq miss cycles 
system.cpu10.dcache.demand_miss_latency::cpu10.data;4687579167;36199963787;374524264;422532307;4576923368;26314693;number of demand (read+write) miss cycles 
system.cpu10.dcache.demand_miss_latency::total;4687579167;36199963787;374524264;422532307;4576923368;26314693;number of demand (read+write) miss cycles 
system.cpu10.dcache.overall_miss_latency::cpu10.data;4687579167;36199963787;374524264;422532307;4576923368;26314693;number of overall miss cycles 
system.cpu10.dcache.overall_miss_latency::total;4687579167;36199963787;374524264;422532307;4576923368;26314693;number of overall miss cycles 
system.cpu10.dcache.ReadReq_accesses::cpu10.data;1934330;7335487;101251;146424;713746;10807;number of ReadReq accesses(hits+misses) 
system.cpu10.dcache.ReadReq_accesses::total;1934330;7335487;101251;146424;713746;10807;number of ReadReq accesses(hits+misses) 
system.cpu10.dcache.WriteReq_accesses::cpu10.data;923866;3350283;50559;71498;264358;5102;number of WriteReq accesses(hits+misses) 
system.cpu10.dcache.WriteReq_accesses::total;923866;3350283;50559;71498;264358;5102;number of WriteReq accesses(hits+misses) 
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data;20900;88524;1119;1483;1999;106;number of LoadLockedReq accesses(hits+misses) 
system.cpu10.dcache.LoadLockedReq_accesses::total;20900;88524;1119;1483;1999;106;number of LoadLockedReq accesses(hits+misses) 
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data;16118;83571;1036;1416;1800;87;number of StoreCondReq accesses(hits+misses) 
system.cpu10.dcache.StoreCondReq_accesses::total;16118;83571;1036;1416;1800;87;number of StoreCondReq accesses(hits+misses) 
system.cpu10.dcache.demand_accesses::cpu10.data;2858196;10685770;151810;217922;978104;15909;number of demand (read+write) accesses 
system.cpu10.dcache.demand_accesses::total;2858196;10685770;151810;217922;978104;15909;number of demand (read+write) accesses 
system.cpu10.dcache.overall_accesses::cpu10.data;2858196;10685770;151810;217922;978104;15909;number of overall (read+write) accesses 
system.cpu10.dcache.overall_accesses::total;2858196;10685770;151810;217922;978104;15909;number of overall (read+write) accesses 
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data;0.030757;0.051077;0.037807;0.033000;0.027188;0.032849;miss rate for ReadReq accesses 
system.cpu10.dcache.ReadReq_miss_rate::total;0.030757;0.051077;0.037807;0.033000;0.027188;0.032849;miss rate for ReadReq accesses 
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data;0.006738;0.041989;0.025693;0.019203;0.088123;0.007056;miss rate for WriteReq accesses 
system.cpu10.dcache.WriteReq_miss_rate::total;0.006738;0.041989;0.025693;0.019203;0.088123;0.007056;miss rate for WriteReq accesses 
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data;0.090287;0.384088;0.276139;0.227242;0.261131;0.113208;miss rate for LoadLockedReq accesses 
system.cpu10.dcache.LoadLockedReq_miss_rate::total;0.090287;0.384088;0.276139;0.227242;0.261131;0.113208;miss rate for LoadLockedReq accesses 
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data;0.255119;0.548013;0.458494;0.398305;0.363333;0.252874;miss rate for StoreCondReq accesses 
system.cpu10.dcache.StoreCondReq_miss_rate::total;0.255119;0.548013;0.458494;0.398305;0.363333;0.252874;miss rate for StoreCondReq accesses 
system.cpu10.dcache.demand_miss_rate::cpu10.data;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;miss rate for demand accesses 
system.cpu10.dcache.demand_miss_rate::total;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;miss rate for demand accesses 
system.cpu10.dcache.overall_miss_rate::cpu10.data;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;miss rate for overall accesses 
system.cpu10.dcache.overall_miss_rate::total;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;miss rate for overall accesses 
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data;72551.113423;72393.604879;73800.851097;70247.751863;102839.371554;66924.549296;average ReadReq miss latency 
system.cpu10.dcache.ReadReq_avg_miss_latency::total;72551.113423;72393.604879;73800.851097;70247.751863;102839.371554;66924.549296;average ReadReq miss latency 
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data;59634.253012;64517.751313;70834.954580;60520.881282;110805.518673;71013.277778;average WriteReq miss latency 
system.cpu10.dcache.WriteReq_avg_miss_latency::total;59634.253012;64517.751313;70834.954580;60520.881282;110805.518673;71013.277778;average WriteReq miss latency 
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data;77122.770005;62633.179436;64778.317152;65690.652819;68358.222222;83125;average LoadLockedReq miss latency 
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total;77122.770005;62633.179436;64778.317152;65690.652819;68358.222222;83125;average LoadLockedReq miss latency 
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data;47481.951848;61113.132058;58523.976842;58710.693262;58004.441896;49908.636364;average StoreCondReq miss latency 
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total;47481.951848;61113.132058;58523.976842;58710.693262;58004.441896;49908.636364;average StoreCondReq miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data;71327.609474;70243.726156;73049.398089;68095.456406;107185.390693;67301.005115;average overall miss latency 
system.cpu10.dcache.demand_avg_miss_latency::total;71327.609474;70243.726156;73049.398089;68095.456406;107185.390693;67301.005115;average overall miss latency 
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data;71327.609474;70243.726156;73049.398089;68095.456406;107185.390693;67301.005115;average overall miss latency 
system.cpu10.dcache.overall_avg_miss_latency::total;71327.609474;70243.726156;73049.398089;68095.456406;107185.390693;67301.005115;average overall miss latency 
system.cpu10.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu10.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu10.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu10.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu10.dcache.writebacks::writebacks;2864;66495;724;470;24070;23;number of writebacks 
system.cpu10.dcache.writebacks::total;2864;66495;724;470;24070;23;number of writebacks 
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data;59494;374673;3828;4832;19405;355;number of ReadReq MSHR misses 
system.cpu10.dcache.ReadReq_mshr_misses::total;59494;374673;3828;4832;19405;355;number of ReadReq MSHR misses 
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data;6225;140675;1299;1373;23296;36;number of WriteReq MSHR misses 
system.cpu10.dcache.WriteReq_mshr_misses::total;6225;140675;1299;1373;23296;36;number of WriteReq MSHR misses 
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data;1887;34001;309;337;522;12;number of LoadLockedReq MSHR misses 
system.cpu10.dcache.LoadLockedReq_mshr_misses::total;1887;34001;309;337;522;12;number of LoadLockedReq MSHR misses 
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data;4112;45771;474;564;654;22;number of StoreCondReq MSHR misses 
system.cpu10.dcache.StoreCondReq_mshr_misses::total;4112;45771;474;564;654;22;number of StoreCondReq MSHR misses 
system.cpu10.dcache.demand_mshr_misses::cpu10.data;65719;515348;5127;6205;42701;391;number of demand (read+write) MSHR misses 
system.cpu10.dcache.demand_mshr_misses::total;65719;515348;5127;6205;42701;391;number of demand (read+write) MSHR misses 
system.cpu10.dcache.overall_mshr_misses::cpu10.data;65719;515348;5127;6205;42701;391;number of overall MSHR misses 
system.cpu10.dcache.overall_mshr_misses::total;65719;515348;5127;6205;42701;391;number of overall MSHR misses 
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data;2880295058;18339783879;192132342;227037863;1489794995;15525785;number of ReadReq MSHR miss cycles 
system.cpu10.dcache.ReadReq_mshr_miss_latency::total;2880295058;18339783879;192132342;227037863;1489794995;15525785;number of ReadReq MSHR miss cycles 
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data;179313775;5479495334;57548394;46253830;1961708637;1485522;number of WriteReq MSHR miss cycles 
system.cpu10.dcache.WriteReq_mshr_miss_latency::total;179313775;5479495334;57548394;46253830;1961708637;1485522;number of WriteReq MSHR miss cycles 
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data;100614333;1378593266;13139500;14598250;23824008;697500;number of LoadLockedReq MSHR miss cycles 
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total;100614333;1378593266;13139500;14598250;23824008;697500;number of LoadLockedReq MSHR miss cycles 
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data;95248214;1740721778;16390111;19021169;23258095;572010;number of StoreCondReq MSHR miss cycles 
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total;95248214;1740721778;16390111;19021169;23258095;572010;number of StoreCondReq MSHR miss cycles 
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data;32710006;2280000;500000;410000;1730000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total;32710006;2280000;500000;410000;1730000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data;3059608833;23819279213;249680736;273291693;3451503632;17011307;number of demand (read+write) MSHR miss cycles 
system.cpu10.dcache.demand_mshr_miss_latency::total;3059608833;23819279213;249680736;273291693;3451503632;17011307;number of demand (read+write) MSHR miss cycles 
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data;3059608833;23819279213;249680736;273291693;3451503632;17011307;number of overall MSHR miss cycles 
system.cpu10.dcache.overall_mshr_miss_latency::total;3059608833;23819279213;249680736;273291693;3451503632;17011307;number of overall MSHR miss cycles 
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency::cpu10.data;11910000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency::total;11910000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency::cpu10.data;1116816000;1949709000;40256000;65182000;64406000;5738000;number of WriteReq MSHR uncacheable cycles 
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency::total;1116816000;1949709000;40256000;65182000;64406000;5738000;number of WriteReq MSHR uncacheable cycles 
system.cpu10.dcache.overall_mshr_uncacheable_latency::cpu10.data;1128726000;1949709000;40256000;65182000;64406000;5738000;number of overall MSHR uncacheable cycles 
system.cpu10.dcache.overall_mshr_uncacheable_latency::total;1128726000;1949709000;40256000;65182000;64406000;5738000;number of overall MSHR uncacheable cycles 
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data;0.030757;0.051077;0.037807;0.033000;0.027188;0.032849;mshr miss rate for ReadReq accesses 
system.cpu10.dcache.ReadReq_mshr_miss_rate::total;0.030757;0.051077;0.037807;0.033000;0.027188;0.032849;mshr miss rate for ReadReq accesses 
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data;0.006738;0.041989;0.025693;0.019203;0.088123;0.007056;mshr miss rate for WriteReq accesses 
system.cpu10.dcache.WriteReq_mshr_miss_rate::total;0.006738;0.041989;0.025693;0.019203;0.088123;0.007056;mshr miss rate for WriteReq accesses 
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data;0.090287;0.384088;0.276139;0.227242;0.261131;0.113208;mshr miss rate for LoadLockedReq accesses 
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total;0.090287;0.384088;0.276139;0.227242;0.261131;0.113208;mshr miss rate for LoadLockedReq accesses 
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data;0.255119;0.547690;0.457529;0.398305;0.363333;0.252874;mshr miss rate for StoreCondReq accesses 
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total;0.255119;0.547690;0.457529;0.398305;0.363333;0.252874;mshr miss rate for StoreCondReq accesses 
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;mshr miss rate for demand accesses 
system.cpu10.dcache.demand_mshr_miss_rate::total;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;mshr miss rate for demand accesses 
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;mshr miss rate for overall accesses 
system.cpu10.dcache.overall_mshr_miss_rate::total;0.022993;0.048228;0.033772;0.028473;0.043657;0.024577;mshr miss rate for overall accesses 
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data;48413.202306;48948.773675;50191.311912;46986.312707;76773.769389;43734.605634;average ReadReq mshr miss latency 
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total;48413.202306;48948.773675;50191.311912;46986.312707;76773.769389;43734.605634;average ReadReq mshr miss latency 
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data;28805.425703;38951.450748;44302.073903;33688.150036;84207.960036;41264.500000;average WriteReq mshr miss latency 
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total;28805.425703;38951.450748;44302.073903;33688.150036;84207.960036;41264.500000;average WriteReq mshr miss latency 
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data;53319.731320;40545.668245;42522.653722;43318.249258;45639.862069;58125;average LoadLockedReq mshr miss latency 
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total;53319.731320;40545.668245;42522.653722;43318.249258;45639.862069;58125;average LoadLockedReq mshr miss latency 
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data;23163.476167;38031.106552;34578.293249;33725.476950;35562.836391;26000.454545;average StoreCondReq mshr miss latency 
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total;23163.476167;38031.106552;34578.293249;33725.476950;35562.836391;26000.454545;average StoreCondReq mshr miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data;46555.924968;46219.795581;48699.187829;44043.786140;80829.573827;43507.179028;average overall mshr miss latency 
system.cpu10.dcache.demand_avg_mshr_miss_latency::total;46555.924968;46219.795581;48699.187829;44043.786140;80829.573827;43507.179028;average overall mshr miss latency 
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data;46555.924968;46219.795581;48699.187829;44043.786140;80829.573827;43507.179028;average overall mshr miss latency 
system.cpu10.dcache.overall_avg_mshr_miss_latency::total;46555.924968;46219.795581;48699.187829;44043.786140;80829.573827;43507.179028;average overall mshr miss latency 
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu10.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency::cpu10.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu10.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu11.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu11.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu11.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu11.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu11.dtb.read_hits;1947848;4406897;52981;193231;674730;7769;DTB read hits 
system.cpu11.dtb.read_misses;0;402;0;19;2570;0;DTB read misses 
system.cpu11.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu11.dtb.read_accesses;0;220175;0;28498;535468;0;DTB read accesses 
system.cpu11.dtb.write_hits;945847;2054066;26445;90824;242500;4185;DTB write hits 
system.cpu11.dtb.write_misses;0;415;0;5;24832;0;DTB write misses 
system.cpu11.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu11.dtb.write_accesses;0;59018;0;13389;156460;0;DTB write accesses 
system.cpu11.dtb.data_hits;2893695;6460963;79426;284055;917230;11954;DTB hits 
system.cpu11.dtb.data_misses;0;817;0;24;27402;0;DTB misses 
system.cpu11.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu11.dtb.data_accesses;0;279193;0;41887;691928;0;DTB accesses 
system.cpu11.itb.fetch_hits;975357;2164662;27817;208094;3416780;5119;ITB hits 
system.cpu11.itb.fetch_misses;0;40;0;10;17;0;ITB misses 
system.cpu11.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu11.itb.fetch_accesses;975357;2164702;27817;208104;3416797;5119;ITB accesses 
system.cpu11.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu11.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu11.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu11.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu11.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu11.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu11.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu11.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu11.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu11.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu11.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu11.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu11.numCycles;498929338;222656261;12304819;21874857;23144544;2343749;number of cpu cycles simulated 
system.cpu11.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu11.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu11.committedInsts;8939228;20609291;243904;937081;4008254;34064;Number of instructions committed 
system.cpu11.committedOps;8939228;20609291;243904;937081;4008254;34064;Number of ops (including micro ops) committed 
system.cpu11.num_int_alu_accesses;8591709;19862654;234535;885054;2363213;32455;Number of integer alu accesses 
system.cpu11.num_fp_alu_accesses;1746;638077;0;69877;1592060;0;Number of float alu accesses 
system.cpu11.num_func_calls;363151;739242;9790;29918;22513;1444;number of times a function call or return occured 
system.cpu11.num_conditional_control_insts;721276;2131599;19470;92261;197029;2532;number of instructions that are conditional controls 
system.cpu11.num_int_insts;8591709;19862654;234535;885054;2363213;32455;number of integer instructions 
system.cpu11.num_fp_insts;1746;638077;0;69877;1592060;0;number of float instructions 
system.cpu11.num_int_register_reads;11744395;28478200;321440;1307894;4709390;43643;number of times the integer registers were read 
system.cpu11.num_int_register_writes;6837483;15162983;186328;664828;1873710;25525;number of times the integer registers were written 
system.cpu11.num_fp_register_reads;890;593510;0;66779;2705307;0;number of times the floating registers were read 
system.cpu11.num_fp_register_writes;896;475239;0;54548;1574495;0;number of times the floating registers were written 
system.cpu11.num_mem_refs;2898567;6498314;79571;284878;947747;11979;number of memory refs 
system.cpu11.num_load_insts;1947982;4426547;52981;193575;680022;7769;Number of load instructions 
system.cpu11.num_store_insts;950585;2071767;26590;91303;267725;4210;Number of store instructions 
system.cpu11.num_idle_cycles;474538444.520410;164179306.952142;11636188.585204;19317426.239554;12794122.966094;2249720.824802;Number of idle cycles 
system.cpu11.num_busy_cycles;24390893.479590;58476954.047858;668630.414796;2557430.760446;10350421.033906;94028.175198;Number of busy cycles 
system.cpu11.not_idle_fraction;0.048886;0.262633;0.054339;0.116912;0.447208;0.040119;Percentage of non-idle cycles 
system.cpu11.idle_fraction;0.951114;0.737367;0.945661;0.883088;0.552792;0.959881;Percentage of idle cycles 
system.cpu11.Branches;1266965;3148680;34015;134894;230108;4739;Number of branches fetched 
system.cpu11.op_class::No_OpClass;43039;81706;1221;5033;69751;218;Class of executed instruction 
system.cpu11.op_class::IntAlu;5598143;13292605;151903;593346;1161055;19833;Class of executed instruction 
system.cpu11.op_class::IntMult;33989;59173;919;3043;2252;120;Class of executed instruction 
system.cpu11.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatAdd;88;157810;0;14054;803142;0;Class of executed instruction 
system.cpu11.op_class::FloatCmp;0;11506;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::FloatCvt;0;3189;0;600;5;0;Class of executed instruction 
system.cpu11.op_class::FloatMult;0;44440;0;12032;753858;0;Class of executed instruction 
system.cpu11.op_class::FloatDiv;8;8667;0;445;0;0;Class of executed instruction 
system.cpu11.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::MemRead;1980721;4506752;53982;196230;682713;7946;Class of executed instruction 
system.cpu11.op_class::MemWrite;950602;2077210;26590;91349;267782;4210;Class of executed instruction 
system.cpu11.op_class::IprAccess;332638;367050;9289;20973;295098;1737;Class of executed instruction 
system.cpu11.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu11.op_class::total;8939228;20610108;243904;937105;4035656;34064;Class of executed instruction 
system.cpu11.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu11.kern.inst.quiesce;7332;3607;144;257;161;25;number of quiesce instructions executed 
system.cpu11.kern.inst.hwrei;81774;76747;2248;4814;32240;426;number of hwrei instructions executed 
system.cpu11.kern.ipl_count::0;18436;21337;519;1203;1191;97;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::22;4571;2286;126;224;237;24;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::30;87;1927;19;47;39;1;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::31;49495;37029;1332;2672;2781;256;number of times we switched to this ipl 
system.cpu11.kern.ipl_count::total;72589;62579;1996;4146;4248;378;number of times we switched to this ipl 
system.cpu11.kern.ipl_good::0;18436;21337;519;1203;1191;97;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::22;4571;2286;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::30;87;1927;19;47;39;1;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::31;18349;19420;500;1156;1159;96;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_good::total;41443;44970;1164;2630;2626;218;number of times we switched to this ipl from a different ipl 
system.cpu11.kern.ipl_ticks::0;4314545380000;1771913100000;118851680000;204974340000;219314120000;22662950000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::22;13979050000;7847820000;385230000;701740000;771450000;73030000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::30;862960000;13469810000;188020000;382380000;345790000;9990000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::31;659905710000;433331880000;3623260000;12690110000;11014080000;691520000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_ticks::total;4989293100000;2226562610000;123048190000;218748570000;231445440000;23437490000;number of cycles we spent at this ipl 
system.cpu11.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::31;0.370724;0.524454;0.375375;0.432635;0.416757;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.ipl_used::total;0.570927;0.718612;0.583166;0.634346;0.618173;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu11.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::swpctx;26;3775;;63;38;;number of callpals executed 
system.cpu11.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu11.kern.callpal::swpipl;63272;51218;1706;3512;3622;328;number of callpals executed 
system.cpu11.kern.callpal::rdps;9143;4612;252;463;474;48;number of callpals executed 
system.cpu11.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu11.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu11.kern.callpal::rti;4658;7156;145;363;351;25;number of callpals executed 
system.cpu11.kern.callpal::rdunique;1;243;;2;20;;number of callpals executed 
system.cpu11.kern.callpal::total;77114;71685;2103;4509;4546;401;number of callpals executed 
system.cpu11.kern.mode_switch::kernel;4686;10931;145;426;389;25;number of protection mode switches 
system.cpu11.kern.mode_switch::user;0;2984;0;96;169;0;number of protection mode switches 
system.cpu11.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu11.kern.mode_switch_good::kernel;0;0.272985;0;0.225352;0.434447;0;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu11.kern.mode_switch_good::total;0;0.428890;0;0.367816;0.605735;0;fraction of useful protection mode switches 
system.cpu11.kern.mode_ticks::kernel;0;7113348210000;0;363166870000;138292670000;0;number of ticks spent at the given mode 
system.cpu11.kern.mode_ticks::user;0;30449900000;0;3841190000;83294490000;0;number of ticks spent at the given mode 
system.cpu11.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu11.kern.swap_context;27;3775;0;63;38;0;number of times the context was actually changed 
system.cpu11.icache.tags.replacements;21386;257320;688;6333;5287;48;number of replacements 
system.cpu11.icache.tags.tagsinuse;378.778337;501.988013;512;512;512;512;Cycle average of tags in use 
system.cpu11.icache.tags.total_refs;4732351;20390294;130033;1541128;5747935;1966742;Total number of references to valid blocks. 
system.cpu11.icache.tags.sampled_refs;21386;257320;688;6333;5287;560;Sample count of references to valid blocks. 
system.cpu11.icache.tags.avg_refs;221.282662;79.241000;189.001453;243.348808;1087.182712;3512.039286;Average number of references to valid blocks. 
system.cpu11.icache.tags.warmup_cycle;0;7143910212500;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu11.icache.tags.occ_blocks::cpu11.inst;378.778337;501.988013;512;512;512;512;Average occupied blocks per requestor 
system.cpu11.icache.tags.occ_percent::cpu11.inst;0.739801;0.980445;1;1;1;1;Average percentage of cache occupancy 
system.cpu11.icache.tags.occ_percent::total;0.739801;0.980445;1;1;1;1;Average percentage of cache occupancy 
system.cpu11.icache.tags.occ_task_id_blocks::1024;439;512;512;512;512;512;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::3;15;;5;12;;;Occupied blocks per task id 
system.cpu11.icache.tags.age_task_id_blocks_1024::4;422;510;498;498;510;510;Occupied blocks per task id 
system.cpu11.icache.tags.occ_task_id_percent::1024;0.857422;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu11.icache.tags.tag_accesses;17900289;41477609;488496;1880543;8076599;68176;Number of tag accesses 
system.cpu11.icache.tags.data_accesses;17900289;41477609;488496;1880543;8076599;68176;Number of data accesses 
system.cpu11.icache.ReadReq_hits::cpu11.inst;8917395;20352715;243216;930772;4030369;34016;number of ReadReq hits 
system.cpu11.icache.ReadReq_hits::total;8917395;20352715;243216;930772;4030369;34016;number of ReadReq hits 
system.cpu11.icache.demand_hits::cpu11.inst;8917395;20352715;243216;930772;4030369;34016;number of demand (read+write) hits 
system.cpu11.icache.demand_hits::total;8917395;20352715;243216;930772;4030369;34016;number of demand (read+write) hits 
system.cpu11.icache.overall_hits::cpu11.inst;8917395;20352715;243216;930772;4030369;34016;number of overall hits 
system.cpu11.icache.overall_hits::total;8917395;20352715;243216;930772;4030369;34016;number of overall hits 
system.cpu11.icache.ReadReq_misses::cpu11.inst;21833;257393;688;6333;5287;48;number of ReadReq misses 
system.cpu11.icache.ReadReq_misses::total;21833;257393;688;6333;5287;48;number of ReadReq misses 
system.cpu11.icache.demand_misses::cpu11.inst;21833;257393;688;6333;5287;48;number of demand (read+write) misses 
system.cpu11.icache.demand_misses::total;21833;257393;688;6333;5287;48;number of demand (read+write) misses 
system.cpu11.icache.overall_misses::cpu11.inst;21833;257393;688;6333;5287;48;number of overall misses 
system.cpu11.icache.overall_misses::total;21833;257393;688;6333;5287;48;number of overall misses 
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst;2248356000;24708627747;68843750;617768999;538409250;5008250;number of ReadReq miss cycles 
system.cpu11.icache.ReadReq_miss_latency::total;2248356000;24708627747;68843750;617768999;538409250;5008250;number of ReadReq miss cycles 
system.cpu11.icache.demand_miss_latency::cpu11.inst;2248356000;24708627747;68843750;617768999;538409250;5008250;number of demand (read+write) miss cycles 
system.cpu11.icache.demand_miss_latency::total;2248356000;24708627747;68843750;617768999;538409250;5008250;number of demand (read+write) miss cycles 
system.cpu11.icache.overall_miss_latency::cpu11.inst;2248356000;24708627747;68843750;617768999;538409250;5008250;number of overall miss cycles 
system.cpu11.icache.overall_miss_latency::total;2248356000;24708627747;68843750;617768999;538409250;5008250;number of overall miss cycles 
system.cpu11.icache.ReadReq_accesses::cpu11.inst;8939228;20610108;243904;937105;4035656;34064;number of ReadReq accesses(hits+misses) 
system.cpu11.icache.ReadReq_accesses::total;8939228;20610108;243904;937105;4035656;34064;number of ReadReq accesses(hits+misses) 
system.cpu11.icache.demand_accesses::cpu11.inst;8939228;20610108;243904;937105;4035656;34064;number of demand (read+write) accesses 
system.cpu11.icache.demand_accesses::total;8939228;20610108;243904;937105;4035656;34064;number of demand (read+write) accesses 
system.cpu11.icache.overall_accesses::cpu11.inst;8939228;20610108;243904;937105;4035656;34064;number of overall (read+write) accesses 
system.cpu11.icache.overall_accesses::total;8939228;20610108;243904;937105;4035656;34064;number of overall (read+write) accesses 
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;miss rate for ReadReq accesses 
system.cpu11.icache.ReadReq_miss_rate::total;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;miss rate for ReadReq accesses 
system.cpu11.icache.demand_miss_rate::cpu11.inst;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;miss rate for demand accesses 
system.cpu11.icache.demand_miss_rate::total;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;miss rate for demand accesses 
system.cpu11.icache.overall_miss_rate::cpu11.inst;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;miss rate for overall accesses 
system.cpu11.icache.overall_miss_rate::total;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;miss rate for overall accesses 
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst;102979.709614;95995.725397;100063.590116;97547.607611;101836.438434;104338.541667;average ReadReq miss latency 
system.cpu11.icache.ReadReq_avg_miss_latency::total;102979.709614;95995.725397;100063.590116;97547.607611;101836.438434;104338.541667;average ReadReq miss latency 
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst;102979.709614;95995.725397;100063.590116;97547.607611;101836.438434;104338.541667;average overall miss latency 
system.cpu11.icache.demand_avg_miss_latency::total;102979.709614;95995.725397;100063.590116;97547.607611;101836.438434;104338.541667;average overall miss latency 
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst;102979.709614;95995.725397;100063.590116;97547.607611;101836.438434;104338.541667;average overall miss latency 
system.cpu11.icache.overall_avg_miss_latency::total;102979.709614;95995.725397;100063.590116;97547.607611;101836.438434;104338.541667;average overall miss latency 
system.cpu11.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu11.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst;21833;257393;688;6333;5287;48;number of ReadReq MSHR misses 
system.cpu11.icache.ReadReq_mshr_misses::total;21833;257393;688;6333;5287;48;number of ReadReq MSHR misses 
system.cpu11.icache.demand_mshr_misses::cpu11.inst;21833;257393;688;6333;5287;48;number of demand (read+write) MSHR misses 
system.cpu11.icache.demand_mshr_misses::total;21833;257393;688;6333;5287;48;number of demand (read+write) MSHR misses 
system.cpu11.icache.overall_mshr_misses::cpu11.inst;21833;257393;688;6333;5287;48;number of overall MSHR misses 
system.cpu11.icache.overall_mshr_misses::total;21833;257393;688;6333;5287;48;number of overall MSHR misses 
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst;1659684000;18142010253;50702250;454544001;401828750;3673750;number of ReadReq MSHR miss cycles 
system.cpu11.icache.ReadReq_mshr_miss_latency::total;1659684000;18142010253;50702250;454544001;401828750;3673750;number of ReadReq MSHR miss cycles 
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst;1659684000;18142010253;50702250;454544001;401828750;3673750;number of demand (read+write) MSHR miss cycles 
system.cpu11.icache.demand_mshr_miss_latency::total;1659684000;18142010253;50702250;454544001;401828750;3673750;number of demand (read+write) MSHR miss cycles 
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst;1659684000;18142010253;50702250;454544001;401828750;3673750;number of overall MSHR miss cycles 
system.cpu11.icache.overall_mshr_miss_latency::total;1659684000;18142010253;50702250;454544001;401828750;3673750;number of overall MSHR miss cycles 
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;mshr miss rate for ReadReq accesses 
system.cpu11.icache.ReadReq_mshr_miss_rate::total;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;mshr miss rate for ReadReq accesses 
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;mshr miss rate for demand accesses 
system.cpu11.icache.demand_mshr_miss_rate::total;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;mshr miss rate for demand accesses 
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;mshr miss rate for overall accesses 
system.cpu11.icache.overall_mshr_miss_rate::total;0.002442;0.012489;0.002821;0.006758;0.001310;0.001409;mshr miss rate for overall accesses 
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst;76017.221637;70483.697121;73695.130814;71773.882994;76003.168148;76536.458333;average ReadReq mshr miss latency 
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total;76017.221637;70483.697121;73695.130814;71773.882994;76003.168148;76536.458333;average ReadReq mshr miss latency 
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst;76017.221637;70483.697121;73695.130814;71773.882994;76003.168148;76536.458333;average overall mshr miss latency 
system.cpu11.icache.demand_avg_mshr_miss_latency::total;76017.221637;70483.697121;73695.130814;71773.882994;76003.168148;76536.458333;average overall mshr miss latency 
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst;76017.221637;70483.697121;73695.130814;71773.882994;76003.168148;76536.458333;average overall mshr miss latency 
system.cpu11.icache.overall_avg_mshr_miss_latency::total;76017.221637;70483.697121;73695.130814;71773.882994;76003.168148;76536.458333;average overall mshr miss latency 
system.cpu11.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu11.dcache.tags.replacements;26008;138266;623;4224;35091;6;number of replacements 
system.cpu11.dcache.tags.tagsinuse;439.208779;828.758612;732.592318;725.067703;888.709705;874.161314;Cycle average of tags in use 
system.cpu11.dcache.tags.total_refs;856069;6368763;8781;492931;2473446;77334;Total number of references to valid blocks. 
system.cpu11.dcache.tags.sampled_refs;26008;138266;623;4224;35091;840;Sample count of references to valid blocks. 
system.cpu11.dcache.tags.avg_refs;32.915603;46.061671;14.094703;116.697680;70.486621;92.064286;Average number of references to valid blocks. 
system.cpu11.dcache.tags.warmup_cycle;0;0;0;0;7640709300000;0;Cycle when the warmup percentage was hit. 
system.cpu11.dcache.tags.occ_blocks::cpu11.data;439.208779;828.758612;732.592318;725.067703;888.709705;874.161314;Average occupied blocks per requestor 
system.cpu11.dcache.tags.occ_percent::cpu11.data;0.428915;0.809335;0.715422;0.708074;0.867881;0.853673;Average percentage of cache occupancy 
system.cpu11.dcache.tags.occ_percent::total;0.428915;0.809335;0.715422;0.708074;0.867881;0.853673;Average percentage of cache occupancy 
system.cpu11.dcache.tags.occ_task_id_blocks::1024;586;767;703;752;878;834;Occupied blocks per task id 
system.cpu11.dcache.tags.age_task_id_blocks_1024::3;11;1;7;10;3;3;Occupied blocks per task id 
system.cpu11.dcache.tags.age_task_id_blocks_1024::4;575;766;690;742;874;830;Occupied blocks per task id 
system.cpu11.dcache.tags.occ_task_id_percent::1024;0.572266;0.749023;0.686523;0.734375;0.857422;0.814453;Percentage of cache occupancy per task id 
system.cpu11.dcache.tags.tag_accesses;5834489;13235098;159973;576298;1877552;23937;Number of tag accesses 
system.cpu11.dcache.tags.data_accesses;5834489;13235098;159973;576298;1877552;23937;Number of data accesses 
system.cpu11.dcache.ReadReq_hits::cpu11.data;1868480;4150746;51019;185050;658068;7555;number of ReadReq hits 
system.cpu11.dcache.ReadReq_hits::total;1868480;4150746;51019;185050;658068;7555;number of ReadReq hits 
system.cpu11.dcache.WriteReq_hits::cpu11.data;916254;1934740;25533;87648;219426;4022;number of WriteReq hits 
system.cpu11.dcache.WriteReq_hits::total;916254;1934740;25533;87648;219426;4022;number of WriteReq hits 
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data;19159;31313;485;1128;1297;101;number of LoadLockedReq hits 
system.cpu11.dcache.LoadLockedReq_hits::total;19159;31313;485;1128;1297;101;number of LoadLockedReq hits 
system.cpu11.dcache.StoreCondReq_hits::cpu11.data;12003;21156;324;828;1015;65;number of StoreCondReq hits 
system.cpu11.dcache.StoreCondReq_hits::total;12003;21156;324;828;1015;65;number of StoreCondReq hits 
system.cpu11.dcache.demand_hits::cpu11.data;2784734;6085486;76552;272698;877494;11577;number of demand (read+write) hits 
system.cpu11.dcache.demand_hits::total;2784734;6085486;76552;272698;877494;11577;number of demand (read+write) hits 
system.cpu11.dcache.overall_hits::cpu11.data;2784734;6085486;76552;272698;877494;11577;number of overall hits 
system.cpu11.dcache.overall_hits::total;2784734;6085486;76552;272698;877494;11577;number of overall hits 
system.cpu11.dcache.ReadReq_misses::cpu11.data;58375;225658;1420;7025;17622;104;number of ReadReq misses 
system.cpu11.dcache.ReadReq_misses::total;58375;225658;1420;7025;17622;104;number of ReadReq misses 
system.cpu11.dcache.WriteReq_misses::cpu11.data;6155;76104;229;1565;21117;28;number of WriteReq misses 
system.cpu11.dcache.WriteReq_misses::total;6155;76104;229;1565;21117;28;number of WriteReq misses 
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data;1913;18428;57;353;465;9;number of LoadLockedReq misses 
system.cpu11.dcache.LoadLockedReq_misses::total;1913;18428;57;353;465;9;number of LoadLockedReq misses 
system.cpu11.dcache.StoreCondReq_misses::cpu11.data;3947;26030;156;569;562;23;number of StoreCondReq misses 
system.cpu11.dcache.StoreCondReq_misses::total;3947;26030;156;569;562;23;number of StoreCondReq misses 
system.cpu11.dcache.demand_misses::cpu11.data;64530;301762;1649;8590;38739;132;number of demand (read+write) misses 
system.cpu11.dcache.demand_misses::total;64530;301762;1649;8590;38739;132;number of demand (read+write) misses 
system.cpu11.dcache.overall_misses::cpu11.data;64530;301762;1649;8590;38739;132;number of overall misses 
system.cpu11.dcache.overall_misses::total;64530;301762;1649;8590;38739;132;number of overall misses 
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data;4270392655;16403072952;101281416;513812438;1876075831;7525708;number of ReadReq miss cycles 
system.cpu11.dcache.ReadReq_miss_latency::total;4270392655;16403072952;101281416;513812438;1876075831;7525708;number of ReadReq miss cycles 
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data;369788748;4944002487;13264063;99856165;2355241440;2009728;number of WriteReq miss cycles 
system.cpu11.dcache.WriteReq_miss_latency::total;369788748;4944002487;13264063;99856165;2355241440;2009728;number of WriteReq miss cycles 
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data;153903618;1155853237;4374997;23704996;32905739;619000;number of LoadLockedReq miss cycles 
system.cpu11.dcache.LoadLockedReq_miss_latency::total;153903618;1155853237;4374997;23704996;32905739;619000;number of LoadLockedReq miss cycles 
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data;195425838;1579728286;8366909;33410831;32145904;1096991;number of StoreCondReq miss cycles 
system.cpu11.dcache.StoreCondReq_miss_latency::total;195425838;1579728286;8366909;33410831;32145904;1096991;number of StoreCondReq miss cycles 
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data;35946997;4178999;576000;566000;2424999;328999;number of StoreCondFailReq miss cycles 
system.cpu11.dcache.StoreCondFailReq_miss_latency::total;35946997;4178999;576000;566000;2424999;328999;number of StoreCondFailReq miss cycles 
system.cpu11.dcache.demand_miss_latency::cpu11.data;4640181403;21347075439;114545479;613668603;4231317271;9535436;number of demand (read+write) miss cycles 
system.cpu11.dcache.demand_miss_latency::total;4640181403;21347075439;114545479;613668603;4231317271;9535436;number of demand (read+write) miss cycles 
system.cpu11.dcache.overall_miss_latency::cpu11.data;4640181403;21347075439;114545479;613668603;4231317271;9535436;number of overall miss cycles 
system.cpu11.dcache.overall_miss_latency::total;4640181403;21347075439;114545479;613668603;4231317271;9535436;number of overall miss cycles 
system.cpu11.dcache.ReadReq_accesses::cpu11.data;1926855;4376404;52439;192075;675690;7659;number of ReadReq accesses(hits+misses) 
system.cpu11.dcache.ReadReq_accesses::total;1926855;4376404;52439;192075;675690;7659;number of ReadReq accesses(hits+misses) 
system.cpu11.dcache.WriteReq_accesses::cpu11.data;922409;2010844;25762;89213;240543;4050;number of WriteReq accesses(hits+misses) 
system.cpu11.dcache.WriteReq_accesses::total;922409;2010844;25762;89213;240543;4050;number of WriteReq accesses(hits+misses) 
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data;21072;49741;542;1481;1762;110;number of LoadLockedReq accesses(hits+misses) 
system.cpu11.dcache.LoadLockedReq_accesses::total;21072;49741;542;1481;1762;110;number of LoadLockedReq accesses(hits+misses) 
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data;15950;47186;480;1397;1577;88;number of StoreCondReq accesses(hits+misses) 
system.cpu11.dcache.StoreCondReq_accesses::total;15950;47186;480;1397;1577;88;number of StoreCondReq accesses(hits+misses) 
system.cpu11.dcache.demand_accesses::cpu11.data;2849264;6387248;78201;281288;916233;11709;number of demand (read+write) accesses 
system.cpu11.dcache.demand_accesses::total;2849264;6387248;78201;281288;916233;11709;number of demand (read+write) accesses 
system.cpu11.dcache.overall_accesses::cpu11.data;2849264;6387248;78201;281288;916233;11709;number of overall (read+write) accesses 
system.cpu11.dcache.overall_accesses::total;2849264;6387248;78201;281288;916233;11709;number of overall (read+write) accesses 
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data;0.030295;0.051562;0.027079;0.036574;0.026080;0.013579;miss rate for ReadReq accesses 
system.cpu11.dcache.ReadReq_miss_rate::total;0.030295;0.051562;0.027079;0.036574;0.026080;0.013579;miss rate for ReadReq accesses 
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data;0.006673;0.037847;0.008889;0.017542;0.087789;0.006914;miss rate for WriteReq accesses 
system.cpu11.dcache.WriteReq_miss_rate::total;0.006673;0.037847;0.008889;0.017542;0.087789;0.006914;miss rate for WriteReq accesses 
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data;0.090784;0.370479;0.105166;0.238352;0.263905;0.081818;miss rate for LoadLockedReq accesses 
system.cpu11.dcache.LoadLockedReq_miss_rate::total;0.090784;0.370479;0.105166;0.238352;0.263905;0.081818;miss rate for LoadLockedReq accesses 
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data;0.247461;0.551647;0.325000;0.407301;0.356373;0.261364;miss rate for StoreCondReq accesses 
system.cpu11.dcache.StoreCondReq_miss_rate::total;0.247461;0.551647;0.325000;0.407301;0.356373;0.261364;miss rate for StoreCondReq accesses 
system.cpu11.dcache.demand_miss_rate::cpu11.data;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;miss rate for demand accesses 
system.cpu11.dcache.demand_miss_rate::total;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;miss rate for demand accesses 
system.cpu11.dcache.overall_miss_rate::cpu11.data;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;miss rate for overall accesses 
system.cpu11.dcache.overall_miss_rate::total;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;miss rate for overall accesses 
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data;73154.478030;72689.968678;71324.940845;73140.560569;106462.139995;72362.576923;average ReadReq miss latency 
system.cpu11.dcache.ReadReq_avg_miss_latency::total;73154.478030;72689.968678;71324.940845;73140.560569;106462.139995;72362.576923;average ReadReq miss latency 
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data;60079.406661;64963.766517;57921.672489;63805.856230;111532.956386;71776;average WriteReq miss latency 
system.cpu11.dcache.WriteReq_avg_miss_latency::total;60079.406661;64963.766517;57921.672489;63805.856230;111532.956386;71776;average WriteReq miss latency 
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data;80451.446942;62722.663176;76754.333333;67152.963173;70765.030108;68777.777778;average LoadLockedReq miss latency 
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total;80451.446942;62722.663176;76754.333333;67152.963173;70765.030108;68777.777778;average LoadLockedReq miss latency 
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data;49512.500127;60688.754745;53634.032051;58718.507909;57199.117438;47695.260870;average StoreCondReq miss latency 
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total;49512.500127;60688.754745;53634.032051;58718.507909;57199.117438;47695.260870;average StoreCondReq miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data;71907.351666;70741.430130;69463.601577;71439.883935;109226.290586;72238.151515;average overall miss latency 
system.cpu11.dcache.demand_avg_miss_latency::total;71907.351666;70741.430130;69463.601577;71439.883935;109226.290586;72238.151515;average overall miss latency 
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data;71907.351666;70741.430130;69463.601577;71439.883935;109226.290586;72238.151515;average overall miss latency 
system.cpu11.dcache.overall_avg_miss_latency::total;71907.351666;70741.430130;69463.601577;71439.883935;109226.290586;72238.151515;average overall miss latency 
system.cpu11.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu11.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu11.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu11.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu11.dcache.writebacks::writebacks;2827;43191;72;992;22202;5;number of writebacks 
system.cpu11.dcache.writebacks::total;2827;43191;72;992;22202;5;number of writebacks 
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data;58375;225658;1420;7025;17622;104;number of ReadReq MSHR misses 
system.cpu11.dcache.ReadReq_mshr_misses::total;58375;225658;1420;7025;17622;104;number of ReadReq MSHR misses 
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data;6155;76104;229;1565;21117;28;number of WriteReq MSHR misses 
system.cpu11.dcache.WriteReq_mshr_misses::total;6155;76104;229;1565;21117;28;number of WriteReq MSHR misses 
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data;1913;18428;57;353;465;9;number of LoadLockedReq MSHR misses 
system.cpu11.dcache.LoadLockedReq_mshr_misses::total;1913;18428;57;353;465;9;number of LoadLockedReq MSHR misses 
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data;3945;26011;156;569;562;23;number of StoreCondReq MSHR misses 
system.cpu11.dcache.StoreCondReq_mshr_misses::total;3945;26011;156;569;562;23;number of StoreCondReq MSHR misses 
system.cpu11.dcache.demand_mshr_misses::cpu11.data;64530;301762;1649;8590;38739;132;number of demand (read+write) MSHR misses 
system.cpu11.dcache.demand_mshr_misses::total;64530;301762;1649;8590;38739;132;number of demand (read+write) MSHR misses 
system.cpu11.dcache.overall_mshr_misses::cpu11.data;64530;301762;1649;8590;38739;132;number of overall MSHR misses 
system.cpu11.dcache.overall_mshr_misses::total;64530;301762;1649;8590;38739;132;number of overall MSHR misses 
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data;2883138345;11120396048;68060584;349108562;1410894169;4931292;number of ReadReq MSHR miss cycles 
system.cpu11.dcache.ReadReq_mshr_miss_latency::total;2883138345;11120396048;68060584;349108562;1410894169;4931292;number of ReadReq MSHR miss cycles 
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data;179490252;2962343513;6124937;58156835;1789845560;1119272;number of WriteReq MSHR miss cycles 
system.cpu11.dcache.WriteReq_mshr_miss_latency::total;179490252;2962343513;6124937;58156835;1789845560;1119272;number of WriteReq MSHR miss cycles 
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data;106737382;749052763;2997003;15696004;22241261;410000;number of LoadLockedReq MSHR miss cycles 
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total;106737382;749052763;2997003;15696004;22241261;410000;number of LoadLockedReq MSHR miss cycles 
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data;96542162;968247714;4137091;19256169;19443096;584009;number of StoreCondReq MSHR miss cycles 
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total;96542162;968247714;4137091;19256169;19443096;584009;number of StoreCondReq MSHR miss cycles 
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data;25090003;2870001;400000;390000;1710001;230001;number of StoreCondFailReq MSHR miss cycles 
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total;25090003;2870001;400000;390000;1710001;230001;number of StoreCondFailReq MSHR miss cycles 
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data;3062628597;14082739561;74185521;407265397;3200739729;6050564;number of demand (read+write) MSHR miss cycles 
system.cpu11.dcache.demand_mshr_miss_latency::total;3062628597;14082739561;74185521;407265397;3200739729;6050564;number of demand (read+write) MSHR miss cycles 
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data;3062628597;14082739561;74185521;407265397;3200739729;6050564;number of overall MSHR miss cycles 
system.cpu11.dcache.overall_mshr_miss_latency::total;3062628597;14082739561;74185521;407265397;3200739729;6050564;number of overall MSHR miss cycles 
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency::cpu11.data;12120000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency::total;12120000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency::cpu11.data;1106828000;1313519000;32872000;64124000;62396000;5690000;number of WriteReq MSHR uncacheable cycles 
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency::total;1106828000;1313519000;32872000;64124000;62396000;5690000;number of WriteReq MSHR uncacheable cycles 
system.cpu11.dcache.overall_mshr_uncacheable_latency::cpu11.data;1118948000;1313519000;32872000;64124000;62396000;5690000;number of overall MSHR uncacheable cycles 
system.cpu11.dcache.overall_mshr_uncacheable_latency::total;1118948000;1313519000;32872000;64124000;62396000;5690000;number of overall MSHR uncacheable cycles 
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data;0.030295;0.051562;0.027079;0.036574;0.026080;0.013579;mshr miss rate for ReadReq accesses 
system.cpu11.dcache.ReadReq_mshr_miss_rate::total;0.030295;0.051562;0.027079;0.036574;0.026080;0.013579;mshr miss rate for ReadReq accesses 
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data;0.006673;0.037847;0.008889;0.017542;0.087789;0.006914;mshr miss rate for WriteReq accesses 
system.cpu11.dcache.WriteReq_mshr_miss_rate::total;0.006673;0.037847;0.008889;0.017542;0.087789;0.006914;mshr miss rate for WriteReq accesses 
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data;0.090784;0.370479;0.105166;0.238352;0.263905;0.081818;mshr miss rate for LoadLockedReq accesses 
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total;0.090784;0.370479;0.105166;0.238352;0.263905;0.081818;mshr miss rate for LoadLockedReq accesses 
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data;0.247335;0.551244;0.325000;0.407301;0.356373;0.261364;mshr miss rate for StoreCondReq accesses 
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total;0.247335;0.551244;0.325000;0.407301;0.356373;0.261364;mshr miss rate for StoreCondReq accesses 
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;mshr miss rate for demand accesses 
system.cpu11.dcache.demand_mshr_miss_rate::total;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;mshr miss rate for demand accesses 
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;mshr miss rate for overall accesses 
system.cpu11.dcache.overall_mshr_miss_rate::total;0.022648;0.047244;0.021087;0.030538;0.042281;0.011273;mshr miss rate for overall accesses 
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data;49389.950236;49279.866205;47929.988732;49695.168968;80064.360969;47416.269231;average ReadReq mshr miss latency 
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total;49389.950236;49279.866205;47929.988732;49695.168968;80064.360969;47416.269231;average ReadReq mshr miss latency 
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data;29161.698132;38924.938413;26746.449782;37160.916933;84758.514941;39974;average WriteReq mshr miss latency 
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total;29161.698132;38924.938413;26746.449782;37160.916933;84758.514941;39974;average WriteReq mshr miss latency 
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data;55795.808677;40647.534350;52579;44464.600567;47830.668817;45555.555556;average LoadLockedReq mshr miss latency 
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55795.808677;40647.534350;52579;44464.600567;47830.668817;45555.555556;average LoadLockedReq mshr miss latency 
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data;24472.030925;37224.547845;26519.814103;33842.124780;34596.256228;25391.695652;average StoreCondReq mshr miss latency 
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total;24472.030925;37224.547845;26519.814103;33842.124780;34596.256228;25391.695652;average StoreCondReq mshr miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data;47460.539238;46668.366332;44988.187386;47411.571246;82623.189267;45837.606061;average overall mshr miss latency 
system.cpu11.dcache.demand_avg_mshr_miss_latency::total;47460.539238;46668.366332;44988.187386;47411.571246;82623.189267;45837.606061;average overall mshr miss latency 
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data;47460.539238;46668.366332;44988.187386;47411.571246;82623.189267;45837.606061;average overall mshr miss latency 
system.cpu11.dcache.overall_avg_mshr_miss_latency::total;47460.539238;46668.366332;44988.187386;47411.571246;82623.189267;45837.606061;average overall mshr miss latency 
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu11.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency::cpu11.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu11.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu12.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu12.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu12.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu12.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu12.dtb.read_hits;1946482;1012049;56607;159715;689760;10988;DTB read hits 
system.cpu12.dtb.read_misses;0;0;0;13;2587;0;DTB read misses 
system.cpu12.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu12.dtb.read_accesses;0;0;0;2214;550232;0;DTB read accesses 
system.cpu12.dtb.write_hits;945196;489939;27728;76090;250764;5237;DTB write hits 
system.cpu12.dtb.write_misses;0;0;0;5;24953;0;DTB write misses 
system.cpu12.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu12.dtb.write_accesses;0;0;0;1101;162915;0;DTB write accesses 
system.cpu12.dtb.data_hits;2891678;1501988;84335;235805;940524;16225;DTB hits 
system.cpu12.dtb.data_misses;0;0;0;18;27540;0;DTB misses 
system.cpu12.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu12.dtb.data_accesses;0;0;0;3315;713147;0;DTB accesses 
system.cpu12.itb.fetch_hits;974523;479902;27889;74423;3470539;5191;ITB hits 
system.cpu12.itb.fetch_misses;0;0;0;11;16;0;ITB misses 
system.cpu12.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu12.itb.fetch_accesses;974523;479902;27889;74434;3470555;5191;ITB accesses 
system.cpu12.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu12.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu12.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu12.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu12.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu12.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu12.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu12.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu12.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu12.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu12.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu12.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu12.numCycles;498929336;222667206;12293877;21874854;23144544;2343750;number of cpu cycles simulated 
system.cpu12.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu12.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu12.committedInsts;8930962;4792611;263833;759063;4064311;50759;Number of instructions committed 
system.cpu12.committedOps;8930962;4792611;263833;759063;4064311;50759;Number of ops (including micro ops) committed 
system.cpu12.num_int_alu_accesses;8584962;4624043;254203;733778;2418354;48912;Number of integer alu accesses 
system.cpu12.num_fp_alu_accesses;1746;402;0;7301;1592350;0;Number of float alu accesses 
system.cpu12.num_func_calls;362813;188402;10498;28564;22663;2012;number of times a function call or return occured 
system.cpu12.num_conditional_control_insts;721400;396954;21286;73046;202195;4321;number of instructions that are conditional controls 
system.cpu12.num_int_insts;8584962;4624043;254203;733778;2418354;48912;number of integer instructions 
system.cpu12.num_fp_insts;1746;402;0;7301;1592350;0;number of float instructions 
system.cpu12.num_int_register_reads;11736370;6410393;349753;1029967;4783579;67052;number of times the integer registers were read 
system.cpu12.num_int_register_writes;6831466;3687651;202522;573332;1915205;38865;number of times the integer registers were written 
system.cpu12.num_fp_register_reads;890;198;0;4141;2705478;0;number of times the floating registers were read 
system.cpu12.num_fp_register_writes;896;204;0;4200;1574654;0;number of times the floating registers were written 
system.cpu12.num_mem_refs;2896546;1504365;84480;236640;971244;16250;number of memory refs 
system.cpu12.num_load_insts;1946616;1012079;56607;160063;695106;10988;Number of load instructions 
system.cpu12.num_store_insts;949930;492286;27873;76577;276138;5262;Number of store instructions 
system.cpu12.num_idle_cycles;474558919.457969;209673658.275067;11573732.245027;19778020.217400;12627802.099943;2205540.647639;Number of idle cycles 
system.cpu12.num_busy_cycles;24370416.542031;12993547.724933;720144.754973;2096833.782600;10516741.900057;138209.352361;Number of busy cycles 
system.cpu12.not_idle_fraction;0.048845;0.058354;0.058578;0.095856;0.454394;0.058969;Percentage of non-idle cycles 
system.cpu12.idle_fraction;0.951155;0.941646;0.941422;0.904144;0.545606;0.941031;Percentage of idle cycles 
system.cpu12.Branches;1265343;673980;36774;113863;235484;7310;Number of branches fetched 
system.cpu12.op_class::No_OpClass;43014;22526;1236;3944;70312;230;Class of executed instruction 
system.cpu12.op_class::IntAlu;5592263;3068816;166783;490118;1191397;32137;Class of executed instruction 
system.cpu12.op_class::IntMult;33966;18990;1009;2857;2203;192;Class of executed instruction 
system.cpu12.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatAdd;88;12;0;1138;803164;0;Class of executed instruction 
system.cpu12.op_class::FloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::FloatCvt;0;0;0;600;5;0;Class of executed instruction 
system.cpu12.op_class::FloatMult;0;0;0;0;753868;0;Class of executed instruction 
system.cpu12.op_class::FloatDiv;8;0;0;189;0;0;Class of executed instruction 
system.cpu12.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::MemRead;1979326;1027074;57611;162743;697984;11169;Class of executed instruction 
system.cpu12.op_class::MemWrite;949943;492292;27873;76624;276220;5262;Class of executed instruction 
system.cpu12.op_class::IprAccess;332354;162901;9321;20868;296698;1769;Class of executed instruction 
system.cpu12.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu12.op_class::total;8930962;4792611;263833;759081;4091851;50759;Class of executed instruction 
system.cpu12.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu12.kern.inst.quiesce;7349;2328;144;262;163;25;number of quiesce instructions executed 
system.cpu12.kern.inst.hwrei;81704;40077;2256;4790;32440;434;number of hwrei instructions executed 
system.cpu12.kern.ipl_count::0;18420;9230;518;1206;1205;97;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::22;4567;2280;126;224;237;24;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::30;87;49;19;48;40;1;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::31;49453;23911;1341;2650;2787;264;number of times we switched to this ipl 
system.cpu12.kern.ipl_count::total;72527;35470;2004;4128;4269;386;number of times we switched to this ipl 
system.cpu12.kern.ipl_good::0;18420;9230;518;1206;1205;97;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::22;4567;2280;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::30;87;49;19;48;40;1;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::31;18333;9181;499;1158;1171;96;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_good::total;41407;20740;1162;2636;2653;218;number of times we switched to this ipl from a different ipl 
system.cpu12.kern.ipl_ticks::0;4310655310000;2152403630000;118730400000;204875170000;218695700000;22652170000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::22;13937800000;6989980000;384460000;701070000;775030000;72900000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::30;864050000;486290000;188740000;387870000;346300000;10070000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::31;663835920000;66792160000;3635170000;12784430000;11628410000;702360000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_ticks::total;4989293080000;2226672060000;122938770000;218748540000;231445440000;23437500000;number of cycles we spent at this ipl 
system.cpu12.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::31;0.370716;0.383966;0.372110;0.436981;0.420165;0.363636;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.ipl_used::total;0.570918;0.584719;0.579840;0.638566;0.621457;0.564767;fraction of swpipl calls that actually changed the ipl 
system.cpu12.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::swpctx;26;6;;65;41;;number of callpals executed 
system.cpu12.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu12.kern.callpal::swpipl;63218;30812;1714;3491;3633;336;number of callpals executed 
system.cpu12.kern.callpal::rdps;9135;4601;252;459;475;48;number of callpals executed 
system.cpu12.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu12.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu12.kern.callpal::rti;4654;2329;145;365;360;25;number of callpals executed 
system.cpu12.kern.callpal::rdunique;1;;;2;34;;number of callpals executed 
system.cpu12.kern.callpal::total;77048;37748;2111;4489;4608;409;number of callpals executed 
system.cpu12.kern.mode_switch::kernel;4682;2335;145;430;401;25;number of protection mode switches 
system.cpu12.kern.mode_switch::user;0;0;0;93;178;0;number of protection mode switches 
system.cpu12.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu12.kern.mode_switch_good::kernel;0;0;0;0.216279;0.443890;0;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::user;nan;nan;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu12.kern.mode_switch_good::total;0;0;0;0.355641;0.614853;0;fraction of useful protection mode switches 
system.cpu12.kern.mode_ticks::kernel;0;0;0;7510610860000;136815650000;0;number of ticks spent at the given mode 
system.cpu12.kern.mode_ticks::user;0;0;0;378310000;84774470000;0;number of ticks spent at the given mode 
system.cpu12.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu12.kern.swap_context;27;6;0;65;41;0;number of times the context was actually changed 
system.cpu12.icache.tags.replacements;21369;16220;782;6139;5683;134;number of replacements 
system.cpu12.icache.tags.tagsinuse;378.295822;441.811431;442;461.584603;500.818584;506;Cycle average of tags in use 
system.cpu12.icache.tags.total_refs;4861124;2968719;94570;3099379;6021045;1793411;Total number of references to valid blocks. 
system.cpu12.icache.tags.sampled_refs;21369;16220;782;6139;5683;640;Sample count of references to valid blocks. 
system.cpu12.icache.tags.avg_refs;227.484861;183.028298;120.933504;504.867079;1059.483547;2802.204688;Average number of references to valid blocks. 
system.cpu12.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu12.icache.tags.occ_blocks::cpu12.inst;378.295822;441.811431;442;461.584603;500.818584;506;Average occupied blocks per requestor 
system.cpu12.icache.tags.occ_percent::cpu12.inst;0.738859;0.862913;0.863281;0.901532;0.978161;0.988281;Average percentage of cache occupancy 
system.cpu12.icache.tags.occ_percent::total;0.738859;0.862913;0.863281;0.901532;0.978161;0.988281;Average percentage of cache occupancy 
system.cpu12.icache.tags.occ_task_id_blocks::1024;439;442;442;492;506;506;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::2;2;12;9;2;2;2;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::3;15;2;5;;15;15;Occupied blocks per task id 
system.cpu12.icache.tags.age_task_id_blocks_1024::4;422;428;428;490;489;489;Occupied blocks per task id 
system.cpu12.icache.tags.occ_task_id_percent::1024;0.857422;0.863281;0.863281;0.960938;0.988281;0.988281;Percentage of cache occupancy per task id 
system.cpu12.icache.tags.tag_accesses;17883740;9601445;528448;1524351;8189399;101652;Number of tag accesses 
system.cpu12.icache.tags.data_accesses;17883740;9601445;528448;1524351;8189399;101652;Number of data accesses 
system.cpu12.icache.ReadReq_hits::cpu12.inst;8909146;4776388;263051;752892;4086154;50625;number of ReadReq hits 
system.cpu12.icache.ReadReq_hits::total;8909146;4776388;263051;752892;4086154;50625;number of ReadReq hits 
system.cpu12.icache.demand_hits::cpu12.inst;8909146;4776388;263051;752892;4086154;50625;number of demand (read+write) hits 
system.cpu12.icache.demand_hits::total;8909146;4776388;263051;752892;4086154;50625;number of demand (read+write) hits 
system.cpu12.icache.overall_hits::cpu12.inst;8909146;4776388;263051;752892;4086154;50625;number of overall hits 
system.cpu12.icache.overall_hits::total;8909146;4776388;263051;752892;4086154;50625;number of overall hits 
system.cpu12.icache.ReadReq_misses::cpu12.inst;21816;16223;782;6189;5697;134;number of ReadReq misses 
system.cpu12.icache.ReadReq_misses::total;21816;16223;782;6189;5697;134;number of ReadReq misses 
system.cpu12.icache.demand_misses::cpu12.inst;21816;16223;782;6189;5697;134;number of demand (read+write) misses 
system.cpu12.icache.demand_misses::total;21816;16223;782;6189;5697;134;number of demand (read+write) misses 
system.cpu12.icache.overall_misses::cpu12.inst;21816;16223;782;6189;5697;134;number of overall misses 
system.cpu12.icache.overall_misses::total;21816;16223;782;6189;5697;134;number of overall misses 
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst;2223180750;1655953499;77291750;599780750;578103500;13623750;number of ReadReq miss cycles 
system.cpu12.icache.ReadReq_miss_latency::total;2223180750;1655953499;77291750;599780750;578103500;13623750;number of ReadReq miss cycles 
system.cpu12.icache.demand_miss_latency::cpu12.inst;2223180750;1655953499;77291750;599780750;578103500;13623750;number of demand (read+write) miss cycles 
system.cpu12.icache.demand_miss_latency::total;2223180750;1655953499;77291750;599780750;578103500;13623750;number of demand (read+write) miss cycles 
system.cpu12.icache.overall_miss_latency::cpu12.inst;2223180750;1655953499;77291750;599780750;578103500;13623750;number of overall miss cycles 
system.cpu12.icache.overall_miss_latency::total;2223180750;1655953499;77291750;599780750;578103500;13623750;number of overall miss cycles 
system.cpu12.icache.ReadReq_accesses::cpu12.inst;8930962;4792611;263833;759081;4091851;50759;number of ReadReq accesses(hits+misses) 
system.cpu12.icache.ReadReq_accesses::total;8930962;4792611;263833;759081;4091851;50759;number of ReadReq accesses(hits+misses) 
system.cpu12.icache.demand_accesses::cpu12.inst;8930962;4792611;263833;759081;4091851;50759;number of demand (read+write) accesses 
system.cpu12.icache.demand_accesses::total;8930962;4792611;263833;759081;4091851;50759;number of demand (read+write) accesses 
system.cpu12.icache.overall_accesses::cpu12.inst;8930962;4792611;263833;759081;4091851;50759;number of overall (read+write) accesses 
system.cpu12.icache.overall_accesses::total;8930962;4792611;263833;759081;4091851;50759;number of overall (read+write) accesses 
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;miss rate for ReadReq accesses 
system.cpu12.icache.ReadReq_miss_rate::total;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;miss rate for ReadReq accesses 
system.cpu12.icache.demand_miss_rate::cpu12.inst;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;miss rate for demand accesses 
system.cpu12.icache.demand_miss_rate::total;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;miss rate for demand accesses 
system.cpu12.icache.overall_miss_rate::cpu12.inst;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;miss rate for overall accesses 
system.cpu12.icache.overall_miss_rate::total;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;miss rate for overall accesses 
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst;101905.974972;102074.431301;98838.554987;96910.769106;101475.074601;101669.776119;average ReadReq miss latency 
system.cpu12.icache.ReadReq_avg_miss_latency::total;101905.974972;102074.431301;98838.554987;96910.769106;101475.074601;101669.776119;average ReadReq miss latency 
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst;101905.974972;102074.431301;98838.554987;96910.769106;101475.074601;101669.776119;average overall miss latency 
system.cpu12.icache.demand_avg_miss_latency::total;101905.974972;102074.431301;98838.554987;96910.769106;101475.074601;101669.776119;average overall miss latency 
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst;101905.974972;102074.431301;98838.554987;96910.769106;101475.074601;101669.776119;average overall miss latency 
system.cpu12.icache.overall_avg_miss_latency::total;101905.974972;102074.431301;98838.554987;96910.769106;101475.074601;101669.776119;average overall miss latency 
system.cpu12.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu12.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst;21816;16223;782;6189;5697;134;number of ReadReq MSHR misses 
system.cpu12.icache.ReadReq_mshr_misses::total;21816;16223;782;6189;5697;134;number of ReadReq MSHR misses 
system.cpu12.icache.demand_mshr_misses::cpu12.inst;21816;16223;782;6189;5697;134;number of demand (read+write) MSHR misses 
system.cpu12.icache.demand_mshr_misses::total;21816;16223;782;6189;5697;134;number of demand (read+write) MSHR misses 
system.cpu12.icache.overall_mshr_misses::cpu12.inst;21816;16223;782;6189;5697;134;number of overall MSHR misses 
system.cpu12.icache.overall_mshr_misses::total;21816;16223;782;6189;5697;134;number of overall MSHR misses 
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst;1652238250;1226273501;56721250;440313250;430964500;10097250;number of ReadReq MSHR miss cycles 
system.cpu12.icache.ReadReq_mshr_miss_latency::total;1652238250;1226273501;56721250;440313250;430964500;10097250;number of ReadReq MSHR miss cycles 
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst;1652238250;1226273501;56721250;440313250;430964500;10097250;number of demand (read+write) MSHR miss cycles 
system.cpu12.icache.demand_mshr_miss_latency::total;1652238250;1226273501;56721250;440313250;430964500;10097250;number of demand (read+write) MSHR miss cycles 
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst;1652238250;1226273501;56721250;440313250;430964500;10097250;number of overall MSHR miss cycles 
system.cpu12.icache.overall_mshr_miss_latency::total;1652238250;1226273501;56721250;440313250;430964500;10097250;number of overall MSHR miss cycles 
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;mshr miss rate for ReadReq accesses 
system.cpu12.icache.ReadReq_mshr_miss_rate::total;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;mshr miss rate for ReadReq accesses 
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;mshr miss rate for demand accesses 
system.cpu12.icache.demand_mshr_miss_rate::total;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;mshr miss rate for demand accesses 
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;mshr miss rate for overall accesses 
system.cpu12.icache.overall_mshr_miss_rate::total;0.002443;0.003385;0.002964;0.008153;0.001392;0.002640;mshr miss rate for overall accesses 
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst;75735.159974;75588.578007;72533.567775;71144.490225;75647.621555;75352.611940;average ReadReq mshr miss latency 
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total;75735.159974;75588.578007;72533.567775;71144.490225;75647.621555;75352.611940;average ReadReq mshr miss latency 
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst;75735.159974;75588.578007;72533.567775;71144.490225;75647.621555;75352.611940;average overall mshr miss latency 
system.cpu12.icache.demand_avg_mshr_miss_latency::total;75735.159974;75588.578007;72533.567775;71144.490225;75647.621555;75352.611940;average overall mshr miss latency 
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst;75735.159974;75588.578007;72533.567775;71144.490225;75647.621555;75352.611940;average overall mshr miss latency 
system.cpu12.icache.overall_avg_mshr_miss_latency::total;75735.159974;75588.578007;72533.567775;71144.490225;75647.621555;75352.611940;average overall mshr miss latency 
system.cpu12.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu12.dcache.tags.replacements;26354;13429;835;3295;35616;180;number of replacements 
system.cpu12.dcache.tags.tagsinuse;431.155665;591.843801;606.592989;612.199730;876.448964;884.395343;Cycle average of tags in use 
system.cpu12.dcache.tags.total_refs;830105;405537;6704;1460444;2582829;223867;Total number of references to valid blocks. 
system.cpu12.dcache.tags.sampled_refs;26354;13429;835;3295;35616;1031;Sample count of references to valid blocks. 
system.cpu12.dcache.tags.avg_refs;31.498255;30.198600;8.028743;443.230349;72.518784;217.135790;Average number of references to valid blocks. 
system.cpu12.dcache.tags.warmup_cycle;0;0;0;0;7667932342500;0;Cycle when the warmup percentage was hit. 
system.cpu12.dcache.tags.occ_blocks::cpu12.data;431.155665;591.843801;606.592989;612.199730;876.448964;884.395343;Average occupied blocks per requestor 
system.cpu12.dcache.tags.occ_percent::cpu12.data;0.421050;0.577972;0.592376;0.597851;0.855907;0.863667;Average percentage of cache occupancy 
system.cpu12.dcache.tags.occ_percent::total;0.421050;0.577972;0.592376;0.597851;0.855907;0.863667;Average percentage of cache occupancy 
system.cpu12.dcache.tags.occ_task_id_blocks::1024;584;629;596;625;885;851;Occupied blocks per task id 
system.cpu12.dcache.tags.age_task_id_blocks_1024::3;11;1;4;1;16;16;Occupied blocks per task id 
system.cpu12.dcache.tags.age_task_id_blocks_1024::4;573;597;586;624;868;834;Occupied blocks per task id 
system.cpu12.dcache.tags.occ_task_id_percent::1024;0.570312;0.614258;0.582031;0.610352;0.864258;0.831055;Percentage of cache occupancy per task id 
system.cpu12.dcache.tags.tag_accesses;5830788;3029902;170103;478708;1924803;32756;Number of tag accesses 
system.cpu12.dcache.tags.data_accesses;5830788;3029902;170103;478708;1924803;32756;Number of data accesses 
system.cpu12.dcache.ReadReq_hits::cpu12.data;1867872;975632;54419;152565;673558;10505;number of ReadReq hits 
system.cpu12.dcache.ReadReq_hits::total;1867872;975632;54419;152565;673558;10505;number of ReadReq hits 
system.cpu12.dcache.WriteReq_hits::cpu12.data;915393;474017;26863;72951;226528;5073;number of WriteReq hits 
system.cpu12.dcache.WriteReq_hits::total;915393;474017;26863;72951;226528;5073;number of WriteReq hits 
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data;17901;6968;449;1157;1340;98;number of LoadLockedReq hits 
system.cpu12.dcache.LoadLockedReq_hits::total;17901;6968;449;1157;1340;98;number of LoadLockedReq hits 
system.cpu12.dcache.StoreCondReq_hits::cpu12.data;11973;4798;333;827;1020;68;number of StoreCondReq hits 
system.cpu12.dcache.StoreCondReq_hits::total;11973;4798;333;827;1020;68;number of StoreCondReq hits 
system.cpu12.dcache.demand_hits::cpu12.data;2783265;1449649;81282;225516;900086;15578;number of demand (read+write) hits 
system.cpu12.dcache.demand_hits::total;2783265;1449649;81282;225516;900086;15578;number of demand (read+write) hits 
system.cpu12.dcache.overall_hits::cpu12.data;2783265;1449649;81282;225516;900086;15578;number of overall hits 
system.cpu12.dcache.overall_hits::total;2783265;1449649;81282;225516;900086;15578;number of overall hits 
system.cpu12.dcache.ReadReq_misses::cpu12.data;58873;29025;1674;5971;17109;371;number of ReadReq misses 
system.cpu12.dcache.ReadReq_misses::total;58873;29025;1674;5971;17109;371;number of ReadReq misses 
system.cpu12.dcache.WriteReq_misses::cpu12.data;6269;6218;211;1503;22191;29;number of WriteReq misses 
system.cpu12.dcache.WriteReq_misses::total;6269;6218;211;1503;22191;29;number of WriteReq misses 
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data;1913;454;65;357;512;14;number of LoadLockedReq misses 
system.cpu12.dcache.LoadLockedReq_misses::total;1913;454;65;357;512;14;number of LoadLockedReq misses 
system.cpu12.dcache.StoreCondReq_misses::cpu12.data;3957;2457;143;587;623;19;number of StoreCondReq misses 
system.cpu12.dcache.StoreCondReq_misses::total;3957;2457;143;587;623;19;number of StoreCondReq misses 
system.cpu12.dcache.demand_misses::cpu12.data;65142;35243;1885;7474;39300;400;number of demand (read+write) misses 
system.cpu12.dcache.demand_misses::total;65142;35243;1885;7474;39300;400;number of demand (read+write) misses 
system.cpu12.dcache.overall_misses::cpu12.data;65142;35243;1885;7474;39300;400;number of overall misses 
system.cpu12.dcache.overall_misses::total;65142;35243;1885;7474;39300;400;number of overall misses 
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data;4297035319;1973834894;120571130;436227325;1786278755;25086189;number of ReadReq miss cycles 
system.cpu12.dcache.ReadReq_miss_latency::total;4297035319;1973834894;120571130;436227325;1786278755;25086189;number of ReadReq miss cycles 
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data;380667215;352487104;11983334;94867676;2479241262;2258485;number of WriteReq miss cycles 
system.cpu12.dcache.WriteReq_miss_latency::total;380667215;352487104;11983334;94867676;2479241262;2258485;number of WriteReq miss cycles 
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data;154849111;46683212;5356986;23747995;35577479;1151998;number of LoadLockedReq miss cycles 
system.cpu12.dcache.LoadLockedReq_miss_latency::total;154849111;46683212;5356986;23747995;35577479;1151998;number of LoadLockedReq miss cycles 
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data;195974825;130503754;7826919;34251822;36057904;937994;number of StoreCondReq miss cycles 
system.cpu12.dcache.StoreCondReq_miss_latency::total;195974825;130503754;7826919;34251822;36057904;937994;number of StoreCondReq miss cycles 
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data;35950000;2004999;370000;638000;2354000;216000;number of StoreCondFailReq miss cycles 
system.cpu12.dcache.StoreCondFailReq_miss_latency::total;35950000;2004999;370000;638000;2354000;216000;number of StoreCondFailReq miss cycles 
system.cpu12.dcache.demand_miss_latency::cpu12.data;4677702534;2326321998;132554464;531095001;4265520017;27344674;number of demand (read+write) miss cycles 
system.cpu12.dcache.demand_miss_latency::total;4677702534;2326321998;132554464;531095001;4265520017;27344674;number of demand (read+write) miss cycles 
system.cpu12.dcache.overall_miss_latency::cpu12.data;4677702534;2326321998;132554464;531095001;4265520017;27344674;number of overall miss cycles 
system.cpu12.dcache.overall_miss_latency::total;4677702534;2326321998;132554464;531095001;4265520017;27344674;number of overall miss cycles 
system.cpu12.dcache.ReadReq_accesses::cpu12.data;1926745;1004657;56093;158536;690667;10876;number of ReadReq accesses(hits+misses) 
system.cpu12.dcache.ReadReq_accesses::total;1926745;1004657;56093;158536;690667;10876;number of ReadReq accesses(hits+misses) 
system.cpu12.dcache.WriteReq_accesses::cpu12.data;921662;480235;27074;74454;248719;5102;number of WriteReq accesses(hits+misses) 
system.cpu12.dcache.WriteReq_accesses::total;921662;480235;27074;74454;248719;5102;number of WriteReq accesses(hits+misses) 
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data;19814;7422;514;1514;1852;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu12.dcache.LoadLockedReq_accesses::total;19814;7422;514;1514;1852;112;number of LoadLockedReq accesses(hits+misses) 
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data;15930;7255;476;1414;1643;87;number of StoreCondReq accesses(hits+misses) 
system.cpu12.dcache.StoreCondReq_accesses::total;15930;7255;476;1414;1643;87;number of StoreCondReq accesses(hits+misses) 
system.cpu12.dcache.demand_accesses::cpu12.data;2848407;1484892;83167;232990;939386;15978;number of demand (read+write) accesses 
system.cpu12.dcache.demand_accesses::total;2848407;1484892;83167;232990;939386;15978;number of demand (read+write) accesses 
system.cpu12.dcache.overall_accesses::cpu12.data;2848407;1484892;83167;232990;939386;15978;number of overall (read+write) accesses 
system.cpu12.dcache.overall_accesses::total;2848407;1484892;83167;232990;939386;15978;number of overall (read+write) accesses 
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data;0.030556;0.028890;0.029843;0.037663;0.024772;0.034112;miss rate for ReadReq accesses 
system.cpu12.dcache.ReadReq_miss_rate::total;0.030556;0.028890;0.029843;0.037663;0.024772;0.034112;miss rate for ReadReq accesses 
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data;0.006802;0.012948;0.007793;0.020187;0.089221;0.005684;miss rate for WriteReq accesses 
system.cpu12.dcache.WriteReq_miss_rate::total;0.006802;0.012948;0.007793;0.020187;0.089221;0.005684;miss rate for WriteReq accesses 
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data;0.096548;0.061169;0.126459;0.235799;0.276458;0.125000;miss rate for LoadLockedReq accesses 
system.cpu12.dcache.LoadLockedReq_miss_rate::total;0.096548;0.061169;0.126459;0.235799;0.276458;0.125000;miss rate for LoadLockedReq accesses 
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data;0.248399;0.338663;0.300420;0.415134;0.379184;0.218391;miss rate for StoreCondReq accesses 
system.cpu12.dcache.StoreCondReq_miss_rate::total;0.248399;0.338663;0.300420;0.415134;0.379184;0.218391;miss rate for StoreCondReq accesses 
system.cpu12.dcache.demand_miss_rate::cpu12.data;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;miss rate for demand accesses 
system.cpu12.dcache.demand_miss_rate::total;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;miss rate for demand accesses 
system.cpu12.dcache.overall_miss_rate::cpu12.data;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;miss rate for overall accesses 
system.cpu12.dcache.overall_miss_rate::total;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;miss rate for overall accesses 
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data;72988.217332;68004.647511;72025.764636;73057.666220;104405.795488;67617.760108;average ReadReq miss latency 
system.cpu12.dcache.ReadReq_avg_miss_latency::total;72988.217332;68004.647511;72025.764636;73057.666220;104405.795488;67617.760108;average ReadReq miss latency 
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data;60722.159037;56688.180122;56793.052133;63118.879574;111722.827362;77878.793103;average WriteReq miss latency 
system.cpu12.dcache.WriteReq_avg_miss_latency::total;60722.159037;56688.180122;56793.052133;63118.879574;111722.827362;77878.793103;average WriteReq miss latency 
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data;80945.693152;102826.458150;82415.169231;66520.994398;69487.263672;82285.571429;average LoadLockedReq miss latency 
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total;80945.693152;102826.458150;82415.169231;66520.994398;69487.263672;82285.571429;average LoadLockedReq miss latency 
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data;49526.111954;53115.080993;54733.699301;58350.633731;57877.855538;49368.105263;average StoreCondReq miss latency 
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total;49526.111954;53115.080993;54733.699301;58350.633731;57877.855538;49368.105263;average StoreCondReq miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data;71807.781984;66008.058281;70320.670557;71059.004683;108537.405013;68361.685000;average overall miss latency 
system.cpu12.dcache.demand_avg_miss_latency::total;71807.781984;66008.058281;70320.670557;71059.004683;108537.405013;68361.685000;average overall miss latency 
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data;71807.781984;66008.058281;70320.670557;71059.004683;108537.405013;68361.685000;average overall miss latency 
system.cpu12.dcache.overall_avg_miss_latency::total;71807.781984;66008.058281;70320.670557;71059.004683;108537.405013;68361.685000;average overall miss latency 
system.cpu12.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu12.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu12.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu12.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu12.dcache.writebacks::writebacks;2996;1747;91;738;22565;19;number of writebacks 
system.cpu12.dcache.writebacks::total;2996;1747;91;738;22565;19;number of writebacks 
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data;58873;29025;1674;5971;17109;371;number of ReadReq MSHR misses 
system.cpu12.dcache.ReadReq_mshr_misses::total;58873;29025;1674;5971;17109;371;number of ReadReq MSHR misses 
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data;6269;6218;211;1503;22191;29;number of WriteReq MSHR misses 
system.cpu12.dcache.WriteReq_mshr_misses::total;6269;6218;211;1503;22191;29;number of WriteReq MSHR misses 
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data;1913;454;65;357;512;14;number of LoadLockedReq MSHR misses 
system.cpu12.dcache.LoadLockedReq_mshr_misses::total;1913;454;65;357;512;14;number of LoadLockedReq MSHR misses 
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data;3956;2457;143;586;623;19;number of StoreCondReq MSHR misses 
system.cpu12.dcache.StoreCondReq_mshr_misses::total;3956;2457;143;586;623;19;number of StoreCondReq MSHR misses 
system.cpu12.dcache.demand_mshr_misses::cpu12.data;65142;35243;1885;7474;39300;400;number of demand (read+write) MSHR misses 
system.cpu12.dcache.demand_mshr_misses::total;65142;35243;1885;7474;39300;400;number of demand (read+write) MSHR misses 
system.cpu12.dcache.overall_mshr_misses::cpu12.data;65142;35243;1885;7474;39300;400;number of overall MSHR misses 
system.cpu12.dcache.overall_mshr_misses::total;65142;35243;1885;7474;39300;400;number of overall MSHR misses 
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data;2868033681;1311552106;80684870;294949675;1337307245;16204811;number of ReadReq MSHR miss cycles 
system.cpu12.dcache.ReadReq_mshr_miss_latency::total;2868033681;1311552106;80684870;294949675;1337307245;16204811;number of ReadReq MSHR miss cycles 
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data;188037785;161968896;5502666;54474324;1885117738;1396515;number of WriteReq MSHR miss cycles 
system.cpu12.dcache.WriteReq_mshr_miss_latency::total;188037785;161968896;5502666;54474324;1885117738;1396515;number of WriteReq MSHR miss cycles 
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data;107766889;34825788;3703014;15703005;23853521;795002;number of LoadLockedReq MSHR miss cycles 
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total;107766889;34825788;3703014;15703005;23853521;795002;number of LoadLockedReq MSHR miss cycles 
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data;97209175;53018246;3932081;19650178;22027096;521006;number of StoreCondReq MSHR miss cycles 
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total;97209175;53018246;3932081;19650178;22027096;521006;number of StoreCondReq MSHR miss cycles 
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data;25280000;1400001;260000;440000;1650000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total;25280000;1400001;260000;440000;1650000;150000;number of StoreCondFailReq MSHR miss cycles 
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data;3056071466;1473521002;86187536;349423999;3222424983;17601326;number of demand (read+write) MSHR miss cycles 
system.cpu12.dcache.demand_mshr_miss_latency::total;3056071466;1473521002;86187536;349423999;3222424983;17601326;number of demand (read+write) MSHR miss cycles 
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data;3056071466;1473521002;86187536;349423999;3222424983;17601326;number of overall MSHR miss cycles 
system.cpu12.dcache.overall_mshr_miss_latency::total;3056071466;1473521002;86187536;349423999;3222424983;17601326;number of overall MSHR miss cycles 
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency::cpu12.data;12552000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency::total;12552000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency::cpu12.data;1096858000;514564000;32620000;64208000;66350000;5642000;number of WriteReq MSHR uncacheable cycles 
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency::total;1096858000;514564000;32620000;64208000;66350000;5642000;number of WriteReq MSHR uncacheable cycles 
system.cpu12.dcache.overall_mshr_uncacheable_latency::cpu12.data;1109410000;514564000;32620000;64208000;66350000;5642000;number of overall MSHR uncacheable cycles 
system.cpu12.dcache.overall_mshr_uncacheable_latency::total;1109410000;514564000;32620000;64208000;66350000;5642000;number of overall MSHR uncacheable cycles 
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data;0.030556;0.028890;0.029843;0.037663;0.024772;0.034112;mshr miss rate for ReadReq accesses 
system.cpu12.dcache.ReadReq_mshr_miss_rate::total;0.030556;0.028890;0.029843;0.037663;0.024772;0.034112;mshr miss rate for ReadReq accesses 
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data;0.006802;0.012948;0.007793;0.020187;0.089221;0.005684;mshr miss rate for WriteReq accesses 
system.cpu12.dcache.WriteReq_mshr_miss_rate::total;0.006802;0.012948;0.007793;0.020187;0.089221;0.005684;mshr miss rate for WriteReq accesses 
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data;0.096548;0.061169;0.126459;0.235799;0.276458;0.125000;mshr miss rate for LoadLockedReq accesses 
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total;0.096548;0.061169;0.126459;0.235799;0.276458;0.125000;mshr miss rate for LoadLockedReq accesses 
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data;0.248336;0.338663;0.300420;0.414427;0.379184;0.218391;mshr miss rate for StoreCondReq accesses 
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total;0.248336;0.338663;0.300420;0.414427;0.379184;0.218391;mshr miss rate for StoreCondReq accesses 
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;mshr miss rate for demand accesses 
system.cpu12.dcache.demand_mshr_miss_rate::total;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;mshr miss rate for demand accesses 
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;mshr miss rate for overall accesses 
system.cpu12.dcache.overall_mshr_miss_rate::total;0.022870;0.023734;0.022665;0.032079;0.041836;0.025034;mshr miss rate for overall accesses 
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data;48715.602755;45186.980396;48198.847073;49397.031486;78163.963119;43678.735849;average ReadReq mshr miss latency 
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total;48715.602755;45186.980396;48198.847073;49397.031486;78163.963119;43678.735849;average ReadReq mshr miss latency 
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data;29994.861222;26048.391123;26078.985782;36243.728543;84949.652472;48155.689655;average WriteReq mshr miss latency 
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total;29994.861222;26048.391123;26078.985782;36243.728543;84949.652472;48155.689655;average WriteReq mshr miss latency 
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data;56333.972295;76708.784141;56969.446154;43986.008403;46588.908203;56785.857143;average LoadLockedReq mshr miss latency 
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56333.972295;76708.784141;56969.446154;43986.008403;46588.908203;56785.857143;average LoadLockedReq mshr miss latency 
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data;24572.592265;21578.447700;27497.069930;33532.726962;35356.494382;27421.368421;average StoreCondReq mshr miss latency 
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total;24572.592265;21578.447700;27497.069930;33532.726962;35356.494382;27421.368421;average StoreCondReq mshr miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data;46913.995057;41810.316999;45722.830769;46751.939925;81995.546641;44003.315000;average overall mshr miss latency 
system.cpu12.dcache.demand_avg_mshr_miss_latency::total;46913.995057;41810.316999;45722.830769;46751.939925;81995.546641;44003.315000;average overall mshr miss latency 
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data;46913.995057;41810.316999;45722.830769;46751.939925;81995.546641;44003.315000;average overall mshr miss latency 
system.cpu12.dcache.overall_avg_mshr_miss_latency::total;46913.995057;41810.316999;45722.830769;46751.939925;81995.546641;44003.315000;average overall mshr miss latency 
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu12.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency::cpu12.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu12.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu13.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu13.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu13.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu13.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu13.dtb.read_hits;1945226;4489367;122961;111903;675095;7734;DTB read hits 
system.cpu13.dtb.read_misses;0;431;43;0;2598;0;DTB read misses 
system.cpu13.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu13.dtb.read_accesses;0;221512;7635;0;541818;0;DTB read accesses 
system.cpu13.dtb.write_hits;944481;2114680;60673;51103;246106;4182;DTB write hits 
system.cpu13.dtb.write_misses;0;434;9;0;24992;0;DTB write misses 
system.cpu13.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu13.dtb.write_accesses;0;59892;5601;0;158660;0;DTB write accesses 
system.cpu13.dtb.data_hits;2889707;6604047;183634;163006;921201;11916;DTB hits 
system.cpu13.dtb.data_misses;0;865;52;0;27590;0;DTB misses 
system.cpu13.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu13.dtb.data_accesses;0;281404;13236;0;700478;0;DTB accesses 
system.cpu13.itb.fetch_hits;973707;2196301;95929;48494;3439996;5119;ITB hits 
system.cpu13.itb.fetch_misses;0;39;15;0;15;0;ITB misses 
system.cpu13.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu13.itb.fetch_accesses;973707;2196340;95944;48494;3440011;5119;ITB accesses 
system.cpu13.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu13.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu13.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu13.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu13.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu13.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu13.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu13.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu13.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu13.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu13.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu13.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu13.numCycles;498929338;222656260;12304687;21874988;23144544;2343752;number of cpu cycles simulated 
system.cpu13.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu13.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu13.committedInsts;8927115;21111668;577121;523905;4017529;33982;Number of instructions committed 
system.cpu13.committedOps;8927115;21111668;577121;523905;4017529;33982;Number of ops (including micro ops) committed 
system.cpu13.num_int_alu_accesses;8580843;20355423;550188;506481;2371969;32376;Number of integer alu accesses 
system.cpu13.num_fp_alu_accesses;1746;646724;22170;0;1591942;0;Number of float alu accesses 
system.cpu13.num_func_calls;362589;758584;18848;19806;22279;1444;number of times a function call or return occured 
system.cpu13.num_conditional_control_insts;721070;2161083;65420;49802;193824;2494;number of instructions that are conditional controls 
system.cpu13.num_int_insts;8580843;20355423;550188;506481;2371969;32376;number of integer instructions 
system.cpu13.num_fp_insts;1746;646724;22170;0;1591942;0;number of float instructions 
system.cpu13.num_int_register_reads;11730794;29205808;780671;700915;4722459;43561;number of times the integer registers were read 
system.cpu13.num_int_register_writes;6828356;15553160;411058;400255;1882002;25484;number of times the integer registers were written 
system.cpu13.num_fp_register_reads;890;598658;22459;0;2705278;0;number of times the floating registers were read 
system.cpu13.num_fp_register_writes;896;480725;16118;0;1574450;0;number of times the floating registers were written 
system.cpu13.num_mem_refs;2894571;6642155;184341;163247;951860;11941;number of memory refs 
system.cpu13.num_load_insts;1945360;4509498;123288;111903;680389;7734;Number of load instructions 
system.cpu13.num_store_insts;949211;2132657;61053;51344;271471;4207;Number of store instructions 
system.cpu13.num_idle_cycles;474575436.019667;162898853.751387;10681209.856934;20456712.312185;12778754.805104;2250043.814393;Number of idle cycles 
system.cpu13.num_busy_cycles;24353901.980333;59757406.248613;1623477.143066;1418275.687815;10365789.194896;93708.185607;Number of busy cycles 
system.cpu13.not_idle_fraction;0.048812;0.268384;0.131940;0.064835;0.447872;0.039982;Percentage of non-idle cycles 
system.cpu13.idle_fraction;0.951188;0.731616;0.868060;0.935165;0.552128;0.960018;Percentage of idle cycles 
system.cpu13.Branches;1265169;3204256;92537;78826;226563;4698;Number of branches fetched 
system.cpu13.op_class::No_OpClass;42980;84630;4447;2316;70377;218;Class of executed instruction 
system.cpu13.op_class::IntAlu;5590743;13641776;361725;338329;1164007;19789;Class of executed instruction 
system.cpu13.op_class::IntMult;33944;60913;1848;1997;2223;120;Class of executed instruction 
system.cpu13.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatAdd;88;158553;4762;0;803151;0;Class of executed instruction 
system.cpu13.op_class::FloatCmp;0;11640;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatCvt;0;3216;200;0;5;0;Class of executed instruction 
system.cpu13.op_class::FloatMult;0;44376;3840;0;753868;0;Class of executed instruction 
system.cpu13.op_class::FloatDiv;8;8912;62;0;0;0;Class of executed instruction 
system.cpu13.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::MemRead;1978049;4587686;125553;113542;683072;7911;Class of executed instruction 
system.cpu13.op_class::MemWrite;949225;2138074;61184;51344;271529;4207;Class of executed instruction 
system.cpu13.op_class::IprAccess;332078;372757;13552;16377;296887;1737;Class of executed instruction 
system.cpu13.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu13.op_class::total;8927115;21112533;577173;523905;4045119;33982;Class of executed instruction 
system.cpu13.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu13.kern.inst.quiesce;7363;3660;150;240;163;25;number of quiesce instructions executed 
system.cpu13.kern.inst.hwrei;81636;77669;3065;4011;32413;426;number of hwrei instructions executed 
system.cpu13.kern.ipl_count::0;18404;21645;760;922;1187;97;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::22;4563;2286;126;224;237;24;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::30;87;1972;39;17;38;1;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::31;49413;37422;1653;2389;2782;256;number of times we switched to this ipl 
system.cpu13.kern.ipl_count::total;72467;63325;2578;3552;4244;378;number of times we switched to this ipl 
system.cpu13.kern.ipl_good::0;18404;21645;760;922;1187;97;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::22;4563;2286;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::30;87;1972;39;17;38;1;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::31;18317;19680;721;905;1155;96;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_good::total;41371;45583;1646;2068;2617;218;number of times we switched to this ipl from a different ipl 
system.cpu13.kern.ipl_ticks::0;4306978650000;1767174630000;112772980000;210942410000;219438650000;22663150000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::22;13921780000;7980680000;391640000;686440000;767590000;72880000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::30;871790000;13792690000;335540000;170100000;331030000;10000000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::31;667520880000;437614600000;9546710000;6950930000;10908170000;691490000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_ticks::total;4989293100000;2226562600000;123046870000;218749880000;231445440000;23437520000;number of cycles we spent at this ipl 
system.cpu13.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::31;0.370692;0.525894;0.436177;0.378820;0.415169;0.375000;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.ipl_used::total;0.570894;0.719826;0.638479;0.582207;0.616635;0.576720;fraction of swpipl calls that actually changed the ipl 
system.cpu13.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::swpctx;26;3863;52;;32;;number of callpals executed 
system.cpu13.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu13.kern.callpal::swpipl;63166;51783;2190;3070;3620;328;number of callpals executed 
system.cpu13.kern.callpal::rdps;9127;4623;255;459;474;48;number of callpals executed 
system.cpu13.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu13.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu13.kern.callpal::rti;4650;7290;223;241;350;25;number of callpals executed 
system.cpu13.kern.callpal::rdunique;1;249;8;;20;;number of callpals executed 
system.cpu13.kern.callpal::total;76984;72513;2833;3770;4534;401;number of callpals executed 
system.cpu13.kern.mode_switch::kernel;4678;11153;275;241;382;25;number of protection mode switches 
system.cpu13.kern.mode_switch::user;0;3071;58;0;171;0;number of protection mode switches 
system.cpu13.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu13.kern.mode_switch_good::kernel;0;0.275352;0.210909;0;0.447644;0;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::user;nan;1;1;nan;1;nan;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu13.kern.mode_switch_good::total;0;0.431805;0.348348;0;0.618445;0;fraction of useful protection mode switches 
system.cpu13.kern.mode_ticks::kernel;0;7112917200000;154171690000;0;348792540000;0;number of ticks spent at the given mode 
system.cpu13.kern.mode_ticks::user;0;31169290000;1487390000;0;83818210000;0;number of ticks spent at the given mode 
system.cpu13.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu13.kern.swap_context;27;3863;52;0;32;0;number of times the context was actually changed 
system.cpu13.icache.tags.replacements;21330;264874;5190;1849;5109;48;number of replacements 
system.cpu13.icache.tags.tagsinuse;379.845796;502.843643;511.456535;512;512;512;Cycle average of tags in use 
system.cpu13.icache.tags.total_refs;4795481;21266622;3235726;154075;4218518;1250485;Total number of references to valid blocks. 
system.cpu13.icache.tags.sampled_refs;21330;264874;5190;1849;5109;560;Sample count of references to valid blocks. 
system.cpu13.icache.tags.avg_refs;224.823301;80.289579;623.453950;83.328826;825.703269;2233.008929;Average number of references to valid blocks. 
system.cpu13.icache.tags.warmup_cycle;0;0;7283424508750;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu13.icache.tags.occ_blocks::cpu13.inst;379.845796;502.843643;511.456535;512;512;512;Average occupied blocks per requestor 
system.cpu13.icache.tags.occ_percent::cpu13.inst;0.741886;0.982116;0.998939;1;1;1;Average percentage of cache occupancy 
system.cpu13.icache.tags.occ_percent::total;0.741886;0.982116;0.998939;1;1;1;Average percentage of cache occupancy 
system.cpu13.icache.tags.occ_task_id_blocks::1024;441;511;512;512;512;512;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::2;2;2;2;2;2;2;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::3;15;15;;15;;;Occupied blocks per task id 
system.cpu13.icache.tags.age_task_id_blocks_1024::4;424;494;510;495;510;510;Occupied blocks per task id 
system.cpu13.icache.tags.occ_task_id_percent::1024;0.861328;0.998047;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu13.icache.tags.tag_accesses;17876009;42490010;1159537;1049659;8095347;68012;Number of tag accesses 
system.cpu13.icache.tags.data_accesses;17876009;42490010;1159537;1049659;8095347;68012;Number of data accesses 
system.cpu13.icache.ReadReq_hits::cpu13.inst;8905336;20847589;571982;522056;4040010;33934;number of ReadReq hits 
system.cpu13.icache.ReadReq_hits::total;8905336;20847589;571982;522056;4040010;33934;number of ReadReq hits 
system.cpu13.icache.demand_hits::cpu13.inst;8905336;20847589;571982;522056;4040010;33934;number of demand (read+write) hits 
system.cpu13.icache.demand_hits::total;8905336;20847589;571982;522056;4040010;33934;number of demand (read+write) hits 
system.cpu13.icache.overall_hits::cpu13.inst;8905336;20847589;571982;522056;4040010;33934;number of overall hits 
system.cpu13.icache.overall_hits::total;8905336;20847589;571982;522056;4040010;33934;number of overall hits 
system.cpu13.icache.ReadReq_misses::cpu13.inst;21779;264944;5191;1849;5109;48;number of ReadReq misses 
system.cpu13.icache.ReadReq_misses::total;21779;264944;5191;1849;5109;48;number of ReadReq misses 
system.cpu13.icache.demand_misses::cpu13.inst;21779;264944;5191;1849;5109;48;number of demand (read+write) misses 
system.cpu13.icache.demand_misses::total;21779;264944;5191;1849;5109;48;number of demand (read+write) misses 
system.cpu13.icache.overall_misses::cpu13.inst;21779;264944;5191;1849;5109;48;number of overall misses 
system.cpu13.icache.overall_misses::total;21779;264944;5191;1849;5109;48;number of overall misses 
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst;2202300750;25554527750;502024250;184054000;519220000;4818250;number of ReadReq miss cycles 
system.cpu13.icache.ReadReq_miss_latency::total;2202300750;25554527750;502024250;184054000;519220000;4818250;number of ReadReq miss cycles 
system.cpu13.icache.demand_miss_latency::cpu13.inst;2202300750;25554527750;502024250;184054000;519220000;4818250;number of demand (read+write) miss cycles 
system.cpu13.icache.demand_miss_latency::total;2202300750;25554527750;502024250;184054000;519220000;4818250;number of demand (read+write) miss cycles 
system.cpu13.icache.overall_miss_latency::cpu13.inst;2202300750;25554527750;502024250;184054000;519220000;4818250;number of overall miss cycles 
system.cpu13.icache.overall_miss_latency::total;2202300750;25554527750;502024250;184054000;519220000;4818250;number of overall miss cycles 
system.cpu13.icache.ReadReq_accesses::cpu13.inst;8927115;21112533;577173;523905;4045119;33982;number of ReadReq accesses(hits+misses) 
system.cpu13.icache.ReadReq_accesses::total;8927115;21112533;577173;523905;4045119;33982;number of ReadReq accesses(hits+misses) 
system.cpu13.icache.demand_accesses::cpu13.inst;8927115;21112533;577173;523905;4045119;33982;number of demand (read+write) accesses 
system.cpu13.icache.demand_accesses::total;8927115;21112533;577173;523905;4045119;33982;number of demand (read+write) accesses 
system.cpu13.icache.overall_accesses::cpu13.inst;8927115;21112533;577173;523905;4045119;33982;number of overall (read+write) accesses 
system.cpu13.icache.overall_accesses::total;8927115;21112533;577173;523905;4045119;33982;number of overall (read+write) accesses 
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;miss rate for ReadReq accesses 
system.cpu13.icache.ReadReq_miss_rate::total;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;miss rate for ReadReq accesses 
system.cpu13.icache.demand_miss_rate::cpu13.inst;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;miss rate for demand accesses 
system.cpu13.icache.demand_miss_rate::total;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;miss rate for demand accesses 
system.cpu13.icache.overall_miss_rate::cpu13.inst;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;miss rate for overall accesses 
system.cpu13.icache.overall_miss_rate::total;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;miss rate for overall accesses 
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst;101120.379724;96452.562617;96710.508573;99542.455381;101628.498728;100380.208333;average ReadReq miss latency 
system.cpu13.icache.ReadReq_avg_miss_latency::total;101120.379724;96452.562617;96710.508573;99542.455381;101628.498728;100380.208333;average ReadReq miss latency 
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst;101120.379724;96452.562617;96710.508573;99542.455381;101628.498728;100380.208333;average overall miss latency 
system.cpu13.icache.demand_avg_miss_latency::total;101120.379724;96452.562617;96710.508573;99542.455381;101628.498728;100380.208333;average overall miss latency 
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst;101120.379724;96452.562617;96710.508573;99542.455381;101628.498728;100380.208333;average overall miss latency 
system.cpu13.icache.overall_avg_miss_latency::total;101120.379724;96452.562617;96710.508573;99542.455381;101628.498728;100380.208333;average overall miss latency 
system.cpu13.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu13.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst;21779;264944;5191;1849;5109;48;number of ReadReq MSHR misses 
system.cpu13.icache.ReadReq_mshr_misses::total;21779;264944;5191;1849;5109;48;number of ReadReq MSHR misses 
system.cpu13.icache.demand_mshr_misses::cpu13.inst;21779;264944;5191;1849;5109;48;number of demand (read+write) MSHR misses 
system.cpu13.icache.demand_mshr_misses::total;21779;264944;5191;1849;5109;48;number of demand (read+write) MSHR misses 
system.cpu13.icache.overall_mshr_misses::cpu13.inst;21779;264944;5191;1849;5109;48;number of overall MSHR misses 
system.cpu13.icache.overall_mshr_misses::total;21779;264944;5191;1849;5109;48;number of overall MSHR misses 
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst;1613931250;18761099250;368347750;135238000;386815000;3493750;number of ReadReq MSHR miss cycles 
system.cpu13.icache.ReadReq_mshr_miss_latency::total;1613931250;18761099250;368347750;135238000;386815000;3493750;number of ReadReq MSHR miss cycles 
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst;1613931250;18761099250;368347750;135238000;386815000;3493750;number of demand (read+write) MSHR miss cycles 
system.cpu13.icache.demand_mshr_miss_latency::total;1613931250;18761099250;368347750;135238000;386815000;3493750;number of demand (read+write) MSHR miss cycles 
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst;1613931250;18761099250;368347750;135238000;386815000;3493750;number of overall MSHR miss cycles 
system.cpu13.icache.overall_mshr_miss_latency::total;1613931250;18761099250;368347750;135238000;386815000;3493750;number of overall MSHR miss cycles 
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;mshr miss rate for ReadReq accesses 
system.cpu13.icache.ReadReq_mshr_miss_rate::total;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;mshr miss rate for ReadReq accesses 
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;mshr miss rate for demand accesses 
system.cpu13.icache.demand_mshr_miss_rate::total;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;mshr miss rate for demand accesses 
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;mshr miss rate for overall accesses 
system.cpu13.icache.overall_mshr_miss_rate::total;0.002440;0.012549;0.008994;0.003529;0.001263;0.001413;mshr miss rate for overall accesses 
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst;74104.929060;70811.564897;70958.919283;73141.157382;75712.468193;72786.458333;average ReadReq mshr miss latency 
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total;74104.929060;70811.564897;70958.919283;73141.157382;75712.468193;72786.458333;average ReadReq mshr miss latency 
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst;74104.929060;70811.564897;70958.919283;73141.157382;75712.468193;72786.458333;average overall mshr miss latency 
system.cpu13.icache.demand_avg_mshr_miss_latency::total;74104.929060;70811.564897;70958.919283;73141.157382;75712.468193;72786.458333;average overall mshr miss latency 
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst;74104.929060;70811.564897;70958.919283;73141.157382;75712.468193;72786.458333;average overall mshr miss latency 
system.cpu13.icache.overall_avg_mshr_miss_latency::total;74104.929060;70811.564897;70958.919283;73141.157382;75712.468193;72786.458333;average overall mshr miss latency 
system.cpu13.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu13.dcache.tags.replacements;26094;122952;3462;1794;34344;8;number of replacements 
system.cpu13.dcache.tags.tagsinuse;439.555307;866.277672;794.951400;683.630781;886.296493;771.714313;Cycle average of tags in use 
system.cpu13.dcache.tags.total_refs;884157;6028819;1556816;23688;1712692;64636;Total number of references to valid blocks. 
system.cpu13.dcache.tags.sampled_refs;26094;122952;3462;1794;34344;739;Sample count of references to valid blocks. 
system.cpu13.dcache.tags.avg_refs;33.883536;49.033924;449.686886;13.204013;49.868740;87.464141;Average number of references to valid blocks. 
system.cpu13.dcache.tags.warmup_cycle;0;0;0;0;7637905770000;0;Cycle when the warmup percentage was hit. 
system.cpu13.dcache.tags.occ_blocks::cpu13.data;439.555307;866.277672;794.951400;683.630781;886.296493;771.714313;Average occupied blocks per requestor 
system.cpu13.dcache.tags.occ_percent::cpu13.data;0.429253;0.845974;0.776320;0.667608;0.865524;0.753627;Average percentage of cache occupancy 
system.cpu13.dcache.tags.occ_percent::total;0.429253;0.845974;0.776320;0.667608;0.865524;0.753627;Average percentage of cache occupancy 
system.cpu13.dcache.tags.occ_task_id_blocks::1024;586;794;755;666;779;731;Occupied blocks per task id 
system.cpu13.dcache.tags.age_task_id_blocks_1024::3;11;12;7;13;3;3;Occupied blocks per task id 
system.cpu13.dcache.tags.age_task_id_blocks_1024::4;575;782;748;653;775;727;Occupied blocks per task id 
system.cpu13.dcache.tags.occ_task_id_percent::1024;0.572266;0.775391;0.737305;0.650391;0.760742;0.713867;Percentage of cache occupancy per task id 
system.cpu13.dcache.tags.tag_accesses;5826459;13513860;373781;329111;1884537;23849;Number of tag accesses 
system.cpu13.dcache.tags.data_accesses;5826459;13513860;373781;329111;1884537;23849;Number of data accesses 
system.cpu13.dcache.ReadReq_hits::cpu13.data;1866587;4243368;117128;107656;659589;7529;number of ReadReq hits 
system.cpu13.dcache.ReadReq_hits::total;1866587;4243368;117128;107656;659589;7529;number of ReadReq hits 
system.cpu13.dcache.WriteReq_hits::cpu13.data;914644;1991249;57369;49449;222644;4020;number of WriteReq hits 
system.cpu13.dcache.WriteReq_hits::total;914644;1991249;57369;49449;222644;4020;number of WriteReq hits 
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data;18376;32049;903;786;1325;98;number of LoadLockedReq hits 
system.cpu13.dcache.LoadLockedReq_hits::total;18376;32049;903;786;1325;98;number of LoadLockedReq hits 
system.cpu13.dcache.StoreCondReq_hits::cpu13.data;11872;21708;632;557;1012;64;number of StoreCondReq hits 
system.cpu13.dcache.StoreCondReq_hits::total;11872;21708;632;557;1012;64;number of StoreCondReq hits 
system.cpu13.dcache.demand_hits::cpu13.data;2781231;6234617;174497;157105;882233;11549;number of demand (read+write) hits 
system.cpu13.dcache.demand_hits::total;2781231;6234617;174497;157105;882233;11549;number of demand (read+write) hits 
system.cpu13.dcache.overall_hits::cpu13.data;2781231;6234617;174497;157105;882233;11549;number of overall hits 
system.cpu13.dcache.overall_hits::total;2781231;6234617;174497;157105;882233;11549;number of overall hits 
system.cpu13.dcache.ReadReq_misses::cpu13.data;58413;214965;4832;3393;16455;98;number of ReadReq misses 
system.cpu13.dcache.ReadReq_misses::total;58413;214965;4832;3393;16455;98;number of ReadReq misses 
system.cpu13.dcache.WriteReq_misses::cpu13.data;6391;79411;1994;567;21502;30;number of WriteReq misses 
system.cpu13.dcache.WriteReq_misses::total;6391;79411;1994;567;21502;30;number of WriteReq misses 
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data;1926;18685;382;68;422;9;number of LoadLockedReq misses 
system.cpu13.dcache.LoadLockedReq_misses::total;1926;18685;382;68;422;9;number of LoadLockedReq misses 
system.cpu13.dcache.StoreCondReq_misses::cpu13.data;4030;26391;566;238;548;20;number of StoreCondReq misses 
system.cpu13.dcache.StoreCondReq_misses::total;4030;26391;566;238;548;20;number of StoreCondReq misses 
system.cpu13.dcache.demand_misses::cpu13.data;64804;294376;6826;3960;37957;128;number of demand (read+write) misses 
system.cpu13.dcache.demand_misses::total;64804;294376;6826;3960;37957;128;number of demand (read+write) misses 
system.cpu13.dcache.overall_misses::cpu13.data;64804;294376;6826;3960;37957;128;number of overall misses 
system.cpu13.dcache.overall_misses::total;64804;294376;6826;3960;37957;128;number of overall misses 
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data;4252744286;15182084975;360649645;234275173;1737116806;7047951;number of ReadReq miss cycles 
system.cpu13.dcache.ReadReq_miss_latency::total;4252744286;15182084975;360649645;234275173;1737116806;7047951;number of ReadReq miss cycles 
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data;385080047;5174374679;147903056;35717659;2390886658;2057226;number of WriteReq miss cycles 
system.cpu13.dcache.WriteReq_miss_latency::total;385080047;5174374679;147903056;35717659;2390886658;2057226;number of WriteReq miss cycles 
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data;156903735;1167727228;25033744;5820998;29779994;659749;number of LoadLockedReq miss cycles 
system.cpu13.dcache.LoadLockedReq_miss_latency::total;156903735;1167727228;25033744;5820998;29779994;659749;number of LoadLockedReq miss cycles 
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data;201158741;1601946217;33252867;12181838;32157892;1149990;number of StoreCondReq miss cycles 
system.cpu13.dcache.StoreCondReq_miss_latency::total;201158741;1601946217;33252867;12181838;32157892;1149990;number of StoreCondReq miss cycles 
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data;34906997;3500000;792000;1162000;1336000;;number of StoreCondFailReq miss cycles 
system.cpu13.dcache.StoreCondFailReq_miss_latency::total;34906997;3500000;792000;1162000;1336000;;number of StoreCondFailReq miss cycles 
system.cpu13.dcache.demand_miss_latency::cpu13.data;4637824333;20356459654;508552701;269992832;4128003464;9105177;number of demand (read+write) miss cycles 
system.cpu13.dcache.demand_miss_latency::total;4637824333;20356459654;508552701;269992832;4128003464;9105177;number of demand (read+write) miss cycles 
system.cpu13.dcache.overall_miss_latency::cpu13.data;4637824333;20356459654;508552701;269992832;4128003464;9105177;number of overall miss cycles 
system.cpu13.dcache.overall_miss_latency::total;4637824333;20356459654;508552701;269992832;4128003464;9105177;number of overall miss cycles 
system.cpu13.dcache.ReadReq_accesses::cpu13.data;1925000;4458333;121960;111049;676044;7627;number of ReadReq accesses(hits+misses) 
system.cpu13.dcache.ReadReq_accesses::total;1925000;4458333;121960;111049;676044;7627;number of ReadReq accesses(hits+misses) 
system.cpu13.dcache.WriteReq_accesses::cpu13.data;921035;2070660;59363;50016;244146;4050;number of WriteReq accesses(hits+misses) 
system.cpu13.dcache.WriteReq_accesses::total;921035;2070660;59363;50016;244146;4050;number of WriteReq accesses(hits+misses) 
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data;20302;50734;1285;854;1747;107;number of LoadLockedReq accesses(hits+misses) 
system.cpu13.dcache.LoadLockedReq_accesses::total;20302;50734;1285;854;1747;107;number of LoadLockedReq accesses(hits+misses) 
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data;15902;48099;1198;795;1560;84;number of StoreCondReq accesses(hits+misses) 
system.cpu13.dcache.StoreCondReq_accesses::total;15902;48099;1198;795;1560;84;number of StoreCondReq accesses(hits+misses) 
system.cpu13.dcache.demand_accesses::cpu13.data;2846035;6528993;181323;161065;920190;11677;number of demand (read+write) accesses 
system.cpu13.dcache.demand_accesses::total;2846035;6528993;181323;161065;920190;11677;number of demand (read+write) accesses 
system.cpu13.dcache.overall_accesses::cpu13.data;2846035;6528993;181323;161065;920190;11677;number of overall (read+write) accesses 
system.cpu13.dcache.overall_accesses::total;2846035;6528993;181323;161065;920190;11677;number of overall (read+write) accesses 
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data;0.030344;0.048216;0.039620;0.030554;0.024340;0.012849;miss rate for ReadReq accesses 
system.cpu13.dcache.ReadReq_miss_rate::total;0.030344;0.048216;0.039620;0.030554;0.024340;0.012849;miss rate for ReadReq accesses 
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data;0.006939;0.038351;0.033590;0.011336;0.088070;0.007407;miss rate for WriteReq accesses 
system.cpu13.dcache.WriteReq_miss_rate::total;0.006939;0.038351;0.033590;0.011336;0.088070;0.007407;miss rate for WriteReq accesses 
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data;0.094868;0.368293;0.297276;0.079625;0.241557;0.084112;miss rate for LoadLockedReq accesses 
system.cpu13.dcache.LoadLockedReq_miss_rate::total;0.094868;0.368293;0.297276;0.079625;0.241557;0.084112;miss rate for LoadLockedReq accesses 
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data;0.253427;0.548681;0.472454;0.299371;0.351282;0.238095;miss rate for StoreCondReq accesses 
system.cpu13.dcache.StoreCondReq_miss_rate::total;0.253427;0.548681;0.472454;0.299371;0.351282;0.238095;miss rate for StoreCondReq accesses 
system.cpu13.dcache.demand_miss_rate::cpu13.data;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;miss rate for demand accesses 
system.cpu13.dcache.demand_miss_rate::total;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;miss rate for demand accesses 
system.cpu13.dcache.overall_miss_rate::cpu13.data;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;miss rate for overall accesses 
system.cpu13.dcache.overall_miss_rate::total;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;miss rate for overall accesses 
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data;72804.757263;70625.845952;74637.757657;69046.617448;105567.718383;71917.867347;average ReadReq miss latency 
system.cpu13.dcache.ReadReq_avg_miss_latency::total;72804.757263;70625.845952;74637.757657;69046.617448;105567.718383;71917.867347;average ReadReq miss latency 
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data;60253.488812;65159.419715;74174.050150;62994.107584;111193.687006;68574.200000;average WriteReq miss latency 
system.cpu13.dcache.WriteReq_avg_miss_latency::total;60253.488812;65159.419715;74174.050150;62994.107584;111193.687006;68574.200000;average WriteReq miss latency 
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data;81466.113707;62495.436339;65533.361257;85602.911765;70568.706161;73305.444444;average LoadLockedReq miss latency 
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total;81466.113707;62495.436339;65533.361257;85602.911765;70568.706161;73305.444444;average LoadLockedReq miss latency 
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data;49915.320347;60700.474290;58750.648410;51184.193277;58682.284672;57499.500000;average StoreCondReq miss latency 
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total;49915.320347;60700.474290;58750.648410;51184.193277;58682.284672;57499.500000;average StoreCondReq miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq miss latency 
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data;71566.945451;69151.220392;74502.300176;68180.008081;108754.734673;71134.195312;average overall miss latency 
system.cpu13.dcache.demand_avg_miss_latency::total;71566.945451;69151.220392;74502.300176;68180.008081;108754.734673;71134.195312;average overall miss latency 
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data;71566.945451;69151.220392;74502.300176;68180.008081;108754.734673;71134.195312;average overall miss latency 
system.cpu13.dcache.overall_avg_miss_latency::total;71566.945451;69151.220392;74502.300176;68180.008081;108754.734673;71134.195312;average overall miss latency 
system.cpu13.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu13.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu13.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu13.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu13.dcache.writebacks::writebacks;2837;34116;1170;214;22080;4;number of writebacks 
system.cpu13.dcache.writebacks::total;2837;34116;1170;214;22080;4;number of writebacks 
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data;58413;214965;4832;3393;16455;98;number of ReadReq MSHR misses 
system.cpu13.dcache.ReadReq_mshr_misses::total;58413;214965;4832;3393;16455;98;number of ReadReq MSHR misses 
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data;6391;79411;1994;567;21502;30;number of WriteReq MSHR misses 
system.cpu13.dcache.WriteReq_mshr_misses::total;6391;79411;1994;567;21502;30;number of WriteReq MSHR misses 
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data;1926;18685;382;68;422;9;number of LoadLockedReq MSHR misses 
system.cpu13.dcache.LoadLockedReq_mshr_misses::total;1926;18685;382;68;422;9;number of LoadLockedReq MSHR misses 
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data;4028;26374;566;236;548;20;number of StoreCondReq MSHR misses 
system.cpu13.dcache.StoreCondReq_mshr_misses::total;4028;26374;566;236;548;20;number of StoreCondReq MSHR misses 
system.cpu13.dcache.demand_mshr_misses::cpu13.data;64804;294376;6826;3960;37957;128;number of demand (read+write) MSHR misses 
system.cpu13.dcache.demand_mshr_misses::total;64804;294376;6826;3960;37957;128;number of demand (read+write) MSHR misses 
system.cpu13.dcache.overall_mshr_misses::cpu13.data;64804;294376;6826;3960;37957;128;number of overall MSHR misses 
system.cpu13.dcache.overall_mshr_misses::total;64804;294376;6826;3960;37957;128;number of overall MSHR misses 
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data;2862176714;10197909025;246095355;156249827;1303439194;4535049;number of ReadReq MSHR miss cycles 
system.cpu13.dcache.ReadReq_mshr_miss_latency::total;2862176714;10197909025;246095355;156249827;1303439194;4535049;number of ReadReq MSHR miss cycles 
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data;188339953;3118332321;96838944;19158341;1814628342;1122774;number of WriteReq MSHR miss cycles 
system.cpu13.dcache.WriteReq_mshr_miss_latency::total;188339953;3118332321;96838944;19158341;1814628342;1122774;number of WriteReq MSHR miss cycles 
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data;108578265;755174772;16399256;4103002;20174006;441251;number of LoadLockedReq MSHR miss cycles 
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total;108578265;755174772;16399256;4103002;20174006;441251;number of LoadLockedReq MSHR miss cycles 
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data;99513259;981507783;19608133;5619162;19332108;605010;number of StoreCondReq MSHR miss cycles 
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total;99513259;981507783;19608133;5619162;19332108;605010;number of StoreCondReq MSHR miss cycles 
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data;24600003;2400000;550000;810000;940000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total;24600003;2400000;550000;810000;940000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data;3050516667;13316241346;342934299;175408168;3118067536;5657823;number of demand (read+write) MSHR miss cycles 
system.cpu13.dcache.demand_mshr_miss_latency::total;3050516667;13316241346;342934299;175408168;3118067536;5657823;number of demand (read+write) MSHR miss cycles 
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data;3050516667;13316241346;342934299;175408168;3118067536;5657823;number of overall MSHR miss cycles 
system.cpu13.dcache.overall_mshr_miss_latency::total;3050516667;13316241346;342934299;175408168;3118067536;5657823;number of overall MSHR miss cycles 
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency::cpu13.data;12766000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency::total;12766000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency::cpu13.data;1086902000;1311653000;47734000;53728000;61500000;5594000;number of WriteReq MSHR uncacheable cycles 
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency::total;1086902000;1311653000;47734000;53728000;61500000;5594000;number of WriteReq MSHR uncacheable cycles 
system.cpu13.dcache.overall_mshr_uncacheable_latency::cpu13.data;1099668000;1311653000;47734000;53728000;61500000;5594000;number of overall MSHR uncacheable cycles 
system.cpu13.dcache.overall_mshr_uncacheable_latency::total;1099668000;1311653000;47734000;53728000;61500000;5594000;number of overall MSHR uncacheable cycles 
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data;0.030344;0.048216;0.039620;0.030554;0.024340;0.012849;mshr miss rate for ReadReq accesses 
system.cpu13.dcache.ReadReq_mshr_miss_rate::total;0.030344;0.048216;0.039620;0.030554;0.024340;0.012849;mshr miss rate for ReadReq accesses 
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data;0.006939;0.038351;0.033590;0.011336;0.088070;0.007407;mshr miss rate for WriteReq accesses 
system.cpu13.dcache.WriteReq_mshr_miss_rate::total;0.006939;0.038351;0.033590;0.011336;0.088070;0.007407;mshr miss rate for WriteReq accesses 
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data;0.094868;0.368293;0.297276;0.079625;0.241557;0.084112;mshr miss rate for LoadLockedReq accesses 
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total;0.094868;0.368293;0.297276;0.079625;0.241557;0.084112;mshr miss rate for LoadLockedReq accesses 
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data;0.253301;0.548327;0.472454;0.296855;0.351282;0.238095;mshr miss rate for StoreCondReq accesses 
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total;0.253301;0.548327;0.472454;0.296855;0.351282;0.238095;mshr miss rate for StoreCondReq accesses 
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;mshr miss rate for demand accesses 
system.cpu13.dcache.demand_mshr_miss_rate::total;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;mshr miss rate for demand accesses 
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;mshr miss rate for overall accesses 
system.cpu13.dcache.overall_mshr_miss_rate::total;0.022770;0.045088;0.037646;0.024586;0.041249;0.010962;mshr miss rate for overall accesses 
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data;48998.967935;47439.857768;50930.330091;46050.641615;79212.348466;46276.010204;average ReadReq mshr miss latency 
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total;48998.967935;47439.857768;50930.330091;46050.641615;79212.348466;46276.010204;average ReadReq mshr miss latency 
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data;29469.559224;39268.266626;48565.167503;33788.961199;84393.467677;37425.800000;average WriteReq mshr miss latency 
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total;29469.559224;39268.266626;48565.167503;33788.961199;84393.467677;37425.800000;average WriteReq mshr miss latency 
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data;56375.007788;40416.096976;42929.989529;60338.264706;47805.701422;49027.888889;average LoadLockedReq mshr miss latency 
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total;56375.007788;40416.096976;42929.989529;60338.264706;47805.701422;49027.888889;average LoadLockedReq mshr miss latency 
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data;24705.377110;37214.976227;34643.344523;23810.008475;35277.569343;30250.500000;average StoreCondReq mshr miss latency 
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total;24705.377110;37214.976227;34643.344523;23810.008475;35277.569343;30250.500000;average StoreCondReq mshr miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;;average StoreCondFailReq mshr miss latency 
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data;47072.968752;45235.485726;50239.422649;44294.991919;82147.365071;44201.742188;average overall mshr miss latency 
system.cpu13.dcache.demand_avg_mshr_miss_latency::total;47072.968752;45235.485726;50239.422649;44294.991919;82147.365071;44201.742188;average overall mshr miss latency 
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data;47072.968752;45235.485726;50239.422649;44294.991919;82147.365071;44201.742188;average overall mshr miss latency 
system.cpu13.dcache.overall_avg_mshr_miss_latency::total;47072.968752;45235.485726;50239.422649;44294.991919;82147.365071;44201.742188;average overall mshr miss latency 
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu13.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency::cpu13.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu13.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu14.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu14.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu14.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu14.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu14.dtb.read_hits;1951483;4337811;54666;324454;699530;10824;DTB read hits 
system.cpu14.dtb.read_misses;0;404;0;29;2611;0;DTB read misses 
system.cpu14.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu14.dtb.read_accesses;0;211090;0;138731;564869;0;DTB read accesses 
system.cpu14.dtb.write_hits;944303;2047203;27068;154780;258757;5225;DTB write hits 
system.cpu14.dtb.write_misses;0;419;0;5;25045;0;DTB write misses 
system.cpu14.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu14.dtb.write_accesses;0;56625;0;65111;169251;0;DTB write accesses 
system.cpu14.dtb.data_hits;2895786;6385014;81734;479234;958287;16049;DTB hits 
system.cpu14.dtb.data_misses;0;823;0;34;27656;0;DTB misses 
system.cpu14.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu14.dtb.data_accesses;0;267715;0;203842;734120;0;DTB accesses 
system.cpu14.itb.fetch_hits;972837;2124859;27892;781374;3521939;5191;ITB hits 
system.cpu14.itb.fetch_misses;0;40;0;10;15;0;ITB misses 
system.cpu14.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu14.itb.fetch_accesses;972837;2124899;27892;781384;3521954;5191;ITB accesses 
system.cpu14.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu14.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu14.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu14.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu14.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu14.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu14.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu14.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu14.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu14.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu14.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu14.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu14.numCycles;498929336;222656261;12304797;21874878;23144540;2343750;number of cpu cycles simulated 
system.cpu14.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu14.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu14.committedInsts;8939887;20368275;253468;1561230;4093177;50356;Number of instructions committed 
system.cpu14.committedOps;8939887;20368275;253468;1561230;4093177;50356;Number of ops (including micro ops) committed 
system.cpu14.num_int_alu_accesses;8592813;19632280;243975;1395858;2446920;48523;Number of integer alu accesses 
system.cpu14.num_fp_alu_accesses;1746;629870;0;333672;1592099;0;Number of float alu accesses 
system.cpu14.num_func_calls;362359;735318;10128;33073;22103;2012;number of times a function call or return occured 
system.cpu14.num_conditional_control_insts;728612;2069563;20418;159871;201743;4135;number of instructions that are conditional controls 
system.cpu14.num_int_insts;8592813;19632280;243975;1395858;2446920;48523;number of integer instructions 
system.cpu14.num_fp_insts;1746;629870;0;333672;1592099;0;number of float instructions 
system.cpu14.num_int_register_reads;11741756;28164649;335151;2275309;4818410;66651;number of times the integer registers were read 
system.cpu14.num_int_register_writes;6833445;15005101;194014;937874;1936548;38662;number of times the integer registers were written 
system.cpu14.num_fp_register_reads;890;583367;0;328052;2705384;0;number of times the floating registers were read 
system.cpu14.num_fp_register_writes;896;469005;0;265350;1574541;0;number of times the floating registers were written 
system.cpu14.num_mem_refs;2900646;6422362;81879;480435;989056;16074;number of memory refs 
system.cpu14.num_load_insts;1951617;4357543;54666;325019;704869;10824;Number of load instructions 
system.cpu14.num_store_insts;949029;2064819;27213;155416;284187;5250;Number of store instructions 
system.cpu14.num_idle_cycles;474536034.475116;164836248.731267;11610953.815838;17648021.117059;12488665.820197;2207043.162421;Number of idle cycles 
system.cpu14.num_busy_cycles;24393301.524884;57820012.268733;693843.184162;4226856.882941;10655874.179803;136706.837579;Number of busy cycles 
system.cpu14.not_idle_fraction;0.048891;0.259683;0.056388;0.193229;0.460406;0.058328;Percentage of non-idle cycles 
system.cpu14.idle_fraction;0.951109;0.740317;0.943612;0.806771;0.539594;0.941672;Percentage of idle cycles 
system.cpu14.Branches;1273405;3081014;35396;206868;234223;7110;Number of branches fetched 
system.cpu14.op_class::No_OpClass;42943;81552;1234;10525;70941;230;Class of executed instruction 
system.cpu14.op_class::IntAlu;5597822;13136906;159067;905674;1200956;31910;Class of executed instruction 
system.cpu14.op_class::IntMult;33926;58814;960;3313;2111;192;Class of executed instruction 
system.cpu14.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatAdd;88;155353;0;68326;803168;0;Class of executed instruction 
system.cpu14.op_class::FloatCmp;0;11360;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::FloatCvt;0;3167;0;1284;5;0;Class of executed instruction 
system.cpu14.op_class::FloatMult;0;42939;0;61400;753878;0;Class of executed instruction 
system.cpu14.op_class::FloatDiv;8;8665;0;1806;0;0;Class of executed instruction 
system.cpu14.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::MemRead;1984277;4433719;55673;328575;707690;11005;Class of executed instruction 
system.cpu14.op_class::MemWrite;949045;2069922;27213;155545;284261;5250;Class of executed instruction 
system.cpu14.op_class::IprAccess;331778;366701;9321;24816;297823;1769;Class of executed instruction 
system.cpu14.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu14.op_class::total;8939887;20369098;253468;1561264;4120833;50356;Class of executed instruction 
system.cpu14.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu14.kern.inst.quiesce;7379;3627;145;241;160;25;number of quiesce instructions executed 
system.cpu14.kern.inst.hwrei;81562;76422;2257;5499;32537;434;number of hwrei instructions executed 
system.cpu14.kern.ipl_count::0;18386;21313;519;1454;1204;97;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::22;4559;2287;126;224;237;24;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::30;87;1941;19;58;38;1;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::31;49369;36828;1340;2936;2789;264;number of times we switched to this ipl 
system.cpu14.kern.ipl_count::total;72401;62369;2004;4672;4268;386;number of times we switched to this ipl 
system.cpu14.kern.ipl_good::0;18386;21313;519;1454;1204;97;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::22;4559;2287;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::30;87;1941;19;58;38;1;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::31;18299;19388;500;1396;1169;96;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_good::total;41331;44929;1164;3132;2648;218;number of times we switched to this ipl from a different ipl 
system.cpu14.kern.ipl_ticks::0;4303274240000;1775169610000;118816700000;201153750000;219309980000;22652890000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::22;13879280000;7973370000;383580000;698300000;770270000;72740000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::30;873480000;13564960000;191360000;466200000;339330000;10270000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::31;671266080000;429854670000;3656330000;16430530000;11025820000;701600000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_ticks::total;4989293080000;2226562610000;123047970000;218748780000;231445400000;23437500000;number of cycles we spent at this ipl 
system.cpu14.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::31;0.370658;0.526447;0.373134;0.475477;0.419147;0.363636;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.ipl_used::total;0.570862;0.720374;0.580838;0.670377;0.620431;0.564767;fraction of swpipl calls that actually changed the ipl 
system.cpu14.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::swpctx;26;3791;;104;34;;number of callpals executed 
system.cpu14.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu14.kern.callpal::swpipl;63108;50975;1714;3920;3631;336;number of callpals executed 
system.cpu14.kern.callpal::rdps;9119;4615;253;450;474;48;number of callpals executed 
system.cpu14.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu14.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu14.kern.callpal::rti;4646;7177;145;470;362;25;number of callpals executed 
system.cpu14.kern.callpal::rdunique;1;243;;4;38;;number of callpals executed 
system.cpu14.kern.callpal::total;76914;71342;2112;5173;4591;409;number of callpals executed 
system.cpu14.kern.mode_switch::kernel;4674;10968;145;574;396;25;number of protection mode switches 
system.cpu14.kern.mode_switch::user;0;3009;0;210;186;0;number of protection mode switches 
system.cpu14.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu14.kern.mode_switch_good::kernel;0;0.274344;0;0.365854;0.469697;0;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu14.kern.mode_switch_good::total;0;0.430564;0;0.535714;0.639175;0;fraction of useful protection mode switches 
system.cpu14.kern.mode_ticks::kernel;0;7114591090000;0;348355350000;134590890000;0;number of ticks spent at the given mode 
system.cpu14.kern.mode_ticks::user;0;29591210000;0;18423470000;86694390000;0;number of ticks spent at the given mode 
system.cpu14.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu14.kern.swap_context;27;3791;0;104;34;0;number of times the context was actually changed 
system.cpu14.icache.tags.replacements;21324;257551;779;7467;5409;134;number of replacements 
system.cpu14.icache.tags.tagsinuse;378.062755;501.000887;511;511;511;511;Cycle average of tags in use 
system.cpu14.icache.tags.total_refs;4833059;20587589;169027;2139944;5623750;1648354;Total number of references to valid blocks. 
system.cpu14.icache.tags.sampled_refs;21324;257551;779;7467;5409;645;Sample count of references to valid blocks. 
system.cpu14.icache.tags.avg_refs;226.648799;79.935970;216.979461;286.586849;1039.702348;2555.587597;Average number of references to valid blocks. 
system.cpu14.icache.tags.warmup_cycle;0;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu14.icache.tags.occ_blocks::cpu14.inst;378.062755;501.000887;511;511;511;511;Average occupied blocks per requestor 
system.cpu14.icache.tags.occ_percent::cpu14.inst;0.738404;0.978517;0.998047;0.998047;0.998047;0.998047;Average percentage of cache occupancy 
system.cpu14.icache.tags.occ_percent::total;0.738404;0.978517;0.998047;0.998047;0.998047;0.998047;Average percentage of cache occupancy 
system.cpu14.icache.tags.occ_task_id_blocks::1024;439;511;511;511;511;511;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::3;15;;5;;12;12;Occupied blocks per task id 
system.cpu14.icache.tags.age_task_id_blocks_1024::4;422;509;497;509;497;497;Occupied blocks per task id 
system.cpu14.icache.tags.occ_task_id_percent::1024;0.857422;0.998047;0.998047;0.998047;0.998047;0.998047;Percentage of cache occupancy per task id 
system.cpu14.icache.tags.tag_accesses;17901545;40995819;507715;3129995;8247075;100846;Number of tag accesses 
system.cpu14.icache.tags.data_accesses;17901545;40995819;507715;3129995;8247075;100846;Number of data accesses 
system.cpu14.icache.ReadReq_hits::cpu14.inst;8918116;20111475;252689;1553797;4115424;50222;number of ReadReq hits 
system.cpu14.icache.ReadReq_hits::total;8918116;20111475;252689;1553797;4115424;50222;number of ReadReq hits 
system.cpu14.icache.demand_hits::cpu14.inst;8918116;20111475;252689;1553797;4115424;50222;number of demand (read+write) hits 
system.cpu14.icache.demand_hits::total;8918116;20111475;252689;1553797;4115424;50222;number of demand (read+write) hits 
system.cpu14.icache.overall_hits::cpu14.inst;8918116;20111475;252689;1553797;4115424;50222;number of overall hits 
system.cpu14.icache.overall_hits::total;8918116;20111475;252689;1553797;4115424;50222;number of overall hits 
system.cpu14.icache.ReadReq_misses::cpu14.inst;21771;257623;779;7467;5409;134;number of ReadReq misses 
system.cpu14.icache.ReadReq_misses::total;21771;257623;779;7467;5409;134;number of ReadReq misses 
system.cpu14.icache.demand_misses::cpu14.inst;21771;257623;779;7467;5409;134;number of demand (read+write) misses 
system.cpu14.icache.demand_misses::total;21771;257623;779;7467;5409;134;number of demand (read+write) misses 
system.cpu14.icache.overall_misses::cpu14.inst;21771;257623;779;7467;5409;134;number of overall misses 
system.cpu14.icache.overall_misses::total;21771;257623;779;7467;5409;134;number of overall misses 
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst;2183038000;24868897498;78030000;725113500;545756749;12755000;number of ReadReq miss cycles 
system.cpu14.icache.ReadReq_miss_latency::total;2183038000;24868897498;78030000;725113500;545756749;12755000;number of ReadReq miss cycles 
system.cpu14.icache.demand_miss_latency::cpu14.inst;2183038000;24868897498;78030000;725113500;545756749;12755000;number of demand (read+write) miss cycles 
system.cpu14.icache.demand_miss_latency::total;2183038000;24868897498;78030000;725113500;545756749;12755000;number of demand (read+write) miss cycles 
system.cpu14.icache.overall_miss_latency::cpu14.inst;2183038000;24868897498;78030000;725113500;545756749;12755000;number of overall miss cycles 
system.cpu14.icache.overall_miss_latency::total;2183038000;24868897498;78030000;725113500;545756749;12755000;number of overall miss cycles 
system.cpu14.icache.ReadReq_accesses::cpu14.inst;8939887;20369098;253468;1561264;4120833;50356;number of ReadReq accesses(hits+misses) 
system.cpu14.icache.ReadReq_accesses::total;8939887;20369098;253468;1561264;4120833;50356;number of ReadReq accesses(hits+misses) 
system.cpu14.icache.demand_accesses::cpu14.inst;8939887;20369098;253468;1561264;4120833;50356;number of demand (read+write) accesses 
system.cpu14.icache.demand_accesses::total;8939887;20369098;253468;1561264;4120833;50356;number of demand (read+write) accesses 
system.cpu14.icache.overall_accesses::cpu14.inst;8939887;20369098;253468;1561264;4120833;50356;number of overall (read+write) accesses 
system.cpu14.icache.overall_accesses::total;8939887;20369098;253468;1561264;4120833;50356;number of overall (read+write) accesses 
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;miss rate for ReadReq accesses 
system.cpu14.icache.ReadReq_miss_rate::total;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;miss rate for ReadReq accesses 
system.cpu14.icache.demand_miss_rate::cpu14.inst;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;miss rate for demand accesses 
system.cpu14.icache.demand_miss_rate::total;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;miss rate for demand accesses 
system.cpu14.icache.overall_miss_rate::cpu14.inst;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;miss rate for overall accesses 
system.cpu14.icache.overall_miss_rate::total;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;miss rate for overall accesses 
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst;100272.748151;96532.132216;100166.880616;97109.079952;100897.901461;95186.567164;average ReadReq miss latency 
system.cpu14.icache.ReadReq_avg_miss_latency::total;100272.748151;96532.132216;100166.880616;97109.079952;100897.901461;95186.567164;average ReadReq miss latency 
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst;100272.748151;96532.132216;100166.880616;97109.079952;100897.901461;95186.567164;average overall miss latency 
system.cpu14.icache.demand_avg_miss_latency::total;100272.748151;96532.132216;100166.880616;97109.079952;100897.901461;95186.567164;average overall miss latency 
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst;100272.748151;96532.132216;100166.880616;97109.079952;100897.901461;95186.567164;average overall miss latency 
system.cpu14.icache.overall_avg_miss_latency::total;100272.748151;96532.132216;100166.880616;97109.079952;100897.901461;95186.567164;average overall miss latency 
system.cpu14.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu14.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst;21771;257623;779;7467;5409;134;number of ReadReq MSHR misses 
system.cpu14.icache.ReadReq_mshr_misses::total;21771;257623;779;7467;5409;134;number of ReadReq MSHR misses 
system.cpu14.icache.demand_mshr_misses::cpu14.inst;21771;257623;779;7467;5409;134;number of demand (read+write) MSHR misses 
system.cpu14.icache.demand_mshr_misses::total;21771;257623;779;7467;5409;134;number of demand (read+write) MSHR misses 
system.cpu14.icache.overall_mshr_misses::cpu14.inst;21771;257623;779;7467;5409;134;number of overall MSHR misses 
system.cpu14.icache.overall_mshr_misses::total;21771;257623;779;7467;5409;134;number of overall MSHR misses 
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst;1609634000;18275119502;57889000;532023500;406151251;9247000;number of ReadReq MSHR miss cycles 
system.cpu14.icache.ReadReq_mshr_miss_latency::total;1609634000;18275119502;57889000;532023500;406151251;9247000;number of ReadReq MSHR miss cycles 
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst;1609634000;18275119502;57889000;532023500;406151251;9247000;number of demand (read+write) MSHR miss cycles 
system.cpu14.icache.demand_mshr_miss_latency::total;1609634000;18275119502;57889000;532023500;406151251;9247000;number of demand (read+write) MSHR miss cycles 
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst;1609634000;18275119502;57889000;532023500;406151251;9247000;number of overall MSHR miss cycles 
system.cpu14.icache.overall_mshr_miss_latency::total;1609634000;18275119502;57889000;532023500;406151251;9247000;number of overall MSHR miss cycles 
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;mshr miss rate for ReadReq accesses 
system.cpu14.icache.ReadReq_mshr_miss_rate::total;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;mshr miss rate for ReadReq accesses 
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;mshr miss rate for demand accesses 
system.cpu14.icache.demand_mshr_miss_rate::total;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;mshr miss rate for demand accesses 
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;mshr miss rate for overall accesses 
system.cpu14.icache.overall_mshr_miss_rate::total;0.002435;0.012648;0.003073;0.004783;0.001313;0.002661;mshr miss rate for overall accesses 
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst;73934.775619;70937.453185;74311.938383;71249.966519;75088.047883;69007.462687;average ReadReq mshr miss latency 
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total;73934.775619;70937.453185;74311.938383;71249.966519;75088.047883;69007.462687;average ReadReq mshr miss latency 
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst;73934.775619;70937.453185;74311.938383;71249.966519;75088.047883;69007.462687;average overall mshr miss latency 
system.cpu14.icache.demand_avg_mshr_miss_latency::total;73934.775619;70937.453185;74311.938383;71249.966519;75088.047883;69007.462687;average overall mshr miss latency 
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst;73934.775619;70937.453185;74311.938383;71249.966519;75088.047883;69007.462687;average overall mshr miss latency 
system.cpu14.icache.overall_avg_mshr_miss_latency::total;73934.775619;70937.453185;74311.938383;71249.966519;75088.047883;69007.462687;average overall mshr miss latency 
system.cpu14.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu14.dcache.tags.replacements;26253;129567;772;6147;41096;190;number of replacements 
system.cpu14.dcache.tags.tagsinuse;436.031622;844.833547;745.346734;767.512017;879.603403;892.298655;Cycle average of tags in use 
system.cpu14.dcache.tags.total_refs;787214;5570526;8519;2183002;1806166;90580;Total number of references to valid blocks. 
system.cpu14.dcache.tags.sampled_refs;26253;129567;772;6147;41096;1044;Sample count of references to valid blocks. 
system.cpu14.dcache.tags.avg_refs;29.985678;42.993401;11.034974;355.132910;43.949922;86.762452;Average number of references to valid blocks. 
system.cpu14.dcache.tags.warmup_cycle;0;0;0;0;7634273490000;0;Cycle when the warmup percentage was hit. 
system.cpu14.dcache.tags.occ_blocks::cpu14.data;436.031622;844.833547;745.346734;767.512017;879.603403;892.298655;Average occupied blocks per requestor 
system.cpu14.dcache.tags.occ_percent::cpu14.data;0.425812;0.825033;0.727878;0.749523;0.858988;0.871385;Average percentage of cache occupancy 
system.cpu14.dcache.tags.occ_percent::total;0.425812;0.825033;0.727878;0.749523;0.858988;0.871385;Average percentage of cache occupancy 
system.cpu14.dcache.tags.occ_task_id_blocks::1024;581;777;712;817;893;854;Occupied blocks per task id 
system.cpu14.dcache.tags.age_task_id_blocks_1024::3;9;2;5;2;15;15;Occupied blocks per task id 
system.cpu14.dcache.tags.age_task_id_blocks_1024::4;572;775;701;815;877;838;Occupied blocks per task id 
system.cpu14.dcache.tags.occ_task_id_percent::1024;0.567383;0.758789;0.695312;0.797852;0.872070;0.833984;Percentage of cache occupancy per task id 
system.cpu14.dcache.tags.tag_accesses;5839526;13083125;164753;969423;1965669;32384;Number of tag accesses 
system.cpu14.dcache.tags.data_accesses;5839526;13083125;164753;969423;1965669;32384;Number of data accesses 
system.cpu14.dcache.ReadReq_hits::cpu14.data;1870656;4086646;52615;314397;678375;10390;number of ReadReq hits 
system.cpu14.dcache.ReadReq_hits::total;1870656;4086646;52615;314397;678375;10390;number of ReadReq hits 
system.cpu14.dcache.WriteReq_hits::cpu14.data;914095;1925282;26141;150095;233937;5075;number of WriteReq hits 
system.cpu14.dcache.WriteReq_hits::total;914095;1925282;26141;150095;233937;5075;number of WriteReq hits 
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data;19459;31358;464;1448;1375;87;number of LoadLockedReq hits 
system.cpu14.dcache.LoadLockedReq_hits::total;19459;31358;464;1448;1375;87;number of LoadLockedReq hits 
system.cpu14.dcache.StoreCondReq_hits::cpu14.data;11881;21310;308;1071;1068;70;number of StoreCondReq hits 
system.cpu14.dcache.StoreCondReq_hits::total;11881;21310;308;1071;1068;70;number of StoreCondReq hits 
system.cpu14.dcache.demand_hits::cpu14.data;2784751;6011928;78756;464492;912312;15465;number of demand (read+write) hits 
system.cpu14.dcache.demand_hits::total;2784751;6011928;78756;464492;912312;15465;number of demand (read+write) hits 
system.cpu14.dcache.overall_hits::cpu14.data;2784751;6011928;78756;464492;912312;15465;number of overall hits 
system.cpu14.dcache.overall_hits::total;2784751;6011928;78756;464492;912312;15465;number of overall hits 
system.cpu14.dcache.ReadReq_misses::cpu14.data;59567;220988;1532;8554;22029;336;number of ReadReq misses 
system.cpu14.dcache.ReadReq_misses::total;59567;220988;1532;8554;22029;336;number of ReadReq misses 
system.cpu14.dcache.WriteReq_misses::cpu14.data;6328;78979;267;2572;22740;27;number of WriteReq misses 
system.cpu14.dcache.WriteReq_misses::total;6328;78979;267;2572;22740;27;number of WriteReq misses 
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data;1876;18147;55;591;479;11;number of LoadLockedReq misses 
system.cpu14.dcache.LoadLockedReq_misses::total;1876;18147;55;591;479;11;number of LoadLockedReq misses 
system.cpu14.dcache.StoreCondReq_misses::cpu14.data;4241;25642;173;844;611;15;number of StoreCondReq misses 
system.cpu14.dcache.StoreCondReq_misses::total;4241;25642;173;844;611;15;number of StoreCondReq misses 
system.cpu14.dcache.demand_misses::cpu14.data;65895;299967;1799;11126;44769;363;number of demand (read+write) misses 
system.cpu14.dcache.demand_misses::total;65895;299967;1799;11126;44769;363;number of demand (read+write) misses 
system.cpu14.dcache.overall_misses::cpu14.data;65895;299967;1799;11126;44769;363;number of overall misses 
system.cpu14.dcache.overall_misses::total;65895;299967;1799;11126;44769;363;number of overall misses 
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data;4304677735;15837043219;105760438;654852672;2303065560;22715216;number of ReadReq miss cycles 
system.cpu14.dcache.ReadReq_miss_latency::total;4304677735;15837043219;105760438;654852672;2303065560;22715216;number of ReadReq miss cycles 
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data;374730626;5158241758;15198284;178733124;2521603221;1820987;number of WriteReq miss cycles 
system.cpu14.dcache.WriteReq_miss_latency::total;374730626;5158241758;15198284;178733124;2521603221;1820987;number of WriteReq miss cycles 
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data;156402599;1136095729;4465744;38827747;33863496;905000;number of LoadLockedReq miss cycles 
system.cpu14.dcache.LoadLockedReq_miss_latency::total;156402599;1136095729;4465744;38827747;33863496;905000;number of LoadLockedReq miss cycles 
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data;199159712;1557755336;9257892;50269812;35476891;813994;number of StoreCondReq miss cycles 
system.cpu14.dcache.StoreCondReq_miss_latency::total;199159712;1557755336;9257892;50269812;35476891;813994;number of StoreCondReq miss cycles 
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data;52708995;2808000;576000;566000;1952000;72000;number of StoreCondFailReq miss cycles 
system.cpu14.dcache.StoreCondFailReq_miss_latency::total;52708995;2808000;576000;566000;1952000;72000;number of StoreCondFailReq miss cycles 
system.cpu14.dcache.demand_miss_latency::cpu14.data;4679408361;20995284977;120958722;833585796;4824668781;24536203;number of demand (read+write) miss cycles 
system.cpu14.dcache.demand_miss_latency::total;4679408361;20995284977;120958722;833585796;4824668781;24536203;number of demand (read+write) miss cycles 
system.cpu14.dcache.overall_miss_latency::cpu14.data;4679408361;20995284977;120958722;833585796;4824668781;24536203;number of overall miss cycles 
system.cpu14.dcache.overall_miss_latency::total;4679408361;20995284977;120958722;833585796;4824668781;24536203;number of overall miss cycles 
system.cpu14.dcache.ReadReq_accesses::cpu14.data;1930223;4307634;54147;322951;700404;10726;number of ReadReq accesses(hits+misses) 
system.cpu14.dcache.ReadReq_accesses::total;1930223;4307634;54147;322951;700404;10726;number of ReadReq accesses(hits+misses) 
system.cpu14.dcache.WriteReq_accesses::cpu14.data;920423;2004261;26408;152667;256677;5102;number of WriteReq accesses(hits+misses) 
system.cpu14.dcache.WriteReq_accesses::total;920423;2004261;26408;152667;256677;5102;number of WriteReq accesses(hits+misses) 
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data;21335;49505;519;2039;1854;98;number of LoadLockedReq accesses(hits+misses) 
system.cpu14.dcache.LoadLockedReq_accesses::total;21335;49505;519;2039;1854;98;number of LoadLockedReq accesses(hits+misses) 
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data;16122;46952;481;1915;1679;85;number of StoreCondReq accesses(hits+misses) 
system.cpu14.dcache.StoreCondReq_accesses::total;16122;46952;481;1915;1679;85;number of StoreCondReq accesses(hits+misses) 
system.cpu14.dcache.demand_accesses::cpu14.data;2850646;6311895;80555;475618;957081;15828;number of demand (read+write) accesses 
system.cpu14.dcache.demand_accesses::total;2850646;6311895;80555;475618;957081;15828;number of demand (read+write) accesses 
system.cpu14.dcache.overall_accesses::cpu14.data;2850646;6311895;80555;475618;957081;15828;number of overall (read+write) accesses 
system.cpu14.dcache.overall_accesses::total;2850646;6311895;80555;475618;957081;15828;number of overall (read+write) accesses 
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data;0.030860;0.051301;0.028293;0.026487;0.031452;0.031326;miss rate for ReadReq accesses 
system.cpu14.dcache.ReadReq_miss_rate::total;0.030860;0.051301;0.028293;0.026487;0.031452;0.031326;miss rate for ReadReq accesses 
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data;0.006875;0.039406;0.010111;0.016847;0.088594;0.005292;miss rate for WriteReq accesses 
system.cpu14.dcache.WriteReq_miss_rate::total;0.006875;0.039406;0.010111;0.016847;0.088594;0.005292;miss rate for WriteReq accesses 
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data;0.087931;0.366569;0.105973;0.289848;0.258360;0.112245;miss rate for LoadLockedReq accesses 
system.cpu14.dcache.LoadLockedReq_miss_rate::total;0.087931;0.366569;0.105973;0.289848;0.258360;0.112245;miss rate for LoadLockedReq accesses 
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data;0.263057;0.546132;0.359667;0.440731;0.363907;0.176471;miss rate for StoreCondReq accesses 
system.cpu14.dcache.StoreCondReq_miss_rate::total;0.263057;0.546132;0.359667;0.440731;0.363907;0.176471;miss rate for StoreCondReq accesses 
system.cpu14.dcache.demand_miss_rate::cpu14.data;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;miss rate for demand accesses 
system.cpu14.dcache.demand_miss_rate::total;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;miss rate for demand accesses 
system.cpu14.dcache.overall_miss_rate::cpu14.data;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;miss rate for overall accesses 
system.cpu14.dcache.overall_miss_rate::total;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;miss rate for overall accesses 
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data;72266.149630;71664.720342;69034.228460;76555.140519;104546.986245;67604.809524;average ReadReq miss latency 
system.cpu14.dcache.ReadReq_avg_miss_latency::total;72266.149630;71664.720342;69034.228460;76555.140519;104546.986245;67604.809524;average ReadReq miss latency 
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data;59217.861252;65311.560769;56922.411985;69491.883359;110888.444195;67443.962963;average WriteReq miss latency 
system.cpu14.dcache.WriteReq_avg_miss_latency::total;59217.861252;65311.560769;56922.411985;69491.883359;110888.444195;67443.962963;average WriteReq miss latency 
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data;83370.255330;62605.153965;81195.345455;65698.387479;70696.233820;82272.727273;average LoadLockedReq miss latency 
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total;83370.255330;62605.153965;81195.345455;65698.387479;70696.233820;82272.727273;average LoadLockedReq miss latency 
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data;46960.554586;60750.149598;53513.826590;59561.388626;58063.651391;54266.266667;average StoreCondReq miss latency 
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total;46960.554586;60750.149598;53513.826590;59561.388626;58063.651391;54266.266667;average StoreCondReq miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data;71013.102071;69991.982375;67236.643691;74922.325724;107768.071232;67592.845730;average overall miss latency 
system.cpu14.dcache.demand_avg_miss_latency::total;71013.102071;69991.982375;67236.643691;74922.325724;107768.071232;67592.845730;average overall miss latency 
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data;71013.102071;69991.982375;67236.643691;74922.325724;107768.071232;67592.845730;average overall miss latency 
system.cpu14.dcache.overall_avg_miss_latency::total;71013.102071;69991.982375;67236.643691;74922.325724;107768.071232;67592.845730;average overall miss latency 
system.cpu14.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu14.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu14.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu14.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu14.dcache.writebacks::writebacks;2915;41342;101;2454;25217;25;number of writebacks 
system.cpu14.dcache.writebacks::total;2915;41342;101;2454;25217;25;number of writebacks 
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data;59567;220988;1532;8554;22029;336;number of ReadReq MSHR misses 
system.cpu14.dcache.ReadReq_mshr_misses::total;59567;220988;1532;8554;22029;336;number of ReadReq MSHR misses 
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data;6328;78979;267;2572;22740;27;number of WriteReq MSHR misses 
system.cpu14.dcache.WriteReq_mshr_misses::total;6328;78979;267;2572;22740;27;number of WriteReq MSHR misses 
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data;1876;18147;55;591;479;11;number of LoadLockedReq MSHR misses 
system.cpu14.dcache.LoadLockedReq_mshr_misses::total;1876;18147;55;591;479;11;number of LoadLockedReq MSHR misses 
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data;4239;25632;173;844;610;15;number of StoreCondReq MSHR misses 
system.cpu14.dcache.StoreCondReq_mshr_misses::total;4239;25632;173;844;610;15;number of StoreCondReq MSHR misses 
system.cpu14.dcache.demand_mshr_misses::cpu14.data;65895;299967;1799;11126;44769;363;number of demand (read+write) MSHR misses 
system.cpu14.dcache.demand_mshr_misses::total;65895;299967;1799;11126;44769;363;number of demand (read+write) MSHR misses 
system.cpu14.dcache.overall_mshr_misses::cpu14.data;65895;299967;1799;11126;44769;363;number of overall MSHR misses 
system.cpu14.dcache.overall_mshr_misses::total;65895;299967;1799;11126;44769;363;number of overall MSHR misses 
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data;2885252265;10678543781;70519562;450567328;1725746440;14948784;number of ReadReq MSHR miss cycles 
system.cpu14.dcache.ReadReq_mshr_miss_latency::total;2885252265;10678543781;70519562;450567328;1725746440;14948784;number of ReadReq MSHR miss cycles 
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data;180439374;3144156242;6894716;111885876;1913034779;1054013;number of WriteReq MSHR miss cycles 
system.cpu14.dcache.WriteReq_mshr_miss_latency::total;180439374;3144156242;6894716;111885876;1913034779;1054013;number of WriteReq MSHR miss cycles 
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data;108782401;735543271;3106256;25558253;22980504;640000;number of LoadLockedReq MSHR miss cycles 
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total;108782401;735543271;3106256;25558253;22980504;640000;number of LoadLockedReq MSHR miss cycles 
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data;97385288;954703664;4482108;29861188;21454109;445006;number of StoreCondReq MSHR miss cycles 
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total;97385288;954703664;4482108;29861188;21454109;445006;number of StoreCondReq MSHR miss cycles 
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data;37210005;1950000;400000;390000;1380000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total;37210005;1950000;400000;390000;1380000;50000;number of StoreCondFailReq MSHR miss cycles 
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data;3065691639;13822700023;77414278;562453204;3638781219;16002797;number of demand (read+write) MSHR miss cycles 
system.cpu14.dcache.demand_mshr_miss_latency::total;3065691639;13822700023;77414278;562453204;3638781219;16002797;number of demand (read+write) MSHR miss cycles 
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data;3065691639;13822700023;77414278;562453204;3638781219;16002797;number of overall MSHR miss cycles 
system.cpu14.dcache.overall_mshr_miss_latency::total;3065691639;13822700023;77414278;562453204;3638781219;16002797;number of overall MSHR miss cycles 
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency::cpu14.data;12982000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency::total;12982000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency::cpu14.data;1076958000;1282665000;32152000;70512000;62598000;5546000;number of WriteReq MSHR uncacheable cycles 
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency::total;1076958000;1282665000;32152000;70512000;62598000;5546000;number of WriteReq MSHR uncacheable cycles 
system.cpu14.dcache.overall_mshr_uncacheable_latency::cpu14.data;1089940000;1282665000;32152000;70512000;62598000;5546000;number of overall MSHR uncacheable cycles 
system.cpu14.dcache.overall_mshr_uncacheable_latency::total;1089940000;1282665000;32152000;70512000;62598000;5546000;number of overall MSHR uncacheable cycles 
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data;0.030860;0.051301;0.028293;0.026487;0.031452;0.031326;mshr miss rate for ReadReq accesses 
system.cpu14.dcache.ReadReq_mshr_miss_rate::total;0.030860;0.051301;0.028293;0.026487;0.031452;0.031326;mshr miss rate for ReadReq accesses 
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data;0.006875;0.039406;0.010111;0.016847;0.088594;0.005292;mshr miss rate for WriteReq accesses 
system.cpu14.dcache.WriteReq_mshr_miss_rate::total;0.006875;0.039406;0.010111;0.016847;0.088594;0.005292;mshr miss rate for WriteReq accesses 
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data;0.087931;0.366569;0.105973;0.289848;0.258360;0.112245;mshr miss rate for LoadLockedReq accesses 
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total;0.087931;0.366569;0.105973;0.289848;0.258360;0.112245;mshr miss rate for LoadLockedReq accesses 
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data;0.262933;0.545919;0.359667;0.440731;0.363311;0.176471;mshr miss rate for StoreCondReq accesses 
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total;0.262933;0.545919;0.359667;0.440731;0.363311;0.176471;mshr miss rate for StoreCondReq accesses 
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;mshr miss rate for demand accesses 
system.cpu14.dcache.demand_mshr_miss_rate::total;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;mshr miss rate for demand accesses 
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;mshr miss rate for overall accesses 
system.cpu14.dcache.overall_mshr_miss_rate::total;0.023116;0.047524;0.022333;0.023393;0.046777;0.022934;mshr miss rate for overall accesses 
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data;48437.092098;48321.826439;46031.045692;52673.290624;78339.753961;44490.428571;average ReadReq mshr miss latency 
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total;48437.092098;48321.826439;46031.045692;52673.290624;78339.753961;44490.428571;average ReadReq mshr miss latency 
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data;28514.439633;39810.028514;25822.906367;43501.506998;84126.419481;39037.518519;average WriteReq mshr miss latency 
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total;28514.439633;39810.028514;25822.906367;43501.506998;84126.419481;39037.518519;average WriteReq mshr miss latency 
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data;57986.354478;40532.499642;56477.381818;43245.774958;47976;58181.818182;average LoadLockedReq mshr miss latency 
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total;57986.354478;40532.499642;56477.381818;43245.774958;47976;58181.818182;average LoadLockedReq mshr miss latency 
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data;22973.646615;37246.553683;25908.138728;35380.554502;35170.670492;29667.066667;average StoreCondReq mshr miss latency 
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total;22973.646615;37246.553683;25908.138728;35380.554502;35170.670492;29667.066667;average StoreCondReq mshr miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data;46523.888595;46080.735624;43031.838799;50553.047277;81279.037258;44084.840220;average overall mshr miss latency 
system.cpu14.dcache.demand_avg_mshr_miss_latency::total;46523.888595;46080.735624;43031.838799;50553.047277;81279.037258;44084.840220;average overall mshr miss latency 
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data;46523.888595;46080.735624;43031.838799;50553.047277;81279.037258;44084.840220;average overall mshr miss latency 
system.cpu14.dcache.overall_avg_mshr_miss_latency::total;46523.888595;46080.735624;43031.838799;50553.047277;81279.037258;44084.840220;average overall mshr miss latency 
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu14.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency::cpu14.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu14.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu15.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu15.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu15.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu15.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu15.dtb.read_hits;1932819;4415411;49718;240696;673522;7681;DTB read hits 
system.cpu15.dtb.read_misses;0;386;0;27;2599;0;DTB read misses 
system.cpu15.dtb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu15.dtb.read_accesses;0;221764;0;99664;541792;0;DTB read accesses 
system.cpu15.dtb.write_hits;945468;2051960;25865;113690;241987;4217;DTB write hits 
system.cpu15.dtb.write_misses;0;427;0;5;24956;0;DTB write misses 
system.cpu15.dtb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu15.dtb.write_accesses;0;58471;0;45886;158629;0;DTB write accesses 
system.cpu15.dtb.data_hits;2878287;6467371;75583;354386;915509;11898;DTB hits 
system.cpu15.dtb.data_misses;0;813;0;32;27555;0;DTB misses 
system.cpu15.dtb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu15.dtb.data_accesses;0;280235;0;145550;700421;0;DTB accesses 
system.cpu15.itb.fetch_hits;976485;2163523;28810;558607;3439958;5191;ITB hits 
system.cpu15.itb.fetch_misses;0;28;0;10;15;0;ITB misses 
system.cpu15.itb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu15.itb.fetch_accesses;976485;2163551;28810;558617;3439973;5191;ITB accesses 
system.cpu15.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu15.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu15.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu15.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu15.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu15.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu15.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu15.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu15.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu15.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu15.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu15.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu15.numCycles;498929337;222656260;12304823;21874852;23144540;2343750;number of cpu cycles simulated 
system.cpu15.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu15.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu15.committedInsts;8904517;20610495;228664;1153612;3993214;34015;Number of instructions committed 
system.cpu15.committedOps;8904517;20610495;228664;1153612;3993214;34015;Number of ops (including micro ops) committed 
system.cpu15.num_int_alu_accesses;8559767;19865441;219350;1036482;2348355;32405;Number of integer alu accesses 
system.cpu15.num_fp_alu_accesses;1746;635302;0;235799;1591942;0;Number of float alu accesses 
system.cpu15.num_func_calls;362979;737932;9324;25450;21215;1452;number of times a function call or return occured 
system.cpu15.num_conditional_control_insts;705462;2144347;17223;113627;194984;2385;number of instructions that are conditional controls 
system.cpu15.num_int_insts;8559767;19865441;219350;1036482;2348355;32405;number of integer instructions 
system.cpu15.num_fp_insts;1746;635302;0;235799;1591942;0;number of float instructions 
system.cpu15.num_int_register_reads;11713569;28459383;300117;1674745;4685081;43694;number of times the integer registers were read 
system.cpu15.num_int_register_writes;6820886;15156145;174276;707315;1861981;25583;number of times the integer registers were written 
system.cpu15.num_fp_register_reads;890;592164;0;233551;2705278;0;number of times the floating registers were read 
system.cpu15.num_fp_register_writes;896;474753;0;188536;1574450;0;number of times the floating registers were written 
system.cpu15.num_mem_refs;2883143;6504162;75728;355090;946131;11923;number of memory refs 
system.cpu15.num_load_insts;1932953;4434712;49718;240968;678815;7681;Number of load instructions 
system.cpu15.num_store_insts;950190;2069450;26010;114122;267316;4242;Number of store instructions 
system.cpu15.num_idle_cycles;474665048.425628;164375559.558959;11676990.087527;18768998.831572;12846183.045775;2250145.179745;Number of idle cycles 
system.cpu15.num_busy_cycles;24264288.574372;58280700.441041;627832.912473;3105853.168428;10298356.954225;93604.820255;Number of busy cycles 
system.cpu15.not_idle_fraction;0.048633;0.261752;0.051023;0.141983;0.444958;0.039938;Percentage of non-idle cycles 
system.cpu15.idle_fraction;0.951367;0.738248;0.948977;0.858017;0.555042;0.960062;Percentage of idle cycles 
system.cpu15.Branches;1248206;3159690;31165;150346;226295;4600;Number of branches fetched 
system.cpu15.op_class::No_OpClass;42464;82120;1099;4516;69938;204;Class of executed instruction 
system.cpu15.op_class::IntAlu;5578320;13290902;140181;674202;1146026;19814;Class of executed instruction 
system.cpu15.op_class::IntMult;33953;58816;834;2456;2091;120;Class of executed instruction 
system.cpu15.op_class::IntDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatAdd;88;158346;0;48520;803151;0;Class of executed instruction 
system.cpu15.op_class::FloatCmp;0;11363;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::FloatCvt;0;3135;0;410;5;0;Class of executed instruction 
system.cpu15.op_class::FloatMult;0;44392;0;44800;753868;0;Class of executed instruction 
system.cpu15.op_class::FloatDiv;8;8624;0;383;0;0;Class of executed instruction 
system.cpu15.op_class::FloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAddAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdShift;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdShiftAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatAdd;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatAlu;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatCmp;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatCvt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatDiv;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMisc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMult;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatMultAcc;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::SimdFloatSqrt;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::MemRead;1965896;4513136;50786;243531;681520;7864;Class of executed instruction 
system.cpu15.op_class::MemWrite;950302;2074909;26035;114216;267384;4244;Class of executed instruction 
system.cpu15.op_class::IprAccess;333486;365565;9729;20610;296786;1769;Class of executed instruction 
system.cpu15.op_class::InstPrefetch;0;0;0;0;0;0;Class of executed instruction 
system.cpu15.op_class::total;8904517;20611308;228664;1153644;4020769;34015;Class of executed instruction 
system.cpu15.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu15.kern.inst.quiesce;7396;3617;145;242;166;24;number of quiesce instructions executed 
system.cpu15.kern.inst.hwrei;81990;76620;2359;4775;32445;434;number of hwrei instructions executed 
system.cpu15.kern.ipl_count::0;18524;21268;556;1182;1216;100;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::22;4555;2285;126;224;237;24;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::30;169;1919;38;55;48;2;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::31;49589;37107;1386;2670;2809;260;number of times we switched to this ipl 
system.cpu15.kern.ipl_count::total;72837;62579;2106;4131;4310;386;number of times we switched to this ipl 
system.cpu15.kern.ipl_good::0;18524;21268;556;1182;1216;100;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::22;4555;2285;126;224;237;24;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::30;169;1919;38;55;48;2;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::31;18519;19402;556;1159;1192;100;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_good::total;41767;44874;1276;2620;2693;226;number of times we switched to this ipl from a different ipl 
system.cpu15.kern.ipl_ticks::0;4299040260000;1778353830000;118763940000;206137670000;219517620000;22659020000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::22;13848580000;7976060000;382950000;694480000;768400000;72640000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::30;1033400000;13287960000;226740000;359500000;351600000;11920000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::31;675370850000;426944750000;3674600000;11556870000;10807780000;693920000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_ticks::total;4989293090000;2226562600000;123048230000;218748520000;231445400000;23437500000;number of cycles we spent at this ipl 
system.cpu15.kern.ipl_used::0;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::31;0.373450;0.522866;0.401154;0.434082;0.424350;0.384615;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.ipl_used::total;0.573431;0.717078;0.605888;0.634229;0.624826;0.585492;fraction of swpipl calls that actually changed the ipl 
system.cpu15.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::swpctx;26;3711;;47;32;;number of callpals executed 
system.cpu15.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu15.kern.callpal::swpipl;63552;51319;1816;3530;3687;336;number of callpals executed 
system.cpu15.kern.callpal::rdps;9111;4621;253;455;474;48;number of callpals executed 
system.cpu15.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu15.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu15.kern.callpal::rti;4642;7084;145;338;349;25;number of callpals executed 
system.cpu15.kern.callpal::rdunique;1;240;;2;20;;number of callpals executed 
system.cpu15.kern.callpal::total;77346;71603;2214;4470;4601;409;number of callpals executed 
system.cpu15.kern.mode_switch::kernel;4670;10795;145;385;381;25;number of protection mode switches 
system.cpu15.kern.mode_switch::user;0;2943;0;88;168;0;number of protection mode switches 
system.cpu15.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu15.kern.mode_switch_good::kernel;0;0.272626;0;0.228571;0.440945;0;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::user;nan;1;nan;1;1;nan;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu15.kern.mode_switch_good::total;0;0.428447;0;0.372093;0.612022;0;fraction of useful protection mode switches 
system.cpu15.kern.mode_ticks::kernel;0;7113330400000;0;353981480000;137476260000;0;number of ticks spent at the given mode 
system.cpu15.kern.mode_ticks::user;0;30722570000;0;12984350000;83824540000;0;number of ticks spent at the given mode 
system.cpu15.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu15.kern.swap_context;27;3711;0;47;32;0;number of times the context was actually changed 
system.cpu15.icache.tags.replacements;21376;255447;616;4728;4941;48;number of replacements 
system.cpu15.icache.tags.tagsinuse;383.233863;501.962506;512;512;512;512;Cycle average of tags in use 
system.cpu15.icache.tags.total_refs;4886862;20778527;232796;1674935;5141954;1950167;Total number of references to valid blocks. 
system.cpu15.icache.tags.sampled_refs;21376;255447;616;4728;4941;560;Sample count of references to valid blocks. 
system.cpu15.icache.tags.avg_refs;228.614427;81.341832;377.915584;354.258672;1040.670714;3482.441071;Average number of references to valid blocks. 
system.cpu15.icache.tags.warmup_cycle;0;5584712212500;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu15.icache.tags.occ_blocks::cpu15.inst;383.233863;501.962506;512;512;512;512;Average occupied blocks per requestor 
system.cpu15.icache.tags.occ_percent::cpu15.inst;0.748504;0.980396;1;1;1;1;Average percentage of cache occupancy 
system.cpu15.icache.tags.occ_percent::total;0.748504;0.980396;1;1;1;1;Average percentage of cache occupancy 
system.cpu15.icache.tags.occ_task_id_blocks::1024;443;512;512;512;512;512;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::2;2;2;9;2;2;2;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::3;15;7;5;7;7;;Occupied blocks per task id 
system.cpu15.icache.tags.age_task_id_blocks_1024::4;426;503;498;503;503;510;Occupied blocks per task id 
system.cpu15.icache.tags.occ_task_id_percent::1024;0.865234;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu15.icache.tags.tag_accesses;17830861;41478132;457944;2312016;8046479;68078;Number of tag accesses 
system.cpu15.icache.tags.data_accesses;17830861;41478132;457944;2312016;8046479;68078;Number of data accesses 
system.cpu15.icache.ReadReq_hits::cpu15.inst;8882690;20355792;228048;1148916;4015828;33967;number of ReadReq hits 
system.cpu15.icache.ReadReq_hits::total;8882690;20355792;228048;1148916;4015828;33967;number of ReadReq hits 
system.cpu15.icache.demand_hits::cpu15.inst;8882690;20355792;228048;1148916;4015828;33967;number of demand (read+write) hits 
system.cpu15.icache.demand_hits::total;8882690;20355792;228048;1148916;4015828;33967;number of demand (read+write) hits 
system.cpu15.icache.overall_hits::cpu15.inst;8882690;20355792;228048;1148916;4015828;33967;number of overall hits 
system.cpu15.icache.overall_hits::total;8882690;20355792;228048;1148916;4015828;33967;number of overall hits 
system.cpu15.icache.ReadReq_misses::cpu15.inst;21827;255516;616;4728;4941;48;number of ReadReq misses 
system.cpu15.icache.ReadReq_misses::total;21827;255516;616;4728;4941;48;number of ReadReq misses 
system.cpu15.icache.demand_misses::cpu15.inst;21827;255516;616;4728;4941;48;number of demand (read+write) misses 
system.cpu15.icache.demand_misses::total;21827;255516;616;4728;4941;48;number of demand (read+write) misses 
system.cpu15.icache.overall_misses::cpu15.inst;21827;255516;616;4728;4941;48;number of overall misses 
system.cpu15.icache.overall_misses::total;21827;255516;616;4728;4941;48;number of overall misses 
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst;2211423000;24675180999;61715000;462770000;505248000;4888500;number of ReadReq miss cycles 
system.cpu15.icache.ReadReq_miss_latency::total;2211423000;24675180999;61715000;462770000;505248000;4888500;number of ReadReq miss cycles 
system.cpu15.icache.demand_miss_latency::cpu15.inst;2211423000;24675180999;61715000;462770000;505248000;4888500;number of demand (read+write) miss cycles 
system.cpu15.icache.demand_miss_latency::total;2211423000;24675180999;61715000;462770000;505248000;4888500;number of demand (read+write) miss cycles 
system.cpu15.icache.overall_miss_latency::cpu15.inst;2211423000;24675180999;61715000;462770000;505248000;4888500;number of overall miss cycles 
system.cpu15.icache.overall_miss_latency::total;2211423000;24675180999;61715000;462770000;505248000;4888500;number of overall miss cycles 
system.cpu15.icache.ReadReq_accesses::cpu15.inst;8904517;20611308;228664;1153644;4020769;34015;number of ReadReq accesses(hits+misses) 
system.cpu15.icache.ReadReq_accesses::total;8904517;20611308;228664;1153644;4020769;34015;number of ReadReq accesses(hits+misses) 
system.cpu15.icache.demand_accesses::cpu15.inst;8904517;20611308;228664;1153644;4020769;34015;number of demand (read+write) accesses 
system.cpu15.icache.demand_accesses::total;8904517;20611308;228664;1153644;4020769;34015;number of demand (read+write) accesses 
system.cpu15.icache.overall_accesses::cpu15.inst;8904517;20611308;228664;1153644;4020769;34015;number of overall (read+write) accesses 
system.cpu15.icache.overall_accesses::total;8904517;20611308;228664;1153644;4020769;34015;number of overall (read+write) accesses 
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;miss rate for ReadReq accesses 
system.cpu15.icache.ReadReq_miss_rate::total;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;miss rate for ReadReq accesses 
system.cpu15.icache.demand_miss_rate::cpu15.inst;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;miss rate for demand accesses 
system.cpu15.icache.demand_miss_rate::total;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;miss rate for demand accesses 
system.cpu15.icache.overall_miss_rate::cpu15.inst;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;miss rate for overall accesses 
system.cpu15.icache.overall_miss_rate::total;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;miss rate for overall accesses 
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst;101315.938975;96570.003440;100186.688312;97878.595601;102256.223437;101843.750000;average ReadReq miss latency 
system.cpu15.icache.ReadReq_avg_miss_latency::total;101315.938975;96570.003440;100186.688312;97878.595601;102256.223437;101843.750000;average ReadReq miss latency 
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst;101315.938975;96570.003440;100186.688312;97878.595601;102256.223437;101843.750000;average overall miss latency 
system.cpu15.icache.demand_avg_miss_latency::total;101315.938975;96570.003440;100186.688312;97878.595601;102256.223437;101843.750000;average overall miss latency 
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst;101315.938975;96570.003440;100186.688312;97878.595601;102256.223437;101843.750000;average overall miss latency 
system.cpu15.icache.overall_avg_miss_latency::total;101315.938975;96570.003440;100186.688312;97878.595601;102256.223437;101843.750000;average overall miss latency 
system.cpu15.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu15.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst;21827;255516;616;4728;4941;48;number of ReadReq MSHR misses 
system.cpu15.icache.ReadReq_mshr_misses::total;21827;255516;616;4728;4941;48;number of ReadReq MSHR misses 
system.cpu15.icache.demand_mshr_misses::cpu15.inst;21827;255516;616;4728;4941;48;number of demand (read+write) MSHR misses 
system.cpu15.icache.demand_mshr_misses::total;21827;255516;616;4728;4941;48;number of demand (read+write) MSHR misses 
system.cpu15.icache.overall_mshr_misses::cpu15.inst;21827;255516;616;4728;4941;48;number of overall MSHR misses 
system.cpu15.icache.overall_mshr_misses::total;21827;255516;616;4728;4941;48;number of overall MSHR misses 
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst;1619198000;18124510001;45326000;339970000;377008000;3557500;number of ReadReq MSHR miss cycles 
system.cpu15.icache.ReadReq_mshr_miss_latency::total;1619198000;18124510001;45326000;339970000;377008000;3557500;number of ReadReq MSHR miss cycles 
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst;1619198000;18124510001;45326000;339970000;377008000;3557500;number of demand (read+write) MSHR miss cycles 
system.cpu15.icache.demand_mshr_miss_latency::total;1619198000;18124510001;45326000;339970000;377008000;3557500;number of demand (read+write) MSHR miss cycles 
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst;1619198000;18124510001;45326000;339970000;377008000;3557500;number of overall MSHR miss cycles 
system.cpu15.icache.overall_mshr_miss_latency::total;1619198000;18124510001;45326000;339970000;377008000;3557500;number of overall MSHR miss cycles 
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;mshr miss rate for ReadReq accesses 
system.cpu15.icache.ReadReq_mshr_miss_rate::total;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;mshr miss rate for ReadReq accesses 
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;mshr miss rate for demand accesses 
system.cpu15.icache.demand_mshr_miss_rate::total;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;mshr miss rate for demand accesses 
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;mshr miss rate for overall accesses 
system.cpu15.icache.overall_mshr_miss_rate::total;0.002451;0.012397;0.002694;0.004098;0.001229;0.001411;mshr miss rate for overall accesses 
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst;74183.259266;70932.974847;73581.168831;71905.668359;76301.963165;74114.583333;average ReadReq mshr miss latency 
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total;74183.259266;70932.974847;73581.168831;71905.668359;76301.963165;74114.583333;average ReadReq mshr miss latency 
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst;74183.259266;70932.974847;73581.168831;71905.668359;76301.963165;74114.583333;average overall mshr miss latency 
system.cpu15.icache.demand_avg_mshr_miss_latency::total;74183.259266;70932.974847;73581.168831;71905.668359;76301.963165;74114.583333;average overall mshr miss latency 
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst;74183.259266;70932.974847;73581.168831;71905.668359;76301.963165;74114.583333;average overall mshr miss latency 
system.cpu15.icache.overall_avg_mshr_miss_latency::total;74183.259266;70932.974847;73581.168831;71905.668359;76301.963165;74114.583333;average overall mshr miss latency 
system.cpu15.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu15.dcache.tags.replacements;26435;109286;484;3146;33479;7;number of replacements 
system.cpu15.dcache.tags.tagsinuse;535.992187;867.857516;782.549191;786.144605;865.873080;882.621202;Cycle average of tags in use 
system.cpu15.dcache.tags.total_refs;734629;6216149;36718;682613;2499904;199240;Total number of references to valid blocks. 
system.cpu15.dcache.tags.sampled_refs;26435;109286;484;3146;33479;859;Sample count of references to valid blocks. 
system.cpu15.dcache.tags.avg_refs;27.790013;56.879646;75.863636;216.978067;74.670809;231.944121;Average number of references to valid blocks. 
system.cpu15.dcache.tags.warmup_cycle;0;0;0;0;7646979580000;0;Cycle when the warmup percentage was hit. 
system.cpu15.dcache.tags.occ_blocks::cpu15.data;535.992187;867.857516;782.549191;786.144605;865.873080;882.621202;Average occupied blocks per requestor 
system.cpu15.dcache.tags.occ_percent::cpu15.data;0.523430;0.847517;0.764208;0.767719;0.845579;0.861935;Average percentage of cache occupancy 
system.cpu15.dcache.tags.occ_percent::total;0.523430;0.847517;0.764208;0.767719;0.845579;0.861935;Average percentage of cache occupancy 
system.cpu15.dcache.tags.occ_task_id_blocks::1024;691;810;752;822;883;852;Occupied blocks per task id 
system.cpu15.dcache.tags.age_task_id_blocks_1024::3;10;9;6;4;9;5;Occupied blocks per task id 
system.cpu15.dcache.tags.age_task_id_blocks_1024::4;681;801;740;818;873;846;Occupied blocks per task id 
system.cpu15.dcache.tags.occ_task_id_percent::1024;0.674805;0.791016;0.734375;0.802734;0.862305;0.832031;Percentage of cache occupancy per task id 
system.cpu15.dcache.tags.tag_accesses;5802242;13222370;151961;715068;1872197;23811;Number of tag accesses 
system.cpu15.dcache.tags.data_accesses;5802242;13222370;151961;715068;1872197;23811;Number of data accesses 
system.cpu15.dcache.ReadReq_hits::cpu15.data;1859693;4178880;48203;233949;658663;7510;number of ReadReq hits 
system.cpu15.dcache.ReadReq_hits::total;1859693;4178880;48203;233949;658663;7510;number of ReadReq hits 
system.cpu15.dcache.WriteReq_hits::cpu15.data;916224;1938625;24833;110713;219057;4058;number of WriteReq hits 
system.cpu15.dcache.WriteReq_hits::total;916224;1938625;24833;110713;219057;4058;number of WriteReq hits 
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data;16167;31013;455;1057;1267;91;number of LoadLockedReq hits 
system.cpu15.dcache.LoadLockedReq_hits::total;16167;31013;455;1057;1267;91;number of LoadLockedReq hits 
system.cpu15.dcache.StoreCondReq_hits::cpu15.data;11873;21060;315;764;1021;66;number of StoreCondReq hits 
system.cpu15.dcache.StoreCondReq_hits::total;11873;21060;315;764;1021;66;number of StoreCondReq hits 
system.cpu15.dcache.demand_hits::cpu15.data;2775917;6117505;73036;344662;877720;11568;number of demand (read+write) hits 
system.cpu15.dcache.demand_hits::total;2775917;6117505;73036;344662;877720;11568;number of demand (read+write) hits 
system.cpu15.dcache.overall_hits::cpu15.data;2775917;6117505;73036;344662;877720;11568;number of overall hits 
system.cpu15.dcache.overall_hits::total;2775917;6117505;73036;344662;877720;11568;number of overall hits 
system.cpu15.dcache.ReadReq_misses::cpu15.data;54993;206186;993;5599;15848;71;number of ReadReq misses 
system.cpu15.dcache.ReadReq_misses::total;54993;206186;993;5599;15848;71;number of ReadReq misses 
system.cpu15.dcache.WriteReq_misses::cpu15.data;6906;70454;368;1420;21008;34;number of WriteReq misses 
system.cpu15.dcache.WriteReq_misses::total;6906;70454;368;1420;21008;34;number of WriteReq misses 
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data;2039;18247;67;336;438;9;number of LoadLockedReq misses 
system.cpu15.dcache.LoadLockedReq_misses::total;2039;18247;67;336;438;9;number of LoadLockedReq misses 
system.cpu15.dcache.StoreCondReq_misses::cpu15.data;3917;25672;185;556;549;22;number of StoreCondReq misses 
system.cpu15.dcache.StoreCondReq_misses::total;3917;25672;185;556;549;22;number of StoreCondReq misses 
system.cpu15.dcache.demand_misses::cpu15.data;61899;276640;1361;7019;36856;105;number of demand (read+write) misses 
system.cpu15.dcache.demand_misses::total;61899;276640;1361;7019;36856;105;number of demand (read+write) misses 
system.cpu15.dcache.overall_misses::cpu15.data;61899;276640;1361;7019;36856;105;number of overall misses 
system.cpu15.dcache.overall_misses::total;61899;276640;1361;7019;36856;105;number of overall misses 
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data;4007490067;14551357550;68805978;398415462;1700833137;5056485;number of ReadReq miss cycles 
system.cpu15.dcache.ReadReq_miss_latency::total;4007490067;14551357550;68805978;398415462;1700833137;5056485;number of ReadReq miss cycles 
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data;413082520;4425412263;22638220;87702667;2351318673;2256225;number of WriteReq miss cycles 
system.cpu15.dcache.WriteReq_miss_latency::total;413082520;4425412263;22638220;87702667;2351318673;2256225;number of WriteReq miss cycles 
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data;151093157;1144819493;4588500;22720750;31603250;649000;number of LoadLockedReq miss cycles 
system.cpu15.dcache.LoadLockedReq_miss_latency::total;151093157;1144819493;4588500;22720750;31603250;649000;number of LoadLockedReq miss cycles 
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data;205957710;1559693388;10374891;32278813;31752895;1150989;number of StoreCondReq miss cycles 
system.cpu15.dcache.StoreCondReq_miss_latency::total;205957710;1559693388;10374891;32278813;31752895;1150989;number of StoreCondReq miss cycles 
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data;19444000;2572000;144000;648000;1758000;154000;number of StoreCondFailReq miss cycles 
system.cpu15.dcache.StoreCondFailReq_miss_latency::total;19444000;2572000;144000;648000;1758000;154000;number of StoreCondFailReq miss cycles 
system.cpu15.dcache.demand_miss_latency::cpu15.data;4420572587;18976769813;91444198;486118129;4052151810;7312710;number of demand (read+write) miss cycles 
system.cpu15.dcache.demand_miss_latency::total;4420572587;18976769813;91444198;486118129;4052151810;7312710;number of demand (read+write) miss cycles 
system.cpu15.dcache.overall_miss_latency::cpu15.data;4420572587;18976769813;91444198;486118129;4052151810;7312710;number of overall miss cycles 
system.cpu15.dcache.overall_miss_latency::total;4420572587;18976769813;91444198;486118129;4052151810;7312710;number of overall miss cycles 
system.cpu15.dcache.ReadReq_accesses::cpu15.data;1914686;4385066;49196;239548;674511;7581;number of ReadReq accesses(hits+misses) 
system.cpu15.dcache.ReadReq_accesses::total;1914686;4385066;49196;239548;674511;7581;number of ReadReq accesses(hits+misses) 
system.cpu15.dcache.WriteReq_accesses::cpu15.data;923130;2009079;25201;112133;240065;4092;number of WriteReq accesses(hits+misses) 
system.cpu15.dcache.WriteReq_accesses::total;923130;2009079;25201;112133;240065;4092;number of WriteReq accesses(hits+misses) 
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data;18206;49260;522;1393;1705;100;number of LoadLockedReq accesses(hits+misses) 
system.cpu15.dcache.LoadLockedReq_accesses::total;18206;49260;522;1393;1705;100;number of LoadLockedReq accesses(hits+misses) 
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data;15790;46732;500;1320;1570;88;number of StoreCondReq accesses(hits+misses) 
system.cpu15.dcache.StoreCondReq_accesses::total;15790;46732;500;1320;1570;88;number of StoreCondReq accesses(hits+misses) 
system.cpu15.dcache.demand_accesses::cpu15.data;2837816;6394145;74397;351681;914576;11673;number of demand (read+write) accesses 
system.cpu15.dcache.demand_accesses::total;2837816;6394145;74397;351681;914576;11673;number of demand (read+write) accesses 
system.cpu15.dcache.overall_accesses::cpu15.data;2837816;6394145;74397;351681;914576;11673;number of overall (read+write) accesses 
system.cpu15.dcache.overall_accesses::total;2837816;6394145;74397;351681;914576;11673;number of overall (read+write) accesses 
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data;0.028722;0.047020;0.020185;0.023373;0.023496;0.009366;miss rate for ReadReq accesses 
system.cpu15.dcache.ReadReq_miss_rate::total;0.028722;0.047020;0.020185;0.023373;0.023496;0.009366;miss rate for ReadReq accesses 
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data;0.007481;0.035068;0.014603;0.012664;0.087510;0.008309;miss rate for WriteReq accesses 
system.cpu15.dcache.WriteReq_miss_rate::total;0.007481;0.035068;0.014603;0.012664;0.087510;0.008309;miss rate for WriteReq accesses 
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data;0.111996;0.370422;0.128352;0.241206;0.256891;0.090000;miss rate for LoadLockedReq accesses 
system.cpu15.dcache.LoadLockedReq_miss_rate::total;0.111996;0.370422;0.128352;0.241206;0.256891;0.090000;miss rate for LoadLockedReq accesses 
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data;0.248068;0.549345;0.370000;0.421212;0.349682;0.250000;miss rate for StoreCondReq accesses 
system.cpu15.dcache.StoreCondReq_miss_rate::total;0.248068;0.549345;0.370000;0.421212;0.349682;0.250000;miss rate for StoreCondReq accesses 
system.cpu15.dcache.demand_miss_rate::cpu15.data;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;miss rate for demand accesses 
system.cpu15.dcache.demand_miss_rate::total;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;miss rate for demand accesses 
system.cpu15.dcache.overall_miss_rate::cpu15.data;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;miss rate for overall accesses 
system.cpu15.dcache.overall_miss_rate::total;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;miss rate for overall accesses 
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data;72872.730475;70573.935912;69291.015106;71158.325058;107321.626514;71218.098592;average ReadReq miss latency 
system.cpu15.dcache.ReadReq_avg_miss_latency::total;72872.730475;70573.935912;69291.015106;71158.325058;107321.626514;71218.098592;average ReadReq miss latency 
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data;59815.018824;62812.789380;61516.902174;61762.441549;111924.917793;66359.558824;average WriteReq miss latency 
system.cpu15.dcache.WriteReq_avg_miss_latency::total;59815.018824;62812.789380;61516.902174;61762.441549;111924.917793;66359.558824;average WriteReq miss latency 
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data;74101.597352;62740.148682;68485.074627;67621.279762;72153.538813;72111.111111;average LoadLockedReq miss latency 
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total;74101.597352;62740.148682;68485.074627;67621.279762;72153.538813;72111.111111;average LoadLockedReq miss latency 
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data;52580.472300;60754.650514;56080.491892;58055.419065;57837.695811;52317.681818;average StoreCondReq miss latency 
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total;52580.472300;60754.650514;56080.491892;58055.419065;57837.695811;52317.681818;average StoreCondReq miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq miss latency 
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data;71415.896654;68597.346056;67188.977223;69257.462459;109945.512535;69644.857143;average overall miss latency 
system.cpu15.dcache.demand_avg_miss_latency::total;71415.896654;68597.346056;67188.977223;69257.462459;109945.512535;69644.857143;average overall miss latency 
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data;71415.896654;68597.346056;67188.977223;69257.462459;109945.512535;69644.857143;average overall miss latency 
system.cpu15.dcache.overall_avg_miss_latency::total;71415.896654;68597.346056;67188.977223;69257.462459;109945.512535;69644.857143;average overall miss latency 
system.cpu15.dcache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu15.dcache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.dcache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu15.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu15.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu15.dcache.writebacks::writebacks;3008;26288;68;736;21268;6;number of writebacks 
system.cpu15.dcache.writebacks::total;3008;26288;68;736;21268;6;number of writebacks 
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data;54993;206186;993;5599;15848;71;number of ReadReq MSHR misses 
system.cpu15.dcache.ReadReq_mshr_misses::total;54993;206186;993;5599;15848;71;number of ReadReq MSHR misses 
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data;6906;70454;368;1420;21008;34;number of WriteReq MSHR misses 
system.cpu15.dcache.WriteReq_mshr_misses::total;6906;70454;368;1420;21008;34;number of WriteReq MSHR misses 
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data;2039;18247;67;336;438;9;number of LoadLockedReq MSHR misses 
system.cpu15.dcache.LoadLockedReq_mshr_misses::total;2039;18247;67;336;438;9;number of LoadLockedReq MSHR misses 
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data;3917;25656;185;555;548;22;number of StoreCondReq MSHR misses 
system.cpu15.dcache.StoreCondReq_mshr_misses::total;3917;25656;185;555;548;22;number of StoreCondReq MSHR misses 
system.cpu15.dcache.demand_mshr_misses::cpu15.data;61899;276640;1361;7019;36856;105;number of demand (read+write) MSHR misses 
system.cpu15.dcache.demand_mshr_misses::total;61899;276640;1361;7019;36856;105;number of demand (read+write) MSHR misses 
system.cpu15.dcache.overall_mshr_misses::cpu15.data;61899;276640;1361;7019;36856;105;number of overall MSHR misses 
system.cpu15.dcache.overall_mshr_misses::total;61899;276640;1361;7019;36856;105;number of overall MSHR misses 
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data;2710849933;9776540450;46001022;268252538;1282760863;3322515;number of ReadReq MSHR miss cycles 
system.cpu15.dcache.ReadReq_mshr_miss_latency::total;2710849933;9776540450;46001022;268252538;1282760863;3322515;number of ReadReq MSHR miss cycles 
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data;199714480;2599261737;11229780;49444333;1787638327;1194775;number of WriteReq MSHR miss cycles 
system.cpu15.dcache.WriteReq_mshr_miss_latency::total;199714480;2599261737;11229780;49444333;1787638327;1194775;number of WriteReq MSHR miss cycles 
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data;101981843;741591507;3054500;15118250;21616750;435000;number of LoadLockedReq MSHR miss cycles 
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total;101981843;741591507;3054500;15118250;21616750;435000;number of LoadLockedReq MSHR miss cycles 
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data;100933290;956658612;5175109;18236187;19080105;594011;number of StoreCondReq MSHR miss cycles 
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total;100933290;956658612;5175109;18236187;19080105;594011;number of StoreCondReq MSHR miss cycles 
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data;13570000;1780000;100000;450000;1230000;110000;number of StoreCondFailReq MSHR miss cycles 
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total;13570000;1780000;100000;450000;1230000;110000;number of StoreCondFailReq MSHR miss cycles 
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data;2910564413;12375802187;57230802;317696871;3070399190;4517290;number of demand (read+write) MSHR miss cycles 
system.cpu15.dcache.demand_mshr_miss_latency::total;2910564413;12375802187;57230802;317696871;3070399190;4517290;number of demand (read+write) MSHR miss cycles 
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data;2910564413;12375802187;57230802;317696871;3070399190;4517290;number of overall MSHR miss cycles 
system.cpu15.dcache.overall_mshr_miss_latency::total;2910564413;12375802187;57230802;317696871;3070399190;4517290;number of overall MSHR miss cycles 
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency::cpu15.data;13420000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency::total;13420000;;;;;;number of ReadReq MSHR uncacheable cycles 
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency::cpu15.data;1067006000;1304788000;31900000;62926000;61014000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency::total;1067006000;1304788000;31900000;62926000;61014000;5500000;number of WriteReq MSHR uncacheable cycles 
system.cpu15.dcache.overall_mshr_uncacheable_latency::cpu15.data;1080426000;1304788000;31900000;62926000;61014000;5500000;number of overall MSHR uncacheable cycles 
system.cpu15.dcache.overall_mshr_uncacheable_latency::total;1080426000;1304788000;31900000;62926000;61014000;5500000;number of overall MSHR uncacheable cycles 
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data;0.028722;0.047020;0.020185;0.023373;0.023496;0.009366;mshr miss rate for ReadReq accesses 
system.cpu15.dcache.ReadReq_mshr_miss_rate::total;0.028722;0.047020;0.020185;0.023373;0.023496;0.009366;mshr miss rate for ReadReq accesses 
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data;0.007481;0.035068;0.014603;0.012664;0.087510;0.008309;mshr miss rate for WriteReq accesses 
system.cpu15.dcache.WriteReq_mshr_miss_rate::total;0.007481;0.035068;0.014603;0.012664;0.087510;0.008309;mshr miss rate for WriteReq accesses 
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data;0.111996;0.370422;0.128352;0.241206;0.256891;0.090000;mshr miss rate for LoadLockedReq accesses 
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total;0.111996;0.370422;0.128352;0.241206;0.256891;0.090000;mshr miss rate for LoadLockedReq accesses 
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data;0.248068;0.549003;0.370000;0.420455;0.349045;0.250000;mshr miss rate for StoreCondReq accesses 
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total;0.248068;0.549003;0.370000;0.420455;0.349045;0.250000;mshr miss rate for StoreCondReq accesses 
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;mshr miss rate for demand accesses 
system.cpu15.dcache.demand_mshr_miss_rate::total;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;mshr miss rate for demand accesses 
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;mshr miss rate for overall accesses 
system.cpu15.dcache.overall_mshr_miss_rate::total;0.021812;0.043265;0.018294;0.019958;0.040298;0.008995;mshr miss rate for overall accesses 
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data;49294.454440;47416.121609;46325.299094;47910.794428;80941.498170;46795.985915;average ReadReq mshr miss latency 
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total;49294.454440;47416.121609;46325.299094;47910.794428;80941.498170;46795.985915;average ReadReq mshr miss latency 
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data;28918.980597;36893.032858;30515.706522;34819.952817;85093.218155;35140.441176;average WriteReq mshr miss latency 
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total;28918.980597;36893.032858;30515.706522;34819.952817;85093.218155;35140.441176;average WriteReq mshr miss latency 
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data;50015.616969;40641.831918;45589.552239;44994.791667;49353.310502;48333.333333;average LoadLockedReq mshr miss latency 
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total;50015.616969;40641.831918;45589.552239;44994.791667;49353.310502;48333.333333;average LoadLockedReq mshr miss latency 
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data;25768.008680;37287.909729;27973.562162;32857.994595;34817.709854;27000.500000;average StoreCondReq mshr miss latency 
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total;25768.008680;37287.909729;27973.562162;32857.994595;34817.709854;27000.500000;average StoreCondReq mshr miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;inf;inf;inf;inf;average StoreCondFailReq mshr miss latency 
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data;47021.186336;44736.127050;42050.552535;45262.412167;83307.987573;43021.809524;average overall mshr miss latency 
system.cpu15.dcache.demand_avg_mshr_miss_latency::total;47021.186336;44736.127050;42050.552535;45262.412167;83307.987573;43021.809524;average overall mshr miss latency 
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data;47021.186336;44736.127050;42050.552535;45262.412167;83307.987573;43021.809524;average overall mshr miss latency 
system.cpu15.dcache.overall_avg_mshr_miss_latency::total;47021.186336;44736.127050;42050.552535;45262.412167;83307.987573;43021.809524;average overall mshr miss latency 
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu15.data;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;;;;;;average ReadReq mshr uncacheable latency 
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency::cpu15.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu15.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
