<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUAsmUtils.cpp source code [llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUAsmUtils.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUAsmUtils.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Utils</a>/<a href='AMDGPUAsmUtils.cpp.html'>AMDGPUAsmUtils.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUAsmUtils.cpp - AsmParser/InstPrinter common -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="AMDGPUAsmUtils.h.html">"AMDGPUAsmUtils.h"</a></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="11">11</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="12">12</th><td><b>namespace</b> <span class="namespace">SendMsg</span> {</td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i>// This must be in sync with llvm::AMDGPU::SendMsg::Id enum members, see SIDefines.h.</i></td></tr>
<tr><th id="15">15</th><td><em>const</em> <em>char</em>* <em>const</em> <dfn class="decl def" id="llvm::AMDGPU::SendMsg::IdSymbolic" title='llvm::AMDGPU::SendMsg::IdSymbolic' data-ref="llvm::AMDGPU::SendMsg::IdSymbolic">IdSymbolic</dfn>[] = {</td></tr>
<tr><th id="16">16</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="17">17</th><td>  <q>"MSG_INTERRUPT"</q>,</td></tr>
<tr><th id="18">18</th><td>  <q>"MSG_GS"</q>,</td></tr>
<tr><th id="19">19</th><td>  <q>"MSG_GS_DONE"</q>,</td></tr>
<tr><th id="20">20</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="21">21</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="22">22</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="23">23</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="24">24</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="25">25</th><td>  <q>"MSG_GS_ALLOC_REQ"</q>,</td></tr>
<tr><th id="26">26</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="27">27</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="28">28</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="29">29</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="30">30</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="31">31</th><td>  <q>"MSG_SYSMSG"</q></td></tr>
<tr><th id="32">32</th><td>};</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>// These two must be in sync with llvm::AMDGPU::SendMsg::Op enum members, see SIDefines.h.</i></td></tr>
<tr><th id="35">35</th><td><em>const</em> <em>char</em>* <em>const</em> <dfn class="decl def" id="llvm::AMDGPU::SendMsg::OpSysSymbolic" title='llvm::AMDGPU::SendMsg::OpSysSymbolic' data-ref="llvm::AMDGPU::SendMsg::OpSysSymbolic">OpSysSymbolic</dfn>[] = {</td></tr>
<tr><th id="36">36</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="37">37</th><td>  <q>"SYSMSG_OP_ECC_ERR_INTERRUPT"</q>,</td></tr>
<tr><th id="38">38</th><td>  <q>"SYSMSG_OP_REG_RD"</q>,</td></tr>
<tr><th id="39">39</th><td>  <q>"SYSMSG_OP_HOST_TRAP_ACK"</q>,</td></tr>
<tr><th id="40">40</th><td>  <q>"SYSMSG_OP_TTRACE_PC"</q></td></tr>
<tr><th id="41">41</th><td>};</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>const</em> <em>char</em>* <em>const</em> <dfn class="decl def" id="llvm::AMDGPU::SendMsg::OpGsSymbolic" title='llvm::AMDGPU::SendMsg::OpGsSymbolic' data-ref="llvm::AMDGPU::SendMsg::OpGsSymbolic">OpGsSymbolic</dfn>[] = {</td></tr>
<tr><th id="44">44</th><td>  <q>"GS_OP_NOP"</q>,</td></tr>
<tr><th id="45">45</th><td>  <q>"GS_OP_CUT"</q>,</td></tr>
<tr><th id="46">46</th><td>  <q>"GS_OP_EMIT"</q>,</td></tr>
<tr><th id="47">47</th><td>  <q>"GS_OP_EMIT_CUT"</q></td></tr>
<tr><th id="48">48</th><td>};</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>} <i>// namespace SendMsg</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>namespace</b> <span class="namespace">Hwreg</span> {</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>// This must be in sync with llvm::AMDGPU::Hwreg::ID_SYMBOLIC_FIRST_/LAST_, see SIDefines.h.</i></td></tr>
<tr><th id="55">55</th><td><em>const</em> <em>char</em>* <em>const</em> <dfn class="decl def" id="llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic">IdSymbolic</dfn>[] = {</td></tr>
<tr><th id="56">56</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="57">57</th><td>  <q>"HW_REG_MODE"</q>,</td></tr>
<tr><th id="58">58</th><td>  <q>"HW_REG_STATUS"</q>,</td></tr>
<tr><th id="59">59</th><td>  <q>"HW_REG_TRAPSTS"</q>,</td></tr>
<tr><th id="60">60</th><td>  <q>"HW_REG_HW_ID"</q>,</td></tr>
<tr><th id="61">61</th><td>  <q>"HW_REG_GPR_ALLOC"</q>,</td></tr>
<tr><th id="62">62</th><td>  <q>"HW_REG_LDS_ALLOC"</q>,</td></tr>
<tr><th id="63">63</th><td>  <q>"HW_REG_IB_STS"</q>,</td></tr>
<tr><th id="64">64</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="65">65</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="66">66</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="67">67</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="68">68</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="69">69</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="70">70</th><td>  <b>nullptr</b>,</td></tr>
<tr><th id="71">71</th><td>  <q>"HW_REG_SH_MEM_BASES"</q>,</td></tr>
<tr><th id="72">72</th><td>  <q>"HW_REG_TBA_LO"</q>,</td></tr>
<tr><th id="73">73</th><td>  <q>"HW_REG_TBA_HI"</q>,</td></tr>
<tr><th id="74">74</th><td>  <q>"HW_REG_TMA_LO"</q>,</td></tr>
<tr><th id="75">75</th><td>  <q>"HW_REG_TMA_HI"</q>,</td></tr>
<tr><th id="76">76</th><td>  <q>"HW_REG_FLAT_SCR_LO"</q>,</td></tr>
<tr><th id="77">77</th><td>  <q>"HW_REG_FLAT_SCR_HI"</q>,</td></tr>
<tr><th id="78">78</th><td>  <q>"HW_REG_XNACK_MASK"</q>,</td></tr>
<tr><th id="79">79</th><td>  <b>nullptr</b>, <i>// HW_ID1, no predictable values</i></td></tr>
<tr><th id="80">80</th><td>  <b>nullptr</b>, <i>// HW_ID2, no predictable values</i></td></tr>
<tr><th id="81">81</th><td>  <q>"HW_REG_POPS_PACKER"</q></td></tr>
<tr><th id="82">82</th><td>};</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>} <i>// namespace Hwreg</i></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><b>namespace</b> <span class="namespace">Swizzle</span> {</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>// This must be in sync with llvm::AMDGPU::Swizzle::Id enum members, see SIDefines.h.</i></td></tr>
<tr><th id="89">89</th><td><em>const</em> <em>char</em>* <em>const</em> <dfn class="decl def" id="llvm::AMDGPU::Swizzle::IdSymbolic" title='llvm::AMDGPU::Swizzle::IdSymbolic' data-ref="llvm::AMDGPU::Swizzle::IdSymbolic">IdSymbolic</dfn>[] = {</td></tr>
<tr><th id="90">90</th><td>  <q>"QUAD_PERM"</q>,</td></tr>
<tr><th id="91">91</th><td>  <q>"BITMASK_PERM"</q>,</td></tr>
<tr><th id="92">92</th><td>  <q>"SWAP"</q>,</td></tr>
<tr><th id="93">93</th><td>  <q>"REVERSE"</q>,</td></tr>
<tr><th id="94">94</th><td>  <q>"BROADCAST"</q>,</td></tr>
<tr><th id="95">95</th><td>};</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>} <i>// namespace Swizzle</i></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>namespace</b> <span class="namespace">VGPRIndexMode</span> {</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>// This must be in sync with llvm::AMDGPU::VGPRIndexMode::Id enum members, see SIDefines.h.</i></td></tr>
<tr><th id="102">102</th><td><em>const</em> <em>char</em>* <em>const</em> <dfn class="decl def" id="llvm::AMDGPU::VGPRIndexMode::IdSymbolic" title='llvm::AMDGPU::VGPRIndexMode::IdSymbolic' data-ref="llvm::AMDGPU::VGPRIndexMode::IdSymbolic">IdSymbolic</dfn>[] = {</td></tr>
<tr><th id="103">103</th><td>  <q>"SRC0"</q>,</td></tr>
<tr><th id="104">104</th><td>  <q>"SRC1"</q>,</td></tr>
<tr><th id="105">105</th><td>  <q>"SRC2"</q>,</td></tr>
<tr><th id="106">106</th><td>  <q>"DST"</q>,</td></tr>
<tr><th id="107">107</th><td>};</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>} <i>// namespace VGPRIndexMode</i></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>} <i>// namespace AMDGPU</i></td></tr>
<tr><th id="112">112</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="113">113</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
