Protel Design System Design Rule Check
PCB File : D:\PROJECT\Self_Driving_Car\Support_Hardware\Library\MotherBoard_PCB.PcbDoc
Date     : 7/15/2024
Time     : 3:34:17 PM

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=15mil) (Max=95mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H1-1(3773.189mil,4407.89mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H2-1(5215.984mil,972.252mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H3-1(1450mil,972.252mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H4-1(1450mil,4527.795mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H5-1(5215.984mil,4527.795mil) on Multi-Layer Actual Hole Size = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad H7-1(3773.189mil,972.252mil) on Multi-Layer Actual Hole Size = 125.984mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (4653mil,1261mil) from Top Layer to Bottom Layer And Via (4653mil,1261mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :1

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.756mil < 10mil) Between Pad C20-1(2443mil,4206.134mil) on Top Layer And Via (2500mil,4200mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.756mil < 10mil) Between Pad C20-1(2443mil,4206.134mil) on Top Layer And Via (2500mil,4250mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.756mil < 10mil) Between Pad C21-1(4848.764mil,4214mil) on Top Layer And Via (4800mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad C7-1(3208mil,4171.386mil) on Top Layer And Via (3150mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.992mil < 10mil) Between Pad D8-2(4677mil,4225mil) on Top Layer And Via (4700mil,4150mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.992mil]
Rule Violations :5

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (1548mil,4289mil) on Top Overlay And Pad TP1-1(1548mil,4289mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.075mil < 10mil) Between Arc (1726.016mil,1289.811mil) on Bottom Overlay And Pad D6-2(1695.504mil,1281.543mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1879.441mil,3513.732mil) on Bottom Overlay And Pad Q2-1(1907mil,3547.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1893.827mil,2116.134mil) on Bottom Overlay And Pad Q1-1(1921.386mil,2149.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1894.827mil,2757.134mil) on Bottom Overlay And Pad Q3-1(1922.386mil,2790.598mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (2518mil,4632mil) on Top Overlay And Pad TP3-1(2518mil,4632mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (2520mil,4519mil) on Top Overlay And Pad TP4-1(2520mil,4519mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (4005.134mil,2950.173mil) on Bottom Overlay And Pad Q4-1(4038.598mil,2922.614mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.033mil < 10mil) Between Arc (4114.001mil,4274mil) on Top Overlay And Pad C19-1(4115.001mil,4274mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.033mil < 10mil) Between Arc (4114.001mil,4362mil) on Top Overlay And Pad C18-1(4115.001mil,4362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.046mil < 10mil) Between Arc (4215.001mil,4274mil) on Top Overlay And Pad C19-2(4215.001mil,4274mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.046mil < 10mil) Between Arc (4215.001mil,4362mil) on Top Overlay And Pad C18-2(4215.001mil,4362mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.046mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.861mil < 10mil) Between Arc (4700mil,3928mil) on Top Overlay And Pad TP2-1(4700mil,3928mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.861mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-1(5055mil,3309.528mil) on Bottom Layer And Track (5032mil,3227mil)(5032mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C10-1(5055mil,3309.528mil) on Bottom Layer And Track (5032mil,3326mil)(5032mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C10-1(5055mil,3309.528mil) on Bottom Layer And Track (5032mil,3332.925mil)(5078mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-1(5055mil,3309.528mil) on Bottom Layer And Track (5078mil,3227mil)(5078mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-2(5055mil,3250.472mil) on Bottom Layer And Track (5032mil,3227mil)(5032mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C10-2(5055mil,3250.472mil) on Bottom Layer And Track (5032mil,3227mil)(5078mil,3227mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C10-2(5055mil,3250.472mil) on Bottom Layer And Track (5078mil,3227mil)(5078mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (2987.925mil,3697mil)(3093.85mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (2987.925mil,3743mil)(3086.925mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (3086.925mil,3743mil)(3093.85mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C1-1(3070.452mil,3720mil) on Bottom Layer And Track (3093.85mil,3697mil)(3093.85mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C11-1(5045mil,1747.472mil) on Top Layer And Track (5022mil,1724.075mil)(5022mil,1731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C11-1(5045mil,1747.472mil) on Top Layer And Track (5022mil,1724.075mil)(5068mil,1724.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C11-1(5045mil,1747.472mil) on Top Layer And Track (5022mil,1731mil)(5022mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C11-1(5045mil,1747.472mil) on Top Layer And Track (5068mil,1724.075mil)(5068mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C11-2(5045mil,1806.527mil) on Top Layer And Track (5022mil,1731mil)(5022mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C11-2(5045mil,1806.527mil) on Top Layer And Track (5022mil,1830mil)(5068mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C11-2(5045mil,1806.527mil) on Top Layer And Track (5068mil,1724.075mil)(5068mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C1-2(3011.397mil,3720mil) on Bottom Layer And Track (2987.925mil,3697mil)(2987.925mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-2(3011.397mil,3720mil) on Bottom Layer And Track (2987.925mil,3697mil)(3093.85mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-2(3011.397mil,3720mil) on Bottom Layer And Track (2987.925mil,3743mil)(3086.925mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C12-1(5123mil,3309.528mil) on Bottom Layer And Track (5100mil,3227mil)(5100mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C12-1(5123mil,3309.528mil) on Bottom Layer And Track (5100mil,3326mil)(5100mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C12-1(5123mil,3309.528mil) on Bottom Layer And Track (5100mil,3332.925mil)(5146mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C12-1(5123mil,3309.528mil) on Bottom Layer And Track (5146mil,3227mil)(5146mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C12-2(5123mil,3250.472mil) on Bottom Layer And Track (5100mil,3227mil)(5100mil,3326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C12-2(5123mil,3250.472mil) on Bottom Layer And Track (5100mil,3227mil)(5146mil,3227mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C12-2(5123mil,3250.472mil) on Bottom Layer And Track (5146mil,3227mil)(5146mil,3332.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-1(1605mil,1221.472mil) on Bottom Layer And Track (1582mil,1198.075mil)(1582mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C13-1(1605mil,1221.472mil) on Bottom Layer And Track (1582mil,1198.075mil)(1628mil,1198.075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C13-1(1605mil,1221.472mil) on Bottom Layer And Track (1628mil,1198.075mil)(1628mil,1205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-1(1605mil,1221.472mil) on Bottom Layer And Track (1628mil,1205mil)(1628mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-2(1605mil,1280.527mil) on Bottom Layer And Track (1582mil,1198.075mil)(1582mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C13-2(1605mil,1280.527mil) on Bottom Layer And Track (1582mil,1304mil)(1628mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C13-2(1605mil,1280.527mil) on Bottom Layer And Track (1628mil,1205mil)(1628mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C14-1(5105mil,1747.472mil) on Top Layer And Track (5082mil,1724.075mil)(5082mil,1731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C14-1(5105mil,1747.472mil) on Top Layer And Track (5082mil,1724.075mil)(5128mil,1724.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-1(5105mil,1747.472mil) on Top Layer And Track (5082mil,1731mil)(5082mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-1(5105mil,1747.472mil) on Top Layer And Track (5128mil,1724.075mil)(5128mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-2(5105mil,1806.527mil) on Top Layer And Track (5082mil,1731mil)(5082mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C14-2(5105mil,1806.527mil) on Top Layer And Track (5082mil,1830mil)(5128mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C14-2(5105mil,1806.527mil) on Top Layer And Track (5128mil,1724.075mil)(5128mil,1830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C15-1(4735.472mil,1320mil) on Bottom Layer And Track (4712.075mil,1297mil)(4712.075mil,1343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C15-1(4735.472mil,1320mil) on Bottom Layer And Track (4712.075mil,1297mil)(4719mil,1297mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C15-1(4735.472mil,1320mil) on Bottom Layer And Track (4712.075mil,1343mil)(4818mil,1343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C15-1(4735.472mil,1320mil) on Bottom Layer And Track (4719mil,1297mil)(4818mil,1297mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C15-2(4794.528mil,1320mil) on Bottom Layer And Track (4712.075mil,1343mil)(4818mil,1343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C15-2(4794.528mil,1320mil) on Bottom Layer And Track (4719mil,1297mil)(4818mil,1297mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C15-2(4794.528mil,1320mil) on Bottom Layer And Track (4818mil,1297mil)(4818mil,1343mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(3453mil,4170.772mil) on Top Layer And Track (3384.102mil,4149.118mil)(3409.693mil,4149.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(3453mil,4170.772mil) on Top Layer And Track (3496.307mil,4149.118mil)(3521.898mil,4149.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(3453mil,4344mil) on Top Layer And Track (3344.732mil,4365.654mil)(3409.693mil,4365.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(3453mil,4344mil) on Top Layer And Track (3496.307mil,4365.654mil)(3561.268mil,4365.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C17-1(4735.472mil,1259mil) on Bottom Layer And Track (4712.075mil,1236mil)(4712.075mil,1282mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C17-1(4735.472mil,1259mil) on Bottom Layer And Track (4712.075mil,1236mil)(4719mil,1236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-1(4735.472mil,1259mil) on Bottom Layer And Track (4712.075mil,1282mil)(4818mil,1282mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-1(4735.472mil,1259mil) on Bottom Layer And Track (4719mil,1236mil)(4818mil,1236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-2(4794.528mil,1259mil) on Bottom Layer And Track (4712.075mil,1282mil)(4818mil,1282mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C17-2(4794.528mil,1259mil) on Bottom Layer And Track (4719mil,1236mil)(4818mil,1236mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C17-2(4794.528mil,1259mil) on Bottom Layer And Track (4818mil,1236mil)(4818mil,1282mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C18-1(4115.001mil,4362mil) on Multi-Layer And Track (4115.001mil,4400mil)(4215.001mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.485mil < 10mil) Between Pad C18-1(4115.001mil,4362mil) on Multi-Layer And Track (4116.001mil,4324mil)(4212.001mil,4324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-2(4215.001mil,4362mil) on Multi-Layer And Text "C18" (4274.287mil,4385.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C18-2(4215.001mil,4362mil) on Multi-Layer And Track (4115.001mil,4400mil)(4215.001mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.588mil < 10mil) Between Pad C18-2(4215.001mil,4362mil) on Multi-Layer And Track (4116.001mil,4324mil)(4212.001mil,4324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C19-1(4115.001mil,4274mil) on Multi-Layer And Track (4115.001mil,4312mil)(4215.001mil,4312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.485mil < 10mil) Between Pad C19-1(4115.001mil,4274mil) on Multi-Layer And Track (4116.001mil,4236mil)(4212.001mil,4236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.459mil < 10mil) Between Pad C19-2(4215.001mil,4274mil) on Multi-Layer And Track (4115.001mil,4312mil)(4215.001mil,4312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.588mil < 10mil) Between Pad C19-2(4215.001mil,4274mil) on Multi-Layer And Track (4116.001mil,4236mil)(4212.001mil,4236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(2443mil,4206.134mil) on Top Layer And Track (2385.913mil,4188.417mil)(2399.693mil,4188.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(2443mil,4206.134mil) on Top Layer And Track (2486.307mil,4188.417mil)(2500.087mil,4188.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(2443mil,4347.866mil) on Top Layer And Track (2354.417mil,4365.583mil)(2399.693mil,4365.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(2443mil,4347.866mil) on Top Layer And Track (2486.307mil,4365.583mil)(2531.583mil,4365.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (2987.925mil,3629mil)(3093.85mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (2987.925mil,3675mil)(3086.925mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (3086.925mil,3675mil)(3093.85mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C2-1(3070.452mil,3652mil) on Bottom Layer And Track (3093.85mil,3629mil)(3093.85mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C21-1(4848.764mil,4214mil) on Top Layer And Text "+" (4768.055mil,4233.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(4848.764mil,4214mil) on Top Layer And Track (4825.142mil,4141.165mil)(4825.142mil,4170.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(4848.764mil,4214mil) on Top Layer And Track (4825.142mil,4257.307mil)(4825.142mil,4286.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(5069.236mil,4214mil) on Top Layer And Track (5092.858mil,4080.142mil)(5092.858mil,4170.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(5069.236mil,4214mil) on Top Layer And Track (5092.858mil,4257.307mil)(5092.858mil,4347.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C2-2(3011.397mil,3652mil) on Bottom Layer And Track (2987.925mil,3629mil)(2987.925mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-2(3011.397mil,3652mil) on Bottom Layer And Track (2987.925mil,3629mil)(3093.85mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C2-2(3011.397mil,3652mil) on Bottom Layer And Track (2987.925mil,3675mil)(3086.925mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C22-1(5264mil,4072.047mil) on Top Layer And Text "+" (5244.315mil,4009.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(5264mil,4072.047mil) on Top Layer And Track (5206.913mil,4054.331mil)(5220.693mil,4054.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(5264mil,4072.047mil) on Top Layer And Track (5307.307mil,4054.331mil)(5321.087mil,4054.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(5264mil,4213.779mil) on Top Layer And Track (5175.417mil,4231.496mil)(5220.693mil,4231.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(5264mil,4213.779mil) on Top Layer And Track (5307.307mil,4231.496mil)(5352.583mil,4231.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2808.623mil,3629mil)(2808.623mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2808.623mil,3629mil)(2815.548mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2808.623mil,3675mil)(2914.548mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-1(2832.02mil,3652mil) on Bottom Layer And Track (2815.548mil,3629mil)(2914.548mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-2(2891.075mil,3652mil) on Bottom Layer And Track (2808.623mil,3675mil)(2914.548mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C3-2(2891.075mil,3652mil) on Bottom Layer And Track (2815.548mil,3629mil)(2914.548mil,3629mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C3-2(2891.075mil,3652mil) on Bottom Layer And Track (2914.548mil,3629mil)(2914.548mil,3675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C4-1(2832.02mil,3720mil) on Bottom Layer And Track (2808.623mil,3697mil)(2808.623mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C4-1(2832.02mil,3720mil) on Bottom Layer And Track (2808.623mil,3697mil)(2815.548mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-1(2832.02mil,3720mil) on Bottom Layer And Track (2808.623mil,3743mil)(2914.548mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-1(2832.02mil,3720mil) on Bottom Layer And Track (2815.548mil,3697mil)(2914.548mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-2(2891.075mil,3720mil) on Bottom Layer And Track (2808.623mil,3743mil)(2914.548mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C4-2(2891.075mil,3720mil) on Bottom Layer And Track (2815.548mil,3697mil)(2914.548mil,3697mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C4-2(2891.075mil,3720mil) on Bottom Layer And Track (2914.548mil,3697mil)(2914.548mil,3743mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-1(5127mil,3758.528mil) on Bottom Layer And Track (5104mil,3676mil)(5104mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C5-1(5127mil,3758.528mil) on Bottom Layer And Track (5104mil,3775mil)(5104mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C5-1(5127mil,3758.528mil) on Bottom Layer And Track (5104mil,3781.925mil)(5150mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-1(5127mil,3758.528mil) on Bottom Layer And Track (5150mil,3676mil)(5150mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-2(5127mil,3699.472mil) on Bottom Layer And Track (5104mil,3676mil)(5104mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C5-2(5127mil,3699.472mil) on Bottom Layer And Track (5104mil,3676mil)(5150mil,3676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C5-2(5127mil,3699.472mil) on Bottom Layer And Track (5150mil,3676mil)(5150mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C6-1(5058mil,3758.528mil) on Bottom Layer And Track (5035mil,3676mil)(5035mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C6-1(5058mil,3758.528mil) on Bottom Layer And Track (5035mil,3775mil)(5035mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C6-1(5058mil,3758.528mil) on Bottom Layer And Track (5035mil,3781.925mil)(5081mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C6-1(5058mil,3758.528mil) on Bottom Layer And Track (5081mil,3676mil)(5081mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C6-2(5058mil,3699.472mil) on Bottom Layer And Track (5035mil,3676mil)(5035mil,3775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C6-2(5058mil,3699.472mil) on Bottom Layer And Track (5035mil,3676mil)(5081mil,3676mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C6-2(5058mil,3699.472mil) on Bottom Layer And Track (5081mil,3676mil)(5081mil,3781.925mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C7-1(3208mil,4171.386mil) on Top Layer And Text "+" (3188.315mil,4100.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3208mil,4171.386mil) on Top Layer And Track (3139.102mil,4149.732mil)(3164.693mil,4149.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(3208mil,4171.386mil) on Top Layer And Track (3251.307mil,4149.732mil)(3276.898mil,4149.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(3208mil,4344.614mil) on Top Layer And Text "C7" (3184.171mil,4333.754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3208mil,4344.614mil) on Top Layer And Track (3099.732mil,4366.268mil)(3164.693mil,4366.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(3208mil,4344.614mil) on Top Layer And Track (3251.307mil,4366.268mil)(3316.268mil,4366.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C8-1(1543mil,1221.472mil) on Bottom Layer And Track (1520mil,1198.075mil)(1520mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C8-1(1543mil,1221.472mil) on Bottom Layer And Track (1520mil,1198.075mil)(1566mil,1198.075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C8-1(1543mil,1221.472mil) on Bottom Layer And Track (1566mil,1198.075mil)(1566mil,1205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C8-1(1543mil,1221.472mil) on Bottom Layer And Track (1566mil,1205mil)(1566mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C8-2(1543mil,1280.527mil) on Bottom Layer And Track (1520mil,1198.075mil)(1520mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C8-2(1543mil,1280.527mil) on Bottom Layer And Track (1520mil,1304mil)(1566mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C8-2(1543mil,1280.527mil) on Bottom Layer And Track (1566mil,1205mil)(1566mil,1304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad C9-1(2219mil,4212.772mil) on Top Layer And Text "+" (2199.315mil,4141.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.802mil < 10mil) Between Pad C9-1(2219mil,4212.772mil) on Top Layer And Text "C9" (2188.203mil,4272.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.802mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(2219mil,4212.772mil) on Top Layer And Track (2150.102mil,4191.118mil)(2175.693mil,4191.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(2219mil,4212.772mil) on Top Layer And Track (2262.307mil,4191.118mil)(2287.898mil,4191.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-2(2219mil,4386mil) on Top Layer And Text "C9" (2188.203mil,4272.612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(2219mil,4386mil) on Top Layer And Track (2110.732mil,4407.654mil)(2175.693mil,4407.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(2219mil,4386mil) on Top Layer And Track (2262.307mil,4407.654mil)(2327.268mil,4407.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3905.181mil)(3987.378mil,3916.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3905.181mil)(4097.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3916.181mil)(3987.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3987.378mil,3951.181mil)(3992.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-1(4010.881mil,3928.181mil) on Top Layer And Track (3992.378mil,3951.181mil)(4097.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(4073.874mil,3928.181mil) on Top Layer And Text "D9" (4057.75mil,3910.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-2(4073.874mil,3928.181mil) on Top Layer And Track (3987.378mil,3905.181mil)(4097.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-2(4073.874mil,3928.181mil) on Top Layer And Track (3992.378mil,3951.181mil)(4097.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-2(4073.874mil,3928.181mil) on Top Layer And Track (4097.378mil,3905.181mil)(4097.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3905.181mil)(4304.378mil,3916.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3905.181mil)(4414.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3916.181mil)(4304.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4304.378mil,3951.181mil)(4309.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-1(4327.882mil,3928.181mil) on Top Layer And Track (4309.378mil,3951.181mil)(4414.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-2(4390.874mil,3928.181mil) on Top Layer And Track (4304.378mil,3905.181mil)(4414.378mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D2-2(4390.874mil,3928.181mil) on Top Layer And Track (4309.378mil,3951.181mil)(4414.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D2-2(4390.874mil,3928.181mil) on Top Layer And Track (4414.378mil,3905.181mil)(4414.378mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(1737.079mil,4354.236mil) on Top Layer And Text "D4" (1730.113mil,4295.282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.996mil < 10mil) Between Pad D6-1(1695.504mil,1152.409mil) on Bottom Layer And Track (1660.071mil,1159.89mil)(1660.071mil,1274.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.075mil < 10mil) Between Pad D6-1(1695.504mil,1152.409mil) on Bottom Layer And Track (1660.071mil,1159.89mil)(1664.992mil,1159.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.075mil < 10mil) Between Pad D6-1(1695.504mil,1152.409mil) on Bottom Layer And Track (1726.016mil,1159.89mil)(1730.937mil,1159.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.996mil < 10mil) Between Pad D6-1(1695.504mil,1152.409mil) on Bottom Layer And Track (1730.937mil,1159.89mil)(1730.937mil,1274.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.996mil < 10mil) Between Pad D6-2(1695.504mil,1281.543mil) on Bottom Layer And Track (1660.071mil,1159.89mil)(1660.071mil,1274.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.075mil < 10mil) Between Pad D6-2(1695.504mil,1281.543mil) on Bottom Layer And Track (1660.071mil,1274.063mil)(1664.992mil,1274.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.075mil < 10mil) Between Pad D6-2(1695.504mil,1281.543mil) on Bottom Layer And Track (1726.016mil,1274.063mil)(1730.937mil,1274.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.996mil < 10mil) Between Pad D6-2(1695.504mil,1281.543mil) on Bottom Layer And Track (1730.937mil,1159.89mil)(1730.937mil,1274.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D7-1(5173mil,1962.008mil) on Top Layer And Track (5150mil,1938.504mil)(5150mil,1943.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D7-1(5173mil,1962.008mil) on Top Layer And Track (5150mil,1938.504mil)(5185mil,1938.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-1(5173mil,1962.008mil) on Top Layer And Track (5150mil,1943.504mil)(5150mil,2048.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D7-1(5173mil,1962.008mil) on Top Layer And Track (5185mil,1938.504mil)(5196mil,1938.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-1(5173mil,1962.008mil) on Top Layer And Track (5196mil,1938.504mil)(5196mil,2048.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-2(5173mil,2025mil) on Top Layer And Track (5150mil,1943.504mil)(5150mil,2048.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D7-2(5173mil,2025mil) on Top Layer And Track (5150mil,2048.504mil)(5196mil,2048.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D7-2(5173mil,2025mil) on Top Layer And Track (5196mil,1938.504mil)(5196mil,2048.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D9-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3905.181mil)(4145.878mil,3916.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3905.181mil)(4255.878mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D9-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3916.181mil)(4145.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D9-1(4169.382mil,3928.181mil) on Top Layer And Track (4145.878mil,3951.181mil)(4150.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-1(4169.382mil,3928.181mil) on Top Layer And Track (4150.878mil,3951.181mil)(4255.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.164mil < 10mil) Between Pad D9-2(4232.374mil,3928.181mil) on Top Layer And Text "D2" (4293.692mil,3898.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-2(4232.374mil,3928.181mil) on Top Layer And Track (4145.878mil,3905.181mil)(4255.878mil,3905.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D9-2(4232.374mil,3928.181mil) on Top Layer And Track (4150.878mil,3951.181mil)(4255.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D9-2(4232.374mil,3928.181mil) on Top Layer And Track (4255.878mil,3905.181mil)(4255.878mil,3951.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F1-0(1905.409mil,4587mil) on Top Layer And Track (1701mil,4508mil)(1944mil,4508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F1-0(1905.409mil,4587mil) on Top Layer And Track (1701mil,4665mil)(1944mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.591mil < 10mil) Between Pad F1-0(1905.409mil,4587mil) on Top Layer And Track (1944mil,4508mil)(1944mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F1-1(1740mil,4587mil) on Top Layer And Track (1701mil,4508mil)(1701mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F1-1(1740mil,4587mil) on Top Layer And Track (1701mil,4508mil)(1944mil,4508mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F1-1(1740mil,4587mil) on Top Layer And Track (1701mil,4665mil)(1944mil,4665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F3-0(4507mil,4376.409mil) on Top Layer And Track (4429mil,4172mil)(4429mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.591mil < 10mil) Between Pad F3-0(4507mil,4376.409mil) on Top Layer And Track (4429mil,4415mil)(4586mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F3-0(4507mil,4376.409mil) on Top Layer And Track (4586mil,4172mil)(4586mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad F3-1(4507mil,4211mil) on Top Layer And Track (4429mil,4172mil)(4429mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F3-1(4507mil,4211mil) on Top Layer And Track (4429mil,4172mil)(4586mil,4172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad F3-1(4507mil,4211mil) on Top Layer And Track (4586mil,4172mil)(4586mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H1-1(3773.189mil,4407.89mil) on Multi-Layer And Text "G" (3812mil,4376.279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-1(3185.52mil,1100mil) on Top Layer And Track (3106.78mil,1060.63mil)(3144.181mil,1060.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-3(3343mil,1100mil) on Top Layer And Track (3384.338mil,1060.63mil)(3421.74mil,1060.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P10-MP1(3094.968mil,877.559mil) on Top Layer And Track (3061.504mil,950.394mil)(3061.504mil,1127.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-MP1(3094.968mil,877.559mil) on Top Layer And Track (3134.338mil,820.472mil)(3394.181mil,820.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P10-MP2(3433.551mil,877.559mil) on Top Layer And Track (3134.338mil,820.472mil)(3394.181mil,820.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P10-MP2(3433.551mil,877.559mil) on Top Layer And Track (3467.016mil,950.394mil)(3467.016mil,1127.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-1(5094mil,2251mil) on Top Layer And Track (5133.37mil,2172.26mil)(5133.37mil,2209.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-3(5094mil,2408.48mil) on Top Layer And Track (5133.37mil,2449.819mil)(5133.37mil,2487.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P11-MP1(5316.441mil,2160.449mil) on Top Layer And Track (5066.441mil,2126.984mil)(5243.606mil,2126.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-MP1(5316.441mil,2160.449mil) on Top Layer And Track (5373.528mil,2199.819mil)(5373.528mil,2459.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P11-MP2(5316.441mil,2499.032mil) on Top Layer And Track (5066.441mil,2532.496mil)(5243.606mil,2532.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P11-MP2(5316.441mil,2499.032mil) on Top Layer And Track (5373.528mil,2199.819mil)(5373.528mil,2459.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-1(4173.228mil,1114.173mil) on Top Layer And Track (4094.488mil,1074.803mil)(4131.89mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-3(4330.709mil,1114.173mil) on Top Layer And Track (4372.047mil,1074.803mil)(4409.449mil,1074.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-MP1(4082.677mil,891.732mil) on Top Layer And Track (4049.213mil,964.567mil)(4049.213mil,1141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-MP1(4082.677mil,891.732mil) on Top Layer And Track (4122.047mil,834.646mil)(4381.89mil,834.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P12-MP2(4421.26mil,891.732mil) on Top Layer And Track (4122.047mil,834.646mil)(4381.89mil,834.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P12-MP2(4421.26mil,891.732mil) on Top Layer And Track (4454.724mil,964.567mil)(4454.724mil,1141.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P16-1(1555mil,3055.386mil) on Top Layer And Track (1529.412mil,3080.976mil)(1529.412mil,3124.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P16-10(1555mil,2523.89mil) on Top Layer And Track (1529.412mil,2454.992mil)(1529.412mil,2498.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P16-MP1(1411.302mil,3132.157mil) on Top Layer And Track (1327.64mil,3149.874mil)(1363.073mil,3149.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P16-MP1(1411.302mil,3132.157mil) on Top Layer And Track (1459.53mil,3149.874mil)(1573.703mil,3149.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P16-MP2(1411.302mil,2447.118mil) on Top Layer And Track (1327.64mil,2429.402mil)(1363.073mil,2429.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad P16-MP2(1411.302mil,2447.118mil) on Top Layer And Track (1459.53mil,2429.402mil)(1573.703mil,2429.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-1(5098.866mil,2765.835mil) on Top Layer And Track (5138.236mil,2687.095mil)(5138.236mil,2724.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-3(5098.866mil,2923.315mil) on Top Layer And Track (5138.236mil,2964.653mil)(5138.236mil,3002.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P9-MP1(5321.307mil,2675.283mil) on Top Layer And Track (5071.307mil,2641.819mil)(5248.472mil,2641.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-MP1(5321.307mil,2675.283mil) on Top Layer And Track (5378.394mil,2714.653mil)(5378.394mil,2974.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P9-MP2(5321.307mil,3013.866mil) on Top Layer And Track (5071.307mil,3047.331mil)(5248.472mil,3047.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P9-MP2(5321.307mil,3013.866mil) on Top Layer And Track (5378.394mil,2714.653mil)(5378.394mil,2974.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-1(1921.386mil,2149.598mil) on Bottom Layer And Track (1958.787mil,2129.913mil)(1990.284mil,2129.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-2(2008mil,2187mil) on Bottom Layer And Track (1990.284mil,2129.913mil)(1990.284mil,2157.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-2(2008mil,2187mil) on Bottom Layer And Track (1990.284mil,2216.528mil)(1990.284mil,2244.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-3(1921.386mil,2224.402mil) on Bottom Layer And Track (1958.787mil,2244.087mil)(1990.284mil,2244.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-1(1907mil,3547.197mil) on Bottom Layer And Track (1944.402mil,3527.512mil)(1975.898mil,3527.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-2(1993.614mil,3584.598mil) on Bottom Layer And Track (1975.898mil,3527.512mil)(1975.898mil,3555.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-2(1993.614mil,3584.598mil) on Bottom Layer And Track (1975.898mil,3614.126mil)(1975.898mil,3641.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-3(1907mil,3622mil) on Bottom Layer And Track (1944.402mil,3641.685mil)(1975.898mil,3641.685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-1(1922.386mil,2790.598mil) on Bottom Layer And Track (1959.787mil,2770.913mil)(1991.284mil,2770.913mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-2(2009mil,2828mil) on Bottom Layer And Track (1991.284mil,2770.913mil)(1991.284mil,2798.472mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-2(2009mil,2828mil) on Bottom Layer And Track (1991.284mil,2857.528mil)(1991.284mil,2885.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q3-3(1922.386mil,2865.402mil) on Bottom Layer And Track (1959.787mil,2885.087mil)(1991.284mil,2885.087mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-1(4038.598mil,2922.614mil) on Bottom Layer And Track (4018.913mil,2853.716mil)(4018.913mil,2885.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-2(4076mil,2836mil) on Bottom Layer And Track (4018.913mil,2853.716mil)(4046.472mil,2853.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-2(4076mil,2836mil) on Bottom Layer And Track (4105.527mil,2853.716mil)(4133.086mil,2853.716mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q4-3(4113.401mil,2922.614mil) on Bottom Layer And Track (4133.086mil,2853.716mil)(4133.086mil,2885.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.611mil < 10mil) Between Pad Q5-1(4798.606mil,2957.315mil) on Bottom Layer And Text "R12" (4854.314mil,2930.997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.611mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.852mil < 10mil) Between Pad Q5-2(4873.409mil,2957.315mil) on Bottom Layer And Text "R12" (4854.314mil,2930.997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.852mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q5-3(4836.008mil,2878.575mil) on Bottom Layer And Text "R12" (4854.314mil,2930.997mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R10-1(1875.441mil,1224.457mil) on Bottom Layer And Track (1848.441mil,1203.787mil)(1848.441mil,1302mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-1(1875.441mil,1224.457mil) on Bottom Layer And Track (1848.441mil,1203.787mil)(1903mil,1203.787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-1(1875.441mil,1224.457mil) on Bottom Layer And Track (1903mil,1203.787mil)(1903mil,1302mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R10-2(1875.441mil,1281.543mil) on Bottom Layer And Track (1848.441mil,1203.787mil)(1848.441mil,1302mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R10-2(1875.441mil,1281.543mil) on Bottom Layer And Track (1848.441mil,1302mil)(1903mil,1302mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R10-2(1875.441mil,1281.543mil) on Bottom Layer And Track (1903mil,1203.787mil)(1903mil,1302mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-1(4016.787mil,3994.181mil) on Top Layer And Track (3996.118mil,3967.181mil)(3996.118mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R1-1(4016.787mil,3994.181mil) on Top Layer And Track (3996.118mil,3967.181mil)(4094.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-1(4016.787mil,3994.181mil) on Top Layer And Track (3996.118mil,4021.74mil)(4094.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R11-1(4864.543mil,3039mil) on Bottom Layer And Track (4787mil,3012mil)(4885.213mil,3012mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-1(4864.543mil,3039mil) on Bottom Layer And Track (4787mil,3066.559mil)(4885.213mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-1(4864.543mil,3039mil) on Bottom Layer And Track (4885.213mil,3012mil)(4885.213mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R11-2(4807.457mil,3039mil) on Bottom Layer And Track (4787mil,3012mil)(4787mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R11-2(4807.457mil,3039mil) on Bottom Layer And Track (4787mil,3012mil)(4885.213mil,3012mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R11-2(4807.457mil,3039mil) on Bottom Layer And Track (4787mil,3066.559mil)(4885.213mil,3066.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R1-2(4073.874mil,3994.181mil) on Top Layer And Track (3996.118mil,3967.181mil)(4094.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R1-2(4073.874mil,3994.181mil) on Top Layer And Track (3996.118mil,4021.74mil)(4094.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R1-2(4073.874mil,3994.181mil) on Top Layer And Track (4094.33mil,3967.181mil)(4094.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(4837mil,2805.543mil) on Bottom Layer And Track (4809.441mil,2728mil)(4809.441mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(4837mil,2805.543mil) on Bottom Layer And Track (4809.441mil,2826.213mil)(4864mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-1(4837mil,2805.543mil) on Bottom Layer And Track (4864mil,2728mil)(4864mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-2(4837mil,2748.457mil) on Bottom Layer And Track (4809.441mil,2728mil)(4809.441mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R12-2(4837mil,2748.457mil) on Bottom Layer And Track (4809.441mil,2728mil)(4864mil,2728mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-2(4837mil,2748.457mil) on Bottom Layer And Track (4864mil,2728mil)(4864mil,2826.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R13-1(1955mil,1280.543mil) on Bottom Layer And Track (1927.441mil,1203mil)(1927.441mil,1301.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R13-1(1955mil,1280.543mil) on Bottom Layer And Track (1927.441mil,1301.213mil)(1982mil,1301.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R13-1(1955mil,1280.543mil) on Bottom Layer And Track (1982mil,1203mil)(1982mil,1301.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R13-2(1955mil,1223.457mil) on Bottom Layer And Track (1927.441mil,1203mil)(1927.441mil,1301.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R13-2(1955mil,1223.457mil) on Bottom Layer And Track (1927.441mil,1203mil)(1982mil,1203mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R13-2(1955mil,1223.457mil) on Bottom Layer And Track (1982mil,1203mil)(1982mil,1301.213mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R14-1(5245mil,2025mil) on Top Layer And Track (5218mil,1947.457mil)(5218mil,2045.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R14-1(5245mil,2025mil) on Top Layer And Track (5218mil,2045.669mil)(5272.559mil,2045.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R14-1(5245mil,2025mil) on Top Layer And Track (5272.559mil,1947.457mil)(5272.559mil,2045.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R14-2(5245mil,1967.913mil) on Top Layer And Track (5218mil,1947.457mil)(5218mil,2045.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R14-2(5245mil,1967.913mil) on Top Layer And Track (5218mil,1947.457mil)(5272.559mil,1947.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R14-2(5245mil,1967.913mil) on Top Layer And Track (5272.559mil,1947.457mil)(5272.559mil,2045.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-1(5109mil,1406mil) on Bottom Layer And Track (5031.457mil,1379mil)(5129.669mil,1379mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(5109mil,1406mil) on Bottom Layer And Track (5031.457mil,1433.559mil)(5129.669mil,1433.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-1(5109mil,1406mil) on Bottom Layer And Track (5129.669mil,1379mil)(5129.669mil,1433.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R15-2(5051.913mil,1406mil) on Bottom Layer And Track (5031.457mil,1379mil)(5031.457mil,1433.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R15-2(5051.913mil,1406mil) on Bottom Layer And Track (5031.457mil,1379mil)(5129.669mil,1379mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R15-2(5051.913mil,1406mil) on Bottom Layer And Track (5031.457mil,1433.559mil)(5129.669mil,1433.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-1(5109mil,1506mil) on Bottom Layer And Track (5031.457mil,1479mil)(5129.669mil,1479mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(5109mil,1506mil) on Bottom Layer And Track (5031.457mil,1533.559mil)(5129.669mil,1533.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(5109mil,1506mil) on Bottom Layer And Track (5129.669mil,1479mil)(5129.669mil,1533.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R16-2(5051.913mil,1506mil) on Bottom Layer And Track (5031.457mil,1479mil)(5031.457mil,1533.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-2(5051.913mil,1506mil) on Bottom Layer And Track (5031.457mil,1479mil)(5129.669mil,1479mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-2(5051.913mil,1506mil) on Bottom Layer And Track (5031.457mil,1533.559mil)(5129.669mil,1533.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(5101mil,1305.457mil) on Top Layer And Track (5073.441mil,1284.787mil)(5073.441mil,1383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-1(5101mil,1305.457mil) on Top Layer And Track (5073.441mil,1284.787mil)(5128mil,1284.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-1(5101mil,1305.457mil) on Top Layer And Track (5128mil,1284.787mil)(5128mil,1383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-2(5101mil,1362.543mil) on Top Layer And Track (5073.441mil,1284.787mil)(5073.441mil,1383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R17-2(5101mil,1362.543mil) on Top Layer And Track (5073.441mil,1383mil)(5128mil,1383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-2(5101mil,1362.543mil) on Top Layer And Track (5128mil,1284.787mil)(5128mil,1383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.538mil < 10mil) Between Pad R18-1(4175.287mil,3994.181mil) on Top Layer And Text "R1" (4118.516mil,4022.125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-1(4175.287mil,3994.181mil) on Top Layer And Track (4154.618mil,3967.181mil)(4154.618mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R18-1(4175.287mil,3994.181mil) on Top Layer And Track (4154.618mil,3967.181mil)(4252.83mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-1(4175.287mil,3994.181mil) on Top Layer And Track (4154.618mil,4021.74mil)(4252.83mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R18-2(4232.374mil,3994.181mil) on Top Layer And Track (4154.618mil,3967.181mil)(4252.83mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R18-2(4232.374mil,3994.181mil) on Top Layer And Track (4154.618mil,4021.74mil)(4252.83mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R18-2(4232.374mil,3994.181mil) on Top Layer And Track (4252.83mil,3967.181mil)(4252.83mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(4333.787mil,3994.181mil) on Top Layer And Text "R18" (4371.895mil,4011.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-1(4333.787mil,3994.181mil) on Top Layer And Track (4313.118mil,3967.181mil)(4313.118mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R2-1(4333.787mil,3994.181mil) on Top Layer And Track (4313.118mil,3967.181mil)(4411.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-1(4333.787mil,3994.181mil) on Top Layer And Track (4313.118mil,4021.74mil)(4411.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.152mil < 10mil) Between Pad R2-2(4390.874mil,3994.181mil) on Top Layer And Text "R18" (4371.895mil,4011.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.152mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R2-2(4390.874mil,3994.181mil) on Top Layer And Track (4313.118mil,3967.181mil)(4411.33mil,3967.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R2-2(4390.874mil,3994.181mil) on Top Layer And Track (4313.118mil,4021.74mil)(4411.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R2-2(4390.874mil,3994.181mil) on Top Layer And Track (4411.33mil,3967.181mil)(4411.33mil,4021.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(1780.457mil,2147mil) on Bottom Layer And Track (1759.787mil,2119.441mil)(1759.787mil,2174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(1780.457mil,2147mil) on Bottom Layer And Track (1759.787mil,2119.441mil)(1858mil,2119.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-1(1780.457mil,2147mil) on Bottom Layer And Track (1759.787mil,2174mil)(1858mil,2174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-2(1837.543mil,2147mil) on Bottom Layer And Track (1759.787mil,2119.441mil)(1858mil,2119.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-2(1837.543mil,2147mil) on Bottom Layer And Track (1759.787mil,2174mil)(1858mil,2174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R3-2(1837.543mil,2147mil) on Bottom Layer And Track (1858mil,2119.441mil)(1858mil,2174mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-1(1768.913mil,3547mil) on Bottom Layer And Track (1748.244mil,3519.441mil)(1748.244mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-1(1768.913mil,3547mil) on Bottom Layer And Track (1748.244mil,3519.441mil)(1846.457mil,3519.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R4-1(1768.913mil,3547mil) on Bottom Layer And Track (1748.244mil,3574mil)(1846.457mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R4-2(1826mil,3547mil) on Bottom Layer And Track (1748.244mil,3519.441mil)(1846.457mil,3519.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R4-2(1826mil,3547mil) on Bottom Layer And Track (1748.244mil,3574mil)(1846.457mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R4-2(1826mil,3547mil) on Bottom Layer And Track (1846.457mil,3519.441mil)(1846.457mil,3574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-1(1783.787mil,2790.598mil) on Bottom Layer And Track (1763.118mil,2763.039mil)(1763.118mil,2817.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-1(1783.787mil,2790.598mil) on Bottom Layer And Track (1763.118mil,2763.039mil)(1861.331mil,2763.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R5-1(1783.787mil,2790.598mil) on Bottom Layer And Track (1763.118mil,2817.598mil)(1861.331mil,2817.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R5-2(1840.874mil,2790.598mil) on Bottom Layer And Track (1763.118mil,2763.039mil)(1861.331mil,2763.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R5-2(1840.874mil,2790.598mil) on Bottom Layer And Track (1763.118mil,2817.598mil)(1861.331mil,2817.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R5-2(1840.874mil,2790.598mil) on Bottom Layer And Track (1861.331mil,2763.039mil)(1861.331mil,2817.598mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-1(1781.913mil,2225mil) on Bottom Layer And Track (1761.244mil,2197.441mil)(1761.244mil,2252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-1(1781.913mil,2225mil) on Bottom Layer And Track (1761.244mil,2197.441mil)(1859.457mil,2197.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R6-1(1781.913mil,2225mil) on Bottom Layer And Track (1761.244mil,2252mil)(1859.457mil,2252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R6-2(1839mil,2225mil) on Bottom Layer And Track (1761.244mil,2197.441mil)(1859.457mil,2197.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R6-2(1839mil,2225mil) on Bottom Layer And Track (1761.244mil,2252mil)(1859.457mil,2252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R6-2(1839mil,2225mil) on Bottom Layer And Track (1859.457mil,2197.441mil)(1859.457mil,2252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(1768.913mil,3622mil) on Bottom Layer And Track (1748.244mil,3594.441mil)(1748.244mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-1(1768.913mil,3622mil) on Bottom Layer And Track (1748.244mil,3594.441mil)(1846.457mil,3594.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R7-1(1768.913mil,3622mil) on Bottom Layer And Track (1748.244mil,3649mil)(1846.457mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R7-2(1826mil,3622mil) on Bottom Layer And Track (1748.244mil,3594.441mil)(1846.457mil,3594.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R7-2(1826mil,3622mil) on Bottom Layer And Track (1748.244mil,3649mil)(1846.457mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R7-2(1826mil,3622mil) on Bottom Layer And Track (1846.457mil,3594.441mil)(1846.457mil,3649mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R8-1(1783.787mil,2865.402mil) on Bottom Layer And Track (1763.118mil,2837.843mil)(1763.118mil,2892.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R8-1(1783.787mil,2865.402mil) on Bottom Layer And Track (1763.118mil,2837.843mil)(1861.331mil,2837.843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R8-1(1783.787mil,2865.402mil) on Bottom Layer And Track (1763.118mil,2892.402mil)(1861.331mil,2892.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R8-2(1840.874mil,2865.402mil) on Bottom Layer And Track (1763.118mil,2837.843mil)(1861.331mil,2837.843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R8-2(1840.874mil,2865.402mil) on Bottom Layer And Track (1763.118mil,2892.402mil)(1861.331mil,2892.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R8-2(1840.874mil,2865.402mil) on Bottom Layer And Track (1861.331mil,2837.843mil)(1861.331mil,2892.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R9-1(4096.543mil,2996mil) on Bottom Layer And Track (4019mil,2969mil)(4117.213mil,2969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-1(4096.543mil,2996mil) on Bottom Layer And Track (4019mil,3023.559mil)(4117.213mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-1(4096.543mil,2996mil) on Bottom Layer And Track (4117.213mil,2969mil)(4117.213mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R9-2(4039.457mil,2996mil) on Bottom Layer And Track (4019mil,2969mil)(4019mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R9-2(4039.457mil,2996mil) on Bottom Layer And Track (4019mil,2969mil)(4117.213mil,2969mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R9-2(4039.457mil,2996mil) on Bottom Layer And Track (4019mil,3023.559mil)(4117.213mil,3023.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP3-1(2518mil,4632mil) on Top Layer And Text "TP4" (2472.992mil,4574.714mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :368

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2518mil,4632mil) on Top Overlay And Text "TP4" (2472.992mil,4574.714mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4215.001mil,4362mil) on Top Overlay And Text "C18" (4274.287mil,4385.203mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.867mil < 10mil) Between Arc (4729.165mil,4179.134mil) on Top Overlay And Text "+" (4768.055mil,4233.685mil) on Top Overlay Silk Text to Silk Clearance [9.867mil]
   Violation between Silk To Silk Clearance Constraint: (8.412mil < 10mil) Between Text "+" (1701.016mil,3519.941mil) on Bottom Overlay And Track (1748.244mil,3519.441mil)(1748.244mil,3574mil) on Bottom Overlay Silk Text to Silk Clearance [8.412mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (1937mil,4448.6mil) on Top Overlay And Track (1717.394mil,4474.315mil)(2040.228mil,4474.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (2767.928mil,4448.853mil) on Top Overlay And Text "+" (2768mil,4448.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (2767.928mil,4448.853mil) on Top Overlay And Track (2617.748mil,4490.5mil)(3088.748mil,4490.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.237mil < 10mil) Between Text "+" (2767.928mil,4448.853mil) on Top Overlay And Track (2686.85mil,4445.079mil)(3009.685mil,4445.079mil) on Top Overlay Silk Text to Silk Clearance [7.237mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (2768mil,4448.6mil) on Top Overlay And Track (2617.748mil,4490.5mil)(3088.748mil,4490.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.984mil < 10mil) Between Text "+" (2768mil,4448.6mil) on Top Overlay And Track (2686.85mil,4445.079mil)(3009.685mil,4445.079mil) on Top Overlay Silk Text to Silk Clearance [6.984mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (4132.378mil,3918.181mil) on Top Overlay And Text "D9" (4057.75mil,3910.228mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (4132.378mil,3918.181mil) on Top Overlay And Track (4097.378mil,3905.181mil)(4097.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "+" (4132.378mil,3918.181mil) on Top Overlay And Track (4145.878mil,3916.181mil)(4145.878mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (4290.878mil,3918.181mil) on Top Overlay And Text "D2" (4293.692mil,3898.212mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (4290.878mil,3918.181mil) on Top Overlay And Track (4255.878mil,3905.181mil)(4255.878mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "+" (4290.878mil,3918.181mil) on Top Overlay And Track (4304.378mil,3916.181mil)(4304.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (0.656mil < 10mil) Between Text "+" (4449.378mil,3918.181mil) on Top Overlay And Text "R2" (4427.56mil,4008.15mil) on Top Overlay Silk Text to Silk Clearance [0.656mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (4449.378mil,3918.181mil) on Top Overlay And Track (4414.378mil,3905.181mil)(4414.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (9.175mil < 10mil) Between Text "+" (4686mil,4403.6mil) on Top Overlay And Track (4600.002mil,4459.779mil)(5000mil,4459.779mil) on Top Overlay Silk Text to Silk Clearance [9.175mil]
   Violation between Silk To Silk Clearance Constraint: (4.496mil < 10mil) Between Text "+" (4768.055mil,4233.685mil) on Top Overlay And Track (4723.26mil,4197.441mil)(4736.055mil,4197.441mil) on Top Overlay Silk Text to Silk Clearance [4.496mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "+" (4768.055mil,4233.685mil) on Top Overlay And Track (4736.055mil,4197.441mil)(4736.055mil,4378.543mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.208mil < 10mil) Between Text "+" (4969mil,3674.6mil) on Top Overlay And Track (4960.291mil,1335.473mil)(4960.291mil,3973.268mil) on Top Overlay Silk Text to Silk Clearance [6.209mil]
   Violation between Silk To Silk Clearance Constraint: (8.209mil < 10mil) Between Text "+" (4971mil,3227.6mil) on Top Overlay And Track (4960.291mil,1335.473mil)(4960.291mil,3973.268mil) on Top Overlay Silk Text to Silk Clearance [8.209mil]
   Violation between Silk To Silk Clearance Constraint: (3.791mil < 10mil) Between Text "+" (5183mil,2083.504mil) on Top Overlay And Track (5150mil,2048.504mil)(5196mil,2048.504mil) on Top Overlay Silk Text to Silk Clearance [3.791mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (5000.231mil,1680.525mil) on Top Overlay And Track (4960.291mil,1335.473mil)(4960.291mil,3973.268mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (4924.797mil,1396.026mil) on Bottom Overlay And Text "R15" (5018.453mil,1387.047mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C15" (4924.797mil,1396.026mil) on Bottom Overlay And Text "R16" (5012.315mil,1488.047mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.769mil < 10mil) Between Text "C17" (4924.286mil,1237.769mil) on Bottom Overlay And Track (4818mil,1236mil)(4818mil,1282mil) on Bottom Overlay Silk Text to Silk Clearance [9.769mil]
   Violation between Silk To Silk Clearance Constraint: (9.076mil < 10mil) Between Text "C18" (4274.287mil,4385.203mil) on Top Overlay And Track (4115.001mil,4400mil)(4215.001mil,4400mil) on Top Overlay Silk Text to Silk Clearance [9.076mil]
   Violation between Silk To Silk Clearance Constraint: (8.076mil < 10mil) Between Text "C6" (5023.203mil,3769.079mil) on Bottom Overlay And Track (5035mil,3676mil)(5035mil,3775mil) on Bottom Overlay Silk Text to Silk Clearance [8.076mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (3184.171mil,4333.754mil) on Top Overlay And Track (3251.307mil,4366.268mil)(3316.268mil,4366.268mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.872mil < 10mil) Between Text "CLK" (4510.269mil,1057.493mil) on Top Overlay And Text "P12" (4468.655mil,1144.444mil) on Top Overlay Silk Text to Silk Clearance [9.872mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4145.878mil,3905.181mil)(4255.878mil,3905.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4150.878mil,3951.181mil)(4255.878mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.342mil < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4154.618mil,3967.181mil)(4252.83mil,3967.181mil) on Top Overlay Silk Text to Silk Clearance [8.342mil]
   Violation between Silk To Silk Clearance Constraint: (8.342mil < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4252.83mil,3967.181mil)(4252.83mil,4021.74mil) on Top Overlay Silk Text to Silk Clearance [8.342mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4255.878mil,3905.181mil)(4255.878mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.686mil < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4304.378mil,3905.181mil)(4304.378mil,3916.181mil) on Top Overlay Silk Text to Silk Clearance [7.686mil]
   Violation between Silk To Silk Clearance Constraint: (7.686mil < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4304.378mil,3905.181mil)(4414.378mil,3905.181mil) on Top Overlay Silk Text to Silk Clearance [7.686mil]
   Violation between Silk To Silk Clearance Constraint: (7.686mil < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4304.378mil,3916.181mil)(4304.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [7.686mil]
   Violation between Silk To Silk Clearance Constraint: (7.686mil < 10mil) Between Text "D2" (4293.692mil,3898.212mil) on Top Overlay And Track (4304.378mil,3951.181mil)(4309.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [7.686mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (2826.612mil,4218.717mil) on Top Overlay And Track (2686.85mil,4204.921mil)(3009.685mil,4204.921mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.047mil < 10mil) Between Text "D9" (4057.75mil,3910.228mil) on Top Overlay And Track (3987.378mil,3905.181mil)(4097.378mil,3905.181mil) on Top Overlay Silk Text to Silk Clearance [2.047mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D9" (4057.75mil,3910.228mil) on Top Overlay And Track (3992.378mil,3951.181mil)(4097.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D9" (4057.75mil,3910.228mil) on Top Overlay And Track (4097.378mil,3905.181mil)(4097.378mil,3951.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "F1" (1964.576mil,4615.148mil) on Top Overlay And Track (1971.002mil,4521.26mil)(1971.002mil,4993.7mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.011mil < 10mil) Between Text "G" (1705.325mil,3604.722mil) on Bottom Overlay And Track (1748.244mil,3594.441mil)(1748.244mil,3649mil) on Bottom Overlay Silk Text to Silk Clearance [4.011mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "G" (3001mil,4494.279mil) on Top Overlay And Track (2617.748mil,4490.5mil)(3088.748mil,4490.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.135mil < 10mil) Between Text "G" (3001mil,4494.279mil) on Top Overlay And Track (2686.85mil,4445.079mil)(3009.685mil,4445.079mil) on Top Overlay Silk Text to Silk Clearance [6.135mil]
   Violation between Silk To Silk Clearance Constraint: (2.765mil < 10mil) Between Text "G" (4510.306mil,1157.493mil) on Top Overlay And Text "P12" (4468.655mil,1144.444mil) on Top Overlay Silk Text to Silk Clearance [2.765mil]
   Violation between Silk To Silk Clearance Constraint: (8.818mil < 10mil) Between Text "G" (4997.694mil,3762.261mil) on Top Overlay And Track (4960.291mil,1335.473mil)(4960.291mil,3973.268mil) on Top Overlay Silk Text to Silk Clearance [8.818mil]
   Violation between Silk To Silk Clearance Constraint: (9.993mil < 10mil) Between Text "P12" (4468.655mil,1144.444mil) on Top Overlay And Track (4409.449mil,1141.732mil)(4454.724mil,1141.732mil) on Top Overlay Silk Text to Silk Clearance [9.993mil]
   Violation between Silk To Silk Clearance Constraint: (9.993mil < 10mil) Between Text "P12" (4468.655mil,1144.444mil) on Top Overlay And Track (4454.724mil,964.567mil)(4454.724mil,1141.732mil) on Top Overlay Silk Text to Silk Clearance [9.993mil]
   Violation between Silk To Silk Clearance Constraint: (8.963mil < 10mil) Between Text "P20" (4002.954mil,4394.047mil) on Top Overlay And Track (4016.576mil,4418.267mil)(4016.576mil,4701.731mil) on Top Overlay Silk Text to Silk Clearance [8.963mil]
   Violation between Silk To Silk Clearance Constraint: (5.751mil < 10mil) Between Text "P21" (4590.314mil,4500.597mil) on Top Overlay And Track (4600.002mil,4459.779mil)(4600.002mil,4932.22mil) on Top Overlay Silk Text to Silk Clearance [5.751mil]
   Violation between Silk To Silk Clearance Constraint: (7.698mil < 10mil) Between Text "R1" (4118.516mil,4022.125mil) on Top Overlay And Track (1850.055mil,4032.323mil)(4901.236mil,4032.323mil) on Top Overlay Silk Text to Silk Clearance [7.698mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (4118.516mil,4022.125mil) on Top Overlay And Track (4154.618mil,3967.181mil)(4154.618mil,4021.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (4118.516mil,4022.125mil) on Top Overlay And Track (4154.618mil,3967.181mil)(4252.83mil,3967.181mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (4118.516mil,4022.125mil) on Top Overlay And Track (4154.618mil,4021.74mil)(4252.83mil,4021.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.965mil < 10mil) Between Text "R10" (1908.926mil,1313.047mil) on Bottom Overlay And Track (1848.441mil,1203.787mil)(1848.441mil,1302mil) on Bottom Overlay Silk Text to Silk Clearance [8.965mil]
   Violation between Silk To Silk Clearance Constraint: (8.047mil < 10mil) Between Text "R10" (1908.926mil,1313.047mil) on Bottom Overlay And Track (1848.441mil,1302mil)(1903mil,1302mil) on Bottom Overlay Silk Text to Silk Clearance [8.047mil]
   Violation between Silk To Silk Clearance Constraint: (8.047mil < 10mil) Between Text "R10" (1908.926mil,1313.047mil) on Bottom Overlay And Track (1903mil,1203.787mil)(1903mil,1302mil) on Bottom Overlay Silk Text to Silk Clearance [8.047mil]
   Violation between Silk To Silk Clearance Constraint: (7.834mil < 10mil) Between Text "R12" (4854.314mil,2930.997mil) on Bottom Overlay And Track (4776.953mil,2890.386mil)(4808.449mil,2890.386mil) on Bottom Overlay Silk Text to Silk Clearance [7.834mil]
   Violation between Silk To Silk Clearance Constraint: (9.987mil < 10mil) Between Text "R12" (4854.314mil,2930.997mil) on Bottom Overlay And Track (4809.441mil,2826.213mil)(4864mil,2826.213mil) on Bottom Overlay Silk Text to Silk Clearance [9.987mil]
   Violation between Silk To Silk Clearance Constraint: (7.14mil < 10mil) Between Text "R12" (4854.314mil,2930.997mil) on Bottom Overlay And Track (4863.567mil,2890.386mil)(4895.063mil,2890.386mil) on Bottom Overlay Silk Text to Silk Clearance [7.14mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R18" (4371.895mil,4011.134mil) on Top Overlay And Track (4313.118mil,3967.181mil)(4313.118mil,4021.74mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.325mil < 10mil) Between Text "R18" (4371.895mil,4011.134mil) on Top Overlay And Track (4313.118mil,3967.181mil)(4411.33mil,3967.181mil) on Top Overlay Silk Text to Silk Clearance [2.325mil]
   Violation between Silk To Silk Clearance Constraint: (7.606mil < 10mil) Between Text "R18" (4371.895mil,4011.134mil) on Top Overlay And Track (4313.118mil,4021.74mil)(4411.33mil,4021.74mil) on Top Overlay Silk Text to Silk Clearance [7.606mil]
   Violation between Silk To Silk Clearance Constraint: (7.834mil < 10mil) Between Text "R9" (4128.047mil,2963.479mil) on Bottom Overlay And Track (4019mil,2969mil)(4117.213mil,2969mil) on Bottom Overlay Silk Text to Silk Clearance [7.834mil]
   Violation between Silk To Silk Clearance Constraint: (7.113mil < 10mil) Between Text "R9" (4128.047mil,2963.479mil) on Bottom Overlay And Track (4117.213mil,2969mil)(4117.213mil,3023.559mil) on Bottom Overlay Silk Text to Silk Clearance [7.113mil]
Rule Violations :70

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (1875.441mil,1281.543mil)(1955.559mil,1281.543mil) on Bottom Layer 
   Violation between Net Antennae: Track (2097mil,1171mil)(2182mil,1171mil) on Top Layer 
   Violation between Net Antennae: Track (2684mil,1158mil)(2684mil,1243mil) on Top Layer 
   Violation between Net Antennae: Track (4147.63mil,3668mil)(4305.11mil,3668mil) on Top Layer 
Rule Violations :4

Processing Rule : Parallel Segment Constraint (Gap=100mil ) (Limit=10000mil) (InNetClass('ParallelCommunication')),(InNetClass('ParallelCommunication'))
Rule Violations :0

Processing Rule : Length Constraint (Min=0mil) (Max=1000mil) (InNetClass('ParallelCommunication'))
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_1 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_10 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_2 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_3 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_4 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_5 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_6 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_7 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_8 Actual Length = 3705.926mil
   Violation between Length Constraint: (3705.926mil > 1000mil) Net NetP16_9 Actual Length = 3705.926mil
Rule Violations :10

Processing Rule : Matched Lengths(Tolerance=10mil) (InNetClass('ParallelCommunication'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InNetClass('SPI_DIAGNOSIS'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 464
Waived Violations : 0
Time Elapsed        : 00:00:02