// Seed: 4290219337
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4
);
  logic id_6[-1 : -1  !==  1];
endmodule
module module_1 #(
    parameter id_10 = 32'd85,
    parameter id_9  = 32'd89
) (
    output uwire id_0
    , id_15 = (1) && 1,
    input supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output wor id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input wire id_8,
    output uwire _id_9[id_9 : "" *  -1  !=  id_10],
    input tri _id_10,
    input supply1 id_11,
    input tri id_12,
    output wor id_13
);
  wire id_16, id_17;
  localparam id_18 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_11,
      id_11,
      id_4
  );
endmodule
