Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 19 11:54:36 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 132) to (Rev. 133)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'dbg_trig_pos_post_fifo'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 16 17:58:13 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 88) to (Rev. 89)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 15 21:42:34 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 87) to (Rev. 88)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 15 20:56:51 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 86) to (Rev. 87)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 14 22:20:02 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 85) to (Rev. 86)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 14 22:09:20 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 84) to (Rev. 85)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 14 21:15:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 83) to (Rev. 84)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 14 20:50:44 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 82) to (Rev. 83)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_trig_ch_code_state'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 14 17:20:29 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 81) to (Rev. 82)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'dbg_trig_pos_decode'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 14 17:17:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 80) to (Rev. 81)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jul 14 17:14:57 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 74) to (Rev. 80)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_resv'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 23:06:00 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 72) to (Rev. 74)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_trig_src_4a4b_dly2'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 22:39:31 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 70) to (Rev. 72)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 22:34:37 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 68) to (Rev. 70)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_trigger_0_0'.


-Upgrade has added interface 'dbg_edge_decode_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'dbg_edge_decode_rstd'

-Upgrade has added port 'dbg_edge_decode_rst'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 22:22:23 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 67) to (Rev. 68)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'dbg_trig_logic'

-Upgrade has added port 'dbg_edge_decode_rstd'

-Upgrade has added port 'dbg_edge_trig_ch_code_valid'

-Upgrade has added port 'dbg_edge_trig_logic'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 22:21:44 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 66) to (Rev. 67)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 20:43:31 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 64) to (Rev. 66)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 20:09:39 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 62) to (Rev. 64)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_trig_logic'

-Upgrade has added port 'dbg_trig_pos_decode'

-Upgrade has added port 'dbg_trig_sum_word'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 18:10:23 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 61) to (Rev. 62)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 17:55:41 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 60) to (Rev. 61)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 12 21:32:58 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 59) to (Rev. 60)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 12 20:56:13 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 58) to (Rev. 59)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 11 22:17:03 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 57) to (Rev. 58)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 11 13:55:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 56) to (Rev. 57)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 11 13:26:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 55) to (Rev. 56)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'dbg_adc_1a_hi_a'

-Upgrade has removed port 'dbg_adc_1a_lo_a'

-Upgrade has removed port 'dbg_adc_1b_hi_a'

-Upgrade has removed port 'dbg_adc_1b_lo_a'

-Upgrade has removed port 'dbg_adc_2a_hi_a'

-Upgrade has removed port 'dbg_adc_2a_lo_a'

-Upgrade has removed port 'dbg_adc_2b_hi_a'

-Upgrade has removed port 'dbg_adc_2b_lo_a'

-Upgrade has removed port 'dbg_adc_3a_hi_a'

-Upgrade has removed port 'dbg_adc_3a_lo_a'

-Upgrade has removed port 'dbg_adc_3b_hi_a'

-Upgrade has removed port 'dbg_adc_3b_lo_a'

-Upgrade has removed port 'dbg_adc_4a_hi_a'

-Upgrade has removed port 'dbg_adc_4a_lo_a'

-Upgrade has removed port 'dbg_adc_4b_hi_a'

-Upgrade has removed port 'dbg_adc_4b_lo_a'

-Upgrade has added port 'dbg_cmp_1a_hi_a'

-Upgrade has added port 'dbg_cmp_1a_lo_a'

-Upgrade has added port 'dbg_cmp_1b_hi_a'

-Upgrade has added port 'dbg_cmp_1b_lo_a'

-Upgrade has added port 'dbg_cmp_2a_hi_a'

-Upgrade has added port 'dbg_cmp_2a_lo_a'

-Upgrade has added port 'dbg_cmp_2b_hi_a'

-Upgrade has added port 'dbg_cmp_2b_lo_a'

-Upgrade has added port 'dbg_cmp_3a_hi_a'

-Upgrade has added port 'dbg_cmp_3a_lo_a'

-Upgrade has added port 'dbg_cmp_3b_hi_a'

-Upgrade has added port 'dbg_cmp_3b_lo_a'

-Upgrade has added port 'dbg_cmp_4a_hi_a'

-Upgrade has added port 'dbg_cmp_4a_lo_a'

-Upgrade has added port 'dbg_cmp_4b_hi_a'

-Upgrade has added port 'dbg_cmp_4b_lo_a'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 11 13:16:43 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 54) to (Rev. 55)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 11 12:02:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 53) to (Rev. 54)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'dbg_adc_1a_hi_0123a'

-Upgrade has removed port 'dbg_adc_1a_hi_4567a'

-Upgrade has removed port 'dbg_adc_1a_lo_0123a'

-Upgrade has removed port 'dbg_adc_1a_lo_4567a'

-Upgrade has removed port 'dbg_adc_1b_hi_0123a'

-Upgrade has removed port 'dbg_adc_1b_hi_4567a'

-Upgrade has removed port 'dbg_adc_1b_lo_0123a'

-Upgrade has removed port 'dbg_adc_1b_lo_4567a'

-Upgrade has removed port 'dbg_adc_2a_hi_0123a'

-Upgrade has removed port 'dbg_adc_2a_hi_4567a'

-Upgrade has removed port 'dbg_adc_2a_lo_0123a'

-Upgrade has removed port 'dbg_adc_2a_lo_4567a'

-Upgrade has removed port 'dbg_adc_2b_hi_0123a'

-Upgrade has removed port 'dbg_adc_2b_hi_4567a'

-Upgrade has removed port 'dbg_adc_2b_lo_0123a'

-Upgrade has removed port 'dbg_adc_2b_lo_4567a'

-Upgrade has added port 'dbg_adc_1a_hi_a'

-Upgrade has added port 'dbg_adc_1a_lo_a'

-Upgrade has added port 'dbg_adc_1b_hi_a'

-Upgrade has added port 'dbg_adc_1b_lo_a'

-Upgrade has added port 'dbg_adc_2a_hi_a'

-Upgrade has added port 'dbg_adc_2a_lo_a'

-Upgrade has added port 'dbg_adc_2b_hi_a'

-Upgrade has added port 'dbg_adc_2b_lo_a'

-Upgrade has added port 'dbg_adc_3a_hi_a'

-Upgrade has added port 'dbg_adc_3a_lo_a'

-Upgrade has added port 'dbg_adc_3b_hi_a'

-Upgrade has added port 'dbg_adc_3b_lo_a'

-Upgrade has added port 'dbg_adc_4a_hi_a'

-Upgrade has added port 'dbg_adc_4a_lo_a'

-Upgrade has added port 'dbg_adc_4b_hi_a'

-Upgrade has added port 'dbg_adc_4b_lo_a'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 10 22:15:49 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 52) to (Rev. 53)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 10 21:30:35 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 51) to (Rev. 52)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_trig_edge_out'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 10 20:50:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 50) to (Rev. 51)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_trig_src_1a_group_a'

-Upgrade has added port 'dbg_trig_src_1a_group_b'

-Upgrade has added port 'dbg_trig_src_1b_group_a'

-Upgrade has added port 'dbg_trig_src_1b_group_b'

-Upgrade has added port 'dbg_trig_src_2a_group_a'

-Upgrade has added port 'dbg_trig_src_2a_group_b'

-Upgrade has added port 'dbg_trig_src_2b_group_a'

-Upgrade has added port 'dbg_trig_src_2b_group_b'

-Upgrade has added port 'dbg_trig_src_3a_group_a'

-Upgrade has added port 'dbg_trig_src_3a_group_b'

-Upgrade has added port 'dbg_trig_src_3b_group_a'

-Upgrade has added port 'dbg_trig_src_3b_group_b'

-Upgrade has added port 'dbg_trig_src_4a_group_a'

-Upgrade has added port 'dbg_trig_src_4a_group_b'

-Upgrade has added port 'dbg_trig_src_4b_group_a'

-Upgrade has added port 'dbg_trig_src_4b_group_b'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 10 20:49:19 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 49) to (Rev. 50)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 10 17:58:57 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 48) to (Rev. 49)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May  5 10:35:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  4 22:26:58 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 36) to (Rev. 38)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  4 20:43:34 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 34) to (Rev. 36)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  4 18:12:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 33) to (Rev. 34)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has added port 'csi_debug_num_lines_rem'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 16:41:49 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 32) to (Rev. 33)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has added port 'csi_debug_running'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 16:41:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 30) to (Rev. 32)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 16:08:25 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 28) to (Rev. 30)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 14:31:55 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PL_debug_LED_control_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_PL_debug_LED_control_0_1 (xilinx.com:user:PL_debug_LED_controller:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 14:31:55 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PL_debug_LED_control_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_PL_debug_LED_control_0_0 (xilinx.com:user:PL_debug_LED_controller:1.0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 14:14:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 20) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 14:09:05 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 18) to (Rev. 20)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has removed port 'R_gpio_test'

-Upgrade has added port 'R_clock_ctrl'

-Upgrade has added port 'R_led_ctrl'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 13:21:51 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 27) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has added port 'csi_debug_lp_state'

-Upgrade has added port 'csi_debug_lpclk_state'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 13:21:16 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0 (Rev. 27)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 13:02:05 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0 (Rev. 27)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 12:42:59 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 26) to (Rev. 27)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has removed port 'R_csi_control_flags'

-Upgrade has removed port 'R_csi_data_type'

-Upgrade has removed port 'R_csi_line_byte_count'

-Upgrade has removed port 'R_csi_line_count'

-Upgrade has removed port 'R_csi_wct_frame'

-Upgrade has removed port 'csi_done'

-Upgrade has removed port 'csi_end_frame'

-Upgrade has removed port 'csi_sleep'

-Upgrade has removed port 'csi_start_frame'

-Upgrade has removed port 'csi_start_lines'

-Upgrade has removed port 'csi_stop'

-Upgrade has added port 'R_csi_ctrl_a'

-Upgrade has added port 'R_csi_ctrl_b'

-Upgrade has added port 'R_csi_ctrl_c'

-Upgrade has added port 'R_csi_status_a'

-Upgrade has added port 'clkwiz_csi_locked'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 26 12:25:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 17) to (Rev. 18)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has removed port 'R_csi_control_flags'

-Upgrade has removed port 'R_csi_data_type'

-Upgrade has removed port 'R_csi_line_byte_count'

-Upgrade has removed port 'R_csi_line_count'

-Upgrade has added port 'R_csi_ctrl_a'

-Upgrade has added port 'R_csi_ctrl_b'

-Upgrade has added port 'R_csi_ctrl_c'

-Upgrade has added port 'R_csi_status_a'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 23 22:54:31 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 131) to (Rev. 132)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 23 22:33:02 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 129) to (Rev. 131)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 23 15:30:31 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 128) to (Rev. 129)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 23 14:27:22 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 127) to (Rev. 128)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 22 23:03:02 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 126) to (Rev. 127)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'dbg_acq_end_early'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 22 15:44:39 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 125) to (Rev. 126)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr  3 16:51:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 124) to (Rev. 125)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'dbg_acq_trig_super_mask'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  2 16:56:01 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 122) to (Rev. 124)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'dbg_acq_fifo_full_data_loss'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 22:38:42 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 121) to (Rev. 122)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 12:07:14 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 47) to (Rev. 48)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 10:12:53 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 120) to (Rev. 121)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has removed port 'acq_done_trig'

-Upgrade has added port 'acq_done_post'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 10:11:42 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 46) to (Rev. 47)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'acq_done_trig'

-Upgrade has removed port 'acq_have_trig_regd'

-Upgrade has added port 'acq_done_post'

-Upgrade has added port 'acq_have_trig'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 10:11:42 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 119) to (Rev. 120)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 10:06:05 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 45) to (Rev. 46)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'acq_have_trig_regd'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 10:06:05 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 118) to (Rev. 119)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'acq_have_trig'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 21:02:06 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 44) to (Rev. 45)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 21:01:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 43) to (Rev. 44)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 21:01:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 114) to (Rev. 118)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 19:45:18 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 113) to (Rev. 114)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'dbg_acq_post_trigger'

-Upgrade has added port 'dbg_acq_suspend'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 19:45:06 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 112) to (Rev. 113)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 19:43:51 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 111) to (Rev. 112)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 18:48:21 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 110) to (Rev. 111)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'acq_done'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 18:48:07 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 110)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 18:45:49 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 42) to (Rev. 43)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'acq_armed'

-Upgrade has added port 'acq_armed_waiting_trig'

-Upgrade has added port 'acq_done'

-Upgrade has added port 'trig_holdoff_debug'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 18:45:49 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 108) to (Rev. 110)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has removed port 'acq_armed'

-Upgrade has added port 'acq_armed_waiting_trig'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 18:45:49 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 16) to (Rev. 17)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has added port 'R_trig_holdoff_debug'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 16:07:39 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 41) to (Rev. 42)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'acq_done_trig'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 16:06:07 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 107) to (Rev. 108)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_axi_streamer_0'.


-Upgrade has added interface 'dbg_adc_fifo_gated_clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'dbg_acq_holdoff_regd'

-Upgrade has added port 'dbg_adc_fifo_gated_clk'

-Upgrade has added port 'dbg_fifo_rst_holdoff'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 16:05:07 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0 (Rev. 41)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 16:05:07 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 105) to (Rev. 107)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'acq_done_trig'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 12:43:57 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 104) to (Rev. 105)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 12:43:16 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 103) to (Rev. 104)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 12:35:44 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 103)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 12:30:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 102) to (Rev. 103)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'dbg_fifo_rd_en'

-Upgrade has added port 'dbg_fifo_rd_rst_busy'

-Upgrade has added port 'dbg_fifo_wr_en'

-Upgrade has added port 'dbg_fifo_wr_rst_busy'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 28 12:29:51 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 102)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 23:09:41 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 22:47:36 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 39) to (Rev. 40)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 22:47:36 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 22:47:36 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 101) to (Rev. 102)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 22:18:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 36) to (Rev. 39)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 22:11:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 34) to (Rev. 36)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 21:56:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 21:53:14 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 100) to (Rev. 101)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'acq_holdoff'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 21:52:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 21:36:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 31) to (Rev. 32)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 'trigger_out'

-Upgrade has removed port 'trigger_sub_word'

-Upgrade has added port 'acq_holdoff'

-Upgrade has added port 'trig_auto_timers'

-Upgrade has added port 'trig_config_b'

-Upgrade has added port 'trig_delay_reg0'

-Upgrade has added port 'trig_delay_reg1'

-Upgrade has added port 'trig_holdoff'

-Upgrade has added port 'trig_out'

-Upgrade has added port 'trig_state_a'

-Upgrade has added port 'trig_sub_word'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 21:36:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 16:58:07 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 99) to (Rev. 100)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 16:56:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 99)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 16:52:22 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 98) to (Rev. 99)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 16:41:54 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 14) to (Rev. 16)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has added port 'R_acq_status_c'

-Upgrade has added port 'R_acq_train_a'

-Upgrade has added port 'R_acq_train_b'

-Upgrade has added port 'R_trig_auto_timers'

-Upgrade has added port 'R_trig_delay_reg0'

-Upgrade has added port 'R_trig_delay_reg1'

-Upgrade has added port 'R_trig_holdoff'

-Upgrade has added port 'R_trig_state_a'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 16:05:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 97) to (Rev. 98)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has removed port 'delay_loaded_clr'

-Upgrade has added port 'train_idelaye2_ready'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 15:59:18 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_receiver_core_0_0'. These changes may impact your design.


-Upgrade has removed port 'idelay_refclk'

-Upgrade has removed port 'trigger_out'

-Upgrade has removed port 'trigger_sub_word'

-Upgrade has removed port 'trigger_unit_in'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 15:58:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 15:57:28 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0) from (Rev. 5) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 15:55:40 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_receiver_core_0_0'. These changes may impact your design.


-Upgrade has added port 'bitslip_locked'

-Upgrade has added port 'delay_load'

-Upgrade has added port 'idelay_rdy'

-Upgrade has added port 'idelay_refclk'

-Upgrade has added port 'train_done_load'

-Upgrade has added port 'train_l1a'

-Upgrade has added port 'train_l1b'

-Upgrade has added port 'train_l2a'

-Upgrade has added port 'train_l2b'

-Upgrade has added port 'train_l3a'

-Upgrade has added port 'train_l3b'

-Upgrade has added port 'train_l4a'

-Upgrade has added port 'train_l4b'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 15:55:05 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 15:26:51 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_axi_streamer_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_axi_streamer_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 96) to (Rev. 97)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_axi_streamer_0'. These changes may impact your design.


-Upgrade has added port 'acq_status_c'

-Upgrade has added port 'acq_train_a'

-Upgrade has added port 'acq_train_b'

-Upgrade has added port 'delay_l1a'

-Upgrade has added port 'delay_l1b'

-Upgrade has added port 'delay_l2a'

-Upgrade has added port 'delay_l2b'

-Upgrade has added port 'delay_l3a'

-Upgrade has added port 'delay_l3b'

-Upgrade has added port 'delay_l4a'

-Upgrade has added port 'delay_l4b'

-Upgrade has added port 'delay_load'

-Upgrade has added port 'delay_loaded_clr'

-Upgrade has added port 'train_bitslip_locked'

-Upgrade has added port 'train_delay_loaded'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 20:55:11 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 20:37:19 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 29) to (Rev. 30)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 19:47:23 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 28) to (Rev. 29)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 18:40:33 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 27) to (Rev. 28)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 18:24:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 26) to (Rev. 27)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 17:56:12 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 11:22:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 23) to (Rev. 25)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_adc_1a_hi_4567a'

-Upgrade has added port 'dbg_adc_1a_lo_4567a'

-Upgrade has added port 'dbg_adc_1b_hi_4567a'

-Upgrade has added port 'dbg_adc_1b_lo_4567a'

-Upgrade has added port 'dbg_adc_2a_hi_4567a'

-Upgrade has added port 'dbg_adc_2a_lo_4567a'

-Upgrade has added port 'dbg_adc_2b_hi_4567a'

-Upgrade has added port 'dbg_adc_2b_lo_4567a'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 11:17:43 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 11:13:26 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 11:07:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 11:02:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 18) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 10:51:13 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 16) to (Rev. 18)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_adc_1a_hi_0123a'

-Upgrade has added port 'dbg_adc_1a_lo_0123a'

-Upgrade has added port 'dbg_adc_1b_hi_0123a'

-Upgrade has added port 'dbg_adc_1b_lo_0123a'

-Upgrade has added port 'dbg_adc_2a_hi_0123a'

-Upgrade has added port 'dbg_adc_2a_lo_0123a'

-Upgrade has added port 'dbg_adc_2b_hi_0123a'

-Upgrade has added port 'dbg_adc_2b_lo_0123a'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 26 10:01:11 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 14) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 23:21:41 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 95) to (Rev. 96)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 23:13:42 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 94) to (Rev. 95)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'acq_armed'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 23:12:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 92) to (Rev. 94)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 22:57:49 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 13) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'acq_armed'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 18:19:14 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 18:18:21 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 15:16:13 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 9) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 15:04:51 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 14:54:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 14:54:29 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 13:09:09 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 12:34:35 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_comp_state_1_0123a'

-Upgrade has added port 'dbg_comp_state_1_0123b'

-Upgrade has added port 'dbg_comp_state_1_4567a'

-Upgrade has added port 'dbg_comp_state_1_4567b'

-Upgrade has added port 'dbg_comp_state_2_0123a'

-Upgrade has added port 'dbg_comp_state_2_0123b'

-Upgrade has added port 'dbg_comp_state_2_4567a'

-Upgrade has added port 'dbg_comp_state_2_4567b'

-Upgrade has added port 'dbg_ev_counter_1_0123a'

-Upgrade has added port 'dbg_ev_counter_1_0123b'

-Upgrade has added port 'dbg_ev_counter_1_4567a'

-Upgrade has added port 'dbg_ev_counter_1_4567b'

-Upgrade has added port 'dbg_ev_counter_2_0123a'

-Upgrade has added port 'dbg_ev_counter_2_0123b'

-Upgrade has added port 'dbg_ev_counter_2_4567a'

-Upgrade has added port 'dbg_ev_counter_2_4567b'

-Upgrade has added port 'dbg_trig_sig_a'

-Upgrade has added port 'dbg_trig_sig_b'

-Upgrade has added port 'trig_input_ac'

-Upgrade has added port 'trig_input_external'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 22:11:35 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 22:08:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 3) to (Rev. 5)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'C_S00_AXI_BASEADDR' is no longer present on the upgraded IP 'design_1_adc_trigger_0_0', and cannot be set to '0xFFFFFFFF'

Parameter 'C_S00_AXI_HIGHADDR' is no longer present on the upgraded IP 'design_1_adc_trigger_0_0', and cannot be set to '0x00000000'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:adc_trigger:1.0 -user_name design_1_adc_trigger_0_0
set_property -dict "\
  CONFIG.Component_Name {design_1_adc_trigger_0_0} \
  CONFIG.adc_data_clk.ASSOCIATED_BUSIF {} \
  CONFIG.adc_data_clk.ASSOCIATED_RESET {} \
  CONFIG.adc_data_clk.CLK_DOMAIN {design_1_adc_receiver_core_0_0_adc_data_clk} \
  CONFIG.adc_data_clk.FREQ_HZ {100000000} \
  CONFIG.adc_data_clk.INSERT_VIP {0} \
  CONFIG.adc_data_clk.PHASE {0.000} " [get_ips design_1_adc_trigger_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 22:01:05 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 13) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has removed port 'R_trig_a_high_low_packed'

-Upgrade has removed port 'R_trig_b_high_low_packed'

-Upgrade has removed port 'R_trig_config_0'

-Upgrade has added port 'R_trig_config_a'

-Upgrade has added port 'R_trig_level_0'

-Upgrade has added port 'R_trig_level_1'

-Upgrade has added port 'R_trig_level_2'

-Upgrade has added port 'R_trig_level_3'

-Upgrade has added port 'R_trig_level_4'

-Upgrade has added port 'R_trig_level_5'

-Upgrade has added port 'R_trig_level_6'

-Upgrade has added port 'R_trig_level_7'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 21:35:18 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_trigger_0_0'.


-Upgrade has removed interface 'S00_AXI'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has added interface 'adc_data_clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_trigger_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_araddr'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axi_arprot'

-Upgrade has removed port 's00_axi_arready'

-Upgrade has removed port 's00_axi_arvalid'

-Upgrade has removed port 's00_axi_awaddr'

-Upgrade has removed port 's00_axi_awprot'

-Upgrade has removed port 's00_axi_awready'

-Upgrade has removed port 's00_axi_awvalid'

-Upgrade has removed port 's00_axi_bready'

-Upgrade has removed port 's00_axi_bresp'

-Upgrade has removed port 's00_axi_bvalid'

-Upgrade has removed port 's00_axi_rdata'

-Upgrade has removed port 's00_axi_rready'

-Upgrade has removed port 's00_axi_rresp'

-Upgrade has removed port 's00_axi_rvalid'

-Upgrade has removed port 's00_axi_wdata'

-Upgrade has removed port 's00_axi_wready'

-Upgrade has removed port 's00_axi_wstrb'

-Upgrade has removed port 's00_axi_wvalid'

-Upgrade has added port 'adc_bus'

-Upgrade has added port 'adc_data_clk'

-Upgrade has added port 'trig_config_a'

-Upgrade has added port 'trig_level_0'

-Upgrade has added port 'trig_level_1'

-Upgrade has added port 'trig_level_2'

-Upgrade has added port 'trig_level_3'

-Upgrade has added port 'trig_level_4'

-Upgrade has added port 'trig_level_5'

-Upgrade has added port 'trig_level_6'

-Upgrade has added port 'trig_level_7'

-Upgrade has added port 'trigger_out'

-Upgrade has added port 'trigger_sub_word'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'design_1_adc_trigger_0_0', and cannot be set to '32'

Parameter 'C_S00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'design_1_adc_trigger_0_0', and cannot be set to '4'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:adc_trigger:1.0 -user_name design_1_adc_trigger_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_1_adc_trigger_0_0} " [get_ips design_1_adc_trigger_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 21:34:31 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_trigger_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_trigger_0_0 (xilinx.com:user:adc_trigger:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 16:51:04 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 11) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 16:50:21 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 16:38:42 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 16:35:53 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 25) to (Rev. 26)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgraded port 'R_csi_line_count' width 16 differs from original width 6







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 16:32:50 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgraded port 'R_csi_line_count' width 16 differs from original width 6







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 16:31:44 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 15:54:59 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 91) to (Rev. 92)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 12:07:30 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 90) to (Rev. 91)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 11:44:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 89) to (Rev. 90)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 11:35:50 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 87) to (Rev. 89)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 11:22:30 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 85) to (Rev. 87)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 11:10:54 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 83) to (Rev. 85)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 10:53:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 82) to (Rev. 83)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 10:50:15 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 81) to (Rev. 82)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 10:02:59 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 77) to (Rev. 81)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 08:38:46 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 76) to (Rev. 77)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 01:10:27 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 75) to (Rev. 76)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 00:42:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 74) to (Rev. 75)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'pll_lock_idelaye2_clkref'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 00:33:07 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 72) to (Rev. 74)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'acq_reset_irq_gen'

-Upgrade has added port 'dbg_acq_have_trig'

-Upgrade has added port 'dbg_acq_tvalid_mask'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 17:10:54 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 72)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 17:04:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 71) to (Rev. 72)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 17:04:04 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 71)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 17:00:53 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 70) to (Rev. 71)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 16:57:16 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has removed port 'R_acq_demux_mode'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 16:37:17 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has added port 'R_acq_ctrl_a'

-Upgrade has added port 'R_acq_status_a'

-Upgrade has added port 'R_acq_status_b'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 16:14:46 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 68) to (Rev. 70)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_test_streamer_0_0'.


-Upgrade has added interface 'dbg_acq_fifo_reset' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'dbg_acq_trig_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_acq_abort'

-Upgrade has added port 'dbg_acq_axi_run'

-Upgrade has added port 'dbg_acq_data_valid'

-Upgrade has added port 'dbg_acq_depth_mux'

-Upgrade has added port 'dbg_acq_eof'

-Upgrade has added port 'dbg_acq_fifo_reset'

-Upgrade has added port 'dbg_acq_run'

-Upgrade has added port 'dbg_acq_trig_mask'

-Upgrade has added port 'dbg_acq_trig_rst'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 16:10:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 67) to (Rev. 68)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_test_streamer_0_0'.


-Upgrade has removed interface 'acq_trig_rst'

-Upgrade has removed interface 'adc_fifo_reset'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has removed port 'acq_abort'

-Upgrade has removed port 'acq_axi_run'

-Upgrade has removed port 'acq_depth_mux'

-Upgrade has removed port 'acq_done'

-Upgrade has removed port 'acq_full_data_loss'

-Upgrade has removed port 'acq_have_trig'

-Upgrade has removed port 'acq_run'

-Upgrade has removed port 'acq_trig_mask'

-Upgrade has removed port 'acq_trig_rst'

-Upgrade has removed port 'adc_data_valid'

-Upgrade has removed port 'adc_eof'

-Upgrade has removed port 'adc_fifo_reset'

-Upgrade has added port 'acq_ctrl_a'

-Upgrade has added port 'acq_status_a'

-Upgrade has added port 'acq_status_b'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 14:07:37 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 65) to (Rev. 67)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 14:06:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 64) to (Rev. 65)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 13:25:30 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_receiver_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_receiver_core_0_0 (xilinx.com:user:adc_receiver_core:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_receiver_core_0_0'.


-Upgrade has removed interface 'S00_AXIS'

-Upgrade has removed interface 'S00_AXIS_CLK'

-Upgrade has removed interface 'S00_AXIS_RST'

-Upgrade has added interface 'adc_data_clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'g_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_receiver_core_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_axis_aclk'

-Upgrade has removed port 's00_axis_aresetn'

-Upgrade has removed port 's00_axis_tdata'

-Upgrade has removed port 's00_axis_tlast'

-Upgrade has removed port 's00_axis_tready'

-Upgrade has removed port 's00_axis_tstrb'

-Upgrade has removed port 's00_axis_tvalid'

-Upgrade has added port 'adc_bus'

-Upgrade has added port 'adc_data_clk'

-Upgrade has added port 'adc_fclk_n'

-Upgrade has added port 'adc_fclk_p'

-Upgrade has added port 'adc_l1a_n'

-Upgrade has added port 'adc_l1a_p'

-Upgrade has added port 'adc_l1b_n'

-Upgrade has added port 'adc_l1b_p'

-Upgrade has added port 'adc_l2a_n'

-Upgrade has added port 'adc_l2a_p'

-Upgrade has added port 'adc_l2b_n'

-Upgrade has added port 'adc_l2b_p'

-Upgrade has added port 'adc_l3a_n'

-Upgrade has added port 'adc_l3a_p'

-Upgrade has added port 'adc_l3b_n'

-Upgrade has added port 'adc_l3b_p'

-Upgrade has added port 'adc_l4a_n'

-Upgrade has added port 'adc_l4a_p'

-Upgrade has added port 'adc_l4b_n'

-Upgrade has added port 'adc_l4b_p'

-Upgrade has added port 'adc_lclk_n'

-Upgrade has added port 'adc_lclk_p'

-Upgrade has added port 'clk_idelay_refclk'

-Upgrade has added port 'clk_master'

-Upgrade has added port 'g_rst'

-Upgrade has added port 'trigger_out'

-Upgrade has added port 'trigger_sub_word'

-Upgrade has added port 'trigger_unit_in'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'design_1_adc_receiver_core_0_0', and cannot be set to '32'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:adc_receiver_core:1.0 -user_name design_1_adc_receiver_core_0_0
set_property -dict "\
  CONFIG.Component_Name {design_1_adc_receiver_core_0_0} " [get_ips design_1_adc_receiver_core_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 13:02:23 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_simple_reset_control_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_simple_reset_control_0_0 (xilinx.com:user:simple_reset_controller:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_simple_reset_control_0_0'.


-Upgrade has removed interface 'S00_AXIS'

-Upgrade has removed interface 'S00_AXIS_CLK'

-Upgrade has removed interface 'S00_AXIS_RST'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_simple_reset_control_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_axis_aclk'

-Upgrade has removed port 's00_axis_aresetn'

-Upgrade has removed port 's00_axis_tdata'

-Upgrade has removed port 's00_axis_tlast'

-Upgrade has removed port 's00_axis_tready'

-Upgrade has removed port 's00_axis_tstrb'

-Upgrade has removed port 's00_axis_tvalid'

-Upgrade has added port 'clk_master'

-Upgrade has added port 'g_rst_gen'

-Upgrade has added port 'g_rst_trig_ps'


4. Customization warnings
-------------------------

Parameter 'C_S00_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'design_1_simple_reset_control_0_0', and cannot be set to '32'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:simple_reset_controller:1.0 -user_name design_1_simple_reset_control_0_0
set_property -dict "\
  CONFIG.Component_Name {design_1_simple_reset_control_0_0} " [get_ips design_1_simple_reset_control_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 19 21:05:23 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 4) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has added port 'R_trig_a_high_low_packed'

-Upgrade has added port 'R_trig_b_high_low_packed'

-Upgrade has added port 'R_trig_config_0'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 19 21:04:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 18 19:52:33 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 24) to (Rev. 25)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has removed port 'csi_debug_ctrl_bram_base'

-Upgrade has added port 'csi_debug_mipi_read_req'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 18 19:49:39 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 18 19:25:15 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 21) to (Rev. 23)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_csi_gearbox_dma_0_0'.


-Upgrade has added interface 'dbg_ref_clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_ref_clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 18 14:09:07 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 17 23:04:40 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 20) to (Rev. 21)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_csi_gearbox_dma_0_0'.


-Upgrade has added interface 'csi_clk_n' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'csi_clk_p' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'csi_debug_state_timer_rst' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'g_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgraded port 'csi_done' out differs from original direction in







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 17 22:57:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 18) to (Rev. 20)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_csi_gearbox_dma_0_0'.


-Upgrade has removed interface 'csi_clk_n'

-Upgrade has removed interface 'csi_clk_p'

-Upgrade has removed interface 'csi_debug_state_timer_rst'

-Upgrade has removed interface 'g_rst'

-Upgrade has removed interface 'mipi_mx_clk'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 17 22:53:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 17) to (Rev. 18)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_csi_gearbox_dma_0_0'.


-Upgrade has added interface 'csi_clk_n' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'csi_clk_p' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'csi_debug_state_timer_rst' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'g_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has removed port 'mipi_data'

-Upgrade has removed port 'mipi_mx_clk'

-Upgrade has removed port 'mipi_read_req'

-Upgrade has removed port 'mipi_read_valid'

-Upgrade has added port 'R_csi_control_flags'

-Upgrade has added port 'R_csi_data_type'

-Upgrade has added port 'R_csi_line_byte_count'

-Upgrade has added port 'R_csi_line_count'

-Upgrade has added port 'R_csi_wct_frame'

-Upgrade has added port 'csi_clk_n'

-Upgrade has added port 'csi_clk_p'

-Upgrade has added port 'csi_ctrl_state_dbg'

-Upgrade has added port 'csi_d0_n'

-Upgrade has added port 'csi_d0_p'

-Upgrade has added port 'csi_d1_n'

-Upgrade has added port 'csi_d1_p'

-Upgrade has added port 'csi_debug_ctrl_bram_base'

-Upgrade has added port 'csi_debug_data_mux_out'

-Upgrade has added port 'csi_debug_fifo_read_valid'

-Upgrade has added port 'csi_debug_fifo_space_available'

-Upgrade has added port 'csi_debug_mipi_state'

-Upgrade has added port 'csi_debug_state_timer'

-Upgrade has added port 'csi_debug_state_timer2'

-Upgrade has added port 'csi_debug_state_timer_rst'

-Upgrade has added port 'csi_debug_tx_size'

-Upgrade has added port 'csi_done'

-Upgrade has added port 'csi_end_frame'

-Upgrade has added port 'csi_lpclk_n'

-Upgrade has added port 'csi_lpclk_p'

-Upgrade has added port 'csi_lpd0_n'

-Upgrade has added port 'csi_lpd0_p'

-Upgrade has added port 'csi_lpd1_n'

-Upgrade has added port 'csi_lpd1_p'

-Upgrade has added port 'csi_mipi_busy_dbg'

-Upgrade has added port 'csi_mipi_done_dbg'

-Upgrade has added port 'csi_mipi_init_idle_dbg'

-Upgrade has added port 'csi_mipi_init_long_dbg'

-Upgrade has added port 'csi_mipi_init_short_dbg'

-Upgrade has added port 'csi_sleep'

-Upgrade has added port 'csi_start_frame'

-Upgrade has added port 'csi_start_lines'

-Upgrade has added port 'csi_stop'

-Upgrade has added port 'g_rst'

-Upgrade has added port 'mod_clk_I'

-Upgrade has added port 'mod_clk_Q'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 17 21:59:44 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_FabCfg_NextGen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_FabCfg_NextGen_0_0 (xilinx.com:user:FabCfg_NextGen:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_FabCfg_NextGen_0_0'. These changes may impact your design.


-Upgrade has added port 'K_in_bitstream_version'

-Upgrade has added port 'R_acq_demux_mode'

-Upgrade has added port 'R_acq_size_a'

-Upgrade has added port 'R_acq_size_b'

-Upgrade has added port 'R_acq_trigger_ptr'

-Upgrade has added port 'R_csi_control_flags'

-Upgrade has added port 'R_csi_data_type'

-Upgrade has added port 'R_csi_line_byte_count'

-Upgrade has added port 'R_csi_line_count'

-Upgrade has added port 'R_gpio_test'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 16 19:21:06 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 15 18:20:39 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 15 15:33:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 15 11:36:22 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 23:20:31 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 23:02:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 18:56:21 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 18:45:53 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 63) to (Rev. 64)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 18:33:58 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 62) to (Rev. 63)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 18:20:58 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 61) to (Rev. 62)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 18:17:21 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 60) to (Rev. 61)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 18:11:28 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 16:17:20 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgraded port 's00_axis_tdata' width 64 differs from original width 32

-Upgraded port 's00_axis_tstrb' width 8 differs from original width 4


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXIS_TDATA_WIDTH' from '64' to '32' has been ignored for IP 'design_1_csi_gearbox_dma_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:csi_gearbox_dma:1.0 -user_name design_1_csi_gearbox_dma_0_0
set_property -dict "\
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {design_1_csi_gearbox_dma_0_0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_1_processing_system7_0_1_FCLK_CLK0} \
  CONFIG.S00_AXIS.FREQ_HZ {177777771} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {design_1_processing_system7_0_1_FCLK_CLK0} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {177777771} \
  CONFIG.S00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXIS_CLK.PHASE {0.000} \
  CONFIG.S00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.mipi_mx_clk.ASSOCIATED_BUSIF {} \
  CONFIG.mipi_mx_clk.ASSOCIATED_RESET {} \
  CONFIG.mipi_mx_clk.CLK_DOMAIN {design_1_CSI_BRAM_CLKB} \
  CONFIG.mipi_mx_clk.FREQ_HZ {100000000} \
  CONFIG.mipi_mx_clk.INSERT_VIP {0} \
  CONFIG.mipi_mx_clk.PHASE {0.000} " [get_ips design_1_csi_gearbox_dma_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 15:57:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 3) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_fifo_data_ct'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 14:48:02 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_csi_gearbox_dma_0_0'.


-Upgrade has added interface 'mipi_mx_clk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_csi_gearbox_dma_0_0'. These changes may impact your design.


-Upgrade has added port 'mipi_data'

-Upgrade has added port 'mipi_mx_clk'

-Upgrade has added port 'mipi_read_req'

-Upgrade has added port 'mipi_read_valid'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 14 14:47:00 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_csi_gearbox_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_csi_gearbox_dma_0_0 (xilinx.com:user:csi_gearbox_dma:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 12 13:12:32 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 59) to (Rev. 60)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 27 22:24:37 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 58) to (Rev. 59)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 23:01:29 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 57) to (Rev. 58)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 22:43:04 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 56) to (Rev. 57)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 20:45:14 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 55) to (Rev. 56)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 20:06:30 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 54) to (Rev. 55)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 19:40:21 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 53) to (Rev. 54)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 18:32:43 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 52) to (Rev. 53)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 21 16:33:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 51) to (Rev. 52)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 15 12:45:21 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 49) to (Rev. 50)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 15 12:42:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 50) to (Rev. 49)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 20:47:02 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 47) to (Rev. 49)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 20:23:18 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 46) to (Rev. 47)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 18:32:12 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 45) to (Rev. 46)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 18:12:51 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 44) to (Rev. 45)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_trig_post_fifo'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 22:34:29 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 43) to (Rev. 44)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 22:17:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 42) to (Rev. 43)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 22:02:23 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 41) to (Rev. 42)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 21:48:02 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 39) to (Rev. 41)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 13 21:12:58 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 22:20:43 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 37) to (Rev. 38)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 21:46:44 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 21:28:41 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 20:29:34 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 35)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 20:28:19 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 35)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 18:34:24 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 11 21:27:35 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 11 19:29:40 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb 10 21:43:36 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb  9 18:56:37 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb  9 16:08:57 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 28) to (Rev. 30)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgraded port 'dbg_rd_data_count' width 16 differs from original width 10

-Upgraded port 'dbg_wr_data_count' width 16 differs from original width 10

-Upgrade has removed port 'adc_fifo_full'

-Upgrade has added port 'acq_full_data_loss'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb  9 16:07:58 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 27) to (Rev. 28)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb  8 23:03:11 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 26) to (Rev. 27)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb  8 22:40:04 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb  7 16:09:31 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 24) to (Rev. 25)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb  6 21:53:11 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb  6 20:33:34 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 21) to (Rev. 23)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_acq_axi_downcounter'

-Upgrade has added port 'dbg_acq_axi_running'

-Upgrade has added port 'dbg_acq_axi_upcounter'

-Upgrade has added port 'dbg_acq_trigger_out_ctr'

-Upgrade has added port 'dbg_adcstream_state'

-Upgrade has added port 'dbg_axi_rdy'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb  4 19:44:42 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb  4 18:56:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb  4 18:34:40 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 18) to (Rev. 20)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_test_streamer_0_0'.


-Upgrade has added interface 'acq_trig_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'acq_abort'

-Upgrade has added port 'acq_axi_run'

-Upgrade has added port 'acq_depth_a'

-Upgrade has added port 'acq_depth_b'

-Upgrade has added port 'acq_depth_mux'

-Upgrade has added port 'acq_done'

-Upgrade has added port 'acq_have_trig'

-Upgrade has added port 'acq_run'

-Upgrade has added port 'acq_trig_mask'

-Upgrade has added port 'acq_trig_rst'

-Upgrade has added port 'trigger_in'

-Upgrade has added port 'trigger_out'

-Upgrade has added port 'trigger_pos'

-Upgrade has added port 'trigger_sub_word'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_1_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_blk_mem_gen_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_blk_mem_gen_0_1 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 19) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 19) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_dma_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_dma_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 19) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1) to (Rev. 2)

2. Upgrade messages
-------------------

Removed parameter C_SELECT_XPM






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:56 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 18)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:49 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_wiz_1_idelay_refclk'

1. Summary
----------

SUCCESS in the upgrade of clk_wiz_1_idelay_refclk (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_wiz_0'

1. Summary
----------

SUCCESS in the upgrade of clk_wiz_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:46 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 2) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 27 21:04:44 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'axi_dma_0'

1. Summary
----------

SUCCESS in the upgrade of axi_dma_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 19) to (Rev. 21)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 25 12:24:15 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 25 11:03:22 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 23 22:51:08 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 23 22:46:34 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 23 22:15:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 14) to (Rev. 15)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'dbg_rd_data_count'

-Upgrade has added port 'dbg_wr_data_count'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 23 21:19:38 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 23 19:51:28 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 23 11:45:12 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 7) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 22:12:46 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 21:59:47 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 20:50:52 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 20:37:02 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 20:30:45 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 20:12:34 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_streamer:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan 22 19:38:10 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 from xilinx.com:user:adc_test_streamer:2.0 (Rev. 11) to xilinx.com:user:adc_streamer:2.0 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_adc_test_streamer_0_0'.


-Upgrade has added interface 'adc_data_clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'adc_fifo_reset' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'adc_data_clk'

-Upgrade has added port 'adc_data_valid'

-Upgrade has added port 'adc_eof'

-Upgrade has added port 'adc_fifo_full'

-Upgrade has added port 'adc_fifo_reset'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jan 12 18:02:13 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  2 23:02:35 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0 (Rev. 10)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  2 22:59:30 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 64 differs from original width 32

-Upgraded port 'm00_axis_tstrb' width 8 differs from original width 4


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '64' to '32' has been ignored for IP 'design_1_adc_test_streamer_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:adc_test_streamer:2.0 -user_name design_1_adc_test_streamer_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_START_COUNT {32} \
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {design_1_adc_test_streamer_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXIS_CLK.PHASE {0.000} \
  CONFIG.M00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_adc_test_streamer_0_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  2 22:54:09 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  2 22:50:33 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_adc_test_streamer_0_0'. These changes may impact your design.


-Upgrade has added port 'adc_bus'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan  2 16:33:57 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 25 20:49:00 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 20 01:05:39 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 20 00:40:59 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 20 00:19:23 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 19 23:49:41 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 19 23:29:31 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z014sclg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_adc_test_streamer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_adc_test_streamer_0_0 (xilinx.com:user:adc_test_streamer:2.0) from (Rev. 1) to (Rev. 2)

