#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 20 13:44:53 2020
# Process ID: 12212
# Current directory: D:/Vivado/catch_pdm_zedboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14688 D:\Vivado\catch_pdm_zedboard\catch_pdm_zedboard.xpr
# Log file: D:/Vivado/catch_pdm_zedboard/vivado.log
# Journal file: D:/Vivado/catch_pdm_zedboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 792.922 ; gain = 162.402
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Nov 20 13:46:36 2020] Launched impl_1...
Run output will be captured here: D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.runs/impl_1/runme.log
add_files -norecurse -scan_for_includes {D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_dma_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_1_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_3_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_clkgen_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_2_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_util_vector_logic_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_vdma_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_hdmi_tx_16b_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_ahblite_bridge_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_clock_generator_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_vga_flyinglogo_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_spdif_tx_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_iic_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_processing_system7_0_wrapper.ngc}
import_files -norecurse {D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_dma_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_1_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_3_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_clkgen_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_interconnect_2_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_util_vector_logic_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_vdma_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_hdmi_tx_16b_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_ahblite_bridge_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_clock_generator_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_vga_flyinglogo_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_spdif_tx_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_axi_iic_0_wrapper.ngc D:/Vivado/Lab11_example_Zedboard/DD_FIR/DD_FIR.srcs/sources_1/imports/vivado_demo/imple/system_processing_system7_0_wrapper.ngc}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Nov 20 13:52:26 2020] Launched synth_1...
Run output will be captured here: D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.runs/synth_1/runme.log
[Fri Nov 20 13:52:26 2020] Launched impl_1...
Run output will be captured here: D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.runs/impl_1/runme.log
set_param  general.maxThreads 8
8
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248470371
set_property PROGRAM.FILE {D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.runs/impl_1/system.bit} [get_hw_devices xc7z020_0]
current_hw_device [get_hw_devices xc7z020_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property PROGRAM.FILE {D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.runs/impl_1/system.bit} [get_hw_devices xc7z020_0]
program_hw_devices [get_hw_devices xc7z020_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property PROGRAM.FILE {D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.runs/impl_1/system.bit} [get_hw_devices xc7z020_0]
program_hw_devices [get_hw_devices xc7z020_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
add_files -norecurse -scan_for_includes D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/new/input_pdm.v
import_files -norecurse D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/new/input_pdm.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.srcs/sources_1/imports/code/system.v D:/Vivado/catch_pdm_zedboard/catch_pdm_zedboard.srcs/sources_1/imports/new/input_pdm.v}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 22:06:21 2020...
