# SevenSegmentDecoder
This project implements a seven-segment decoder using Verilog on the DE10-Lite FPGA board. The decoder converts binary inputs into outputs that light up a seven-segment display.

The decoder converts binary inputs into outputs that light up a seven-segment display.
