library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Game_Tb is
end Game_Tb;

architecture Simulation of Game_Tb is
	signal s_reset, s_clk, s_enable, s_dIn1, s_dIn2 : std_logic; 
	
	signal s_set1, s_set2: std_logic;
	signal s_dOut1, s_dOut2: std_logic_vector(2 downto 0);
begin 

	uut: entity work.Game(Behav)
		  port map(enable => s_enable,
					  clk    => s_clk,
					  reset  => s_reset,
					  dIn1   => s_dIn1,
					  dIn2   => s_dIn2,
					  set1   => s_set1,
					  set2   => s_set2,
					  dOut1  => s_dOut1,
					  dOut2  => s_dOut2);
	
	clk_proc: process
	begin
		s_clk <= '0'; wait for 100 ns;
		s_clk <= '1'; wait for 100 ns;		--rising_edge nos 100 ns, 300 ns, 500 ns...
	end process;
	
	stim_proc: process
	begin
		s_reset  <= '1';
		s_enable <= '0';
		s_dIn1   <= '0';
		s_dIn2   <= '0';
		wait for 325 ns;
		
		s_reset  <= '0';
		s_enable <= '1';
		wait for 25 ns;		--350ns
		
		s_dIn1 <= '1';
		wait for 725 ns;		-- 1075 ns
		
		s_dIn1 <= '0';
		wait for 200 ns;		--1275 ns
		
		s_dIn2 <= '1';
		wait for 850 ns;		-- 2125 ns
		
		s_dIn2 <= '0';
		wait for 200 ns;		-- 2325 ns
		
		s_dIn1 <= '1';
		s_dIn2 <= '0';
		wait for 525 ns;		-- 2850 ns
		
		s_dIn1 <= '0';
		s_dIn2 <= '1';
		wait for 1025 ns;  --3875 ns
		
		s_dIn1 <= '0';
		s_dIn2 <= '0';
		wait for 25 ns;
	
		
	end process;
end Simulation;