Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 00:24:35 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : mkDelayWorker32B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.773%)  route 0.106ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[2]/Q
                         net (fo=2, unplaced)         0.106     0.808    ars1/fifo_1/ram1/mem_reg_0_15_0_5/DIB0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_0_5/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     0.694    ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.773%)  route 0.106ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[14]/Q
                         net (fo=2, unplaced)         0.106     0.808    ars1/fifo_1/ram1/mem_reg_0_15_12_17/DIB0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_12_17/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     0.694    ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.773%)  route 0.106ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[20]/Q
                         net (fo=2, unplaced)         0.106     0.808    ars1/fifo_1/ram1/mem_reg_0_15_18_23/DIB0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_18_23/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     0.694    ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.773%)  route 0.106ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[26]/Q
                         net (fo=2, unplaced)         0.106     0.808    ars1/fifo_1/ram1/mem_reg_0_15_24_29/DIB0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_24_29/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     0.694    ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.773%)  route 0.106ns (47.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[8]/Q
                         net (fo=2, unplaced)         0.106     0.808    ars1/fifo_1/ram1/mem_reg_0_15_6_11/DIB0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     0.694    ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.228%)  route 0.108ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[4]/Q
                         net (fo=2, unplaced)         0.108     0.811    ars1/fifo_1/ram1/mem_reg_0_15_0_5/DIC0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_0_5/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.691    ars1/fifo_1/ram1/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.228%)  route 0.108ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[16]/Q
                         net (fo=2, unplaced)         0.108     0.811    ars1/fifo_1/ram1/mem_reg_0_15_12_17/DIC0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_12_17/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.691    ars1/fifo_1/ram1/mem_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.228%)  route 0.108ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[22]/Q
                         net (fo=2, unplaced)         0.108     0.811    ars1/fifo_1/ram1/mem_reg_0_15_18_23/DIC0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_18_23/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.691    ars1/fifo_1/ram1/mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.228%)  route 0.108ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[28]/Q
                         net (fo=2, unplaced)         0.108     0.811    ars1/fifo_1/ram1/mem_reg_0_15_24_29/DIC0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_24_29/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.691    ars1/fifo_1/ram1/mem_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ars4/fifo_1/ram1/q_b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.228%)  route 0.108ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.253     0.585    ars4/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars4/fifo_1/ram1/q_b_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  ars4/fifo_1/ram1/q_b_reg[10]/Q
                         net (fo=2, unplaced)         0.108     0.811    ars1/fifo_1/ram1/mem_reg_0_15_6_11/DIC0
                         RAMD32                                       r  ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.267     0.781    ars1/fifo_1/ram1/mem_reg_0_15_6_11/WCLK
                                                                      r  ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     0.691    ars1/fifo_1/ram1/mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.120    




