// Seed: 1659763548
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6
);
  assign id_6 = id_4;
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11
);
  always @(posedge id_2) begin : LABEL_0
    id_4 = id_5;
  end
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_4,
      id_6,
      id_5,
      id_4
  );
endmodule
