read -sv run_verilog_mid/adder_32b_19_50_7370c5559a1c87c96ce261101e203264.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_50_7370c5559a1c87c96ce261101e203264_yosys.v
