
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.273267                       # Number of seconds simulated
sim_ticks                                273267139000                       # Number of ticks simulated
final_tick                               16717669052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40171                       # Simulator instruction rate (inst/s)
host_op_rate                                    52817                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              109773276                       # Simulator tick rate (ticks/s)
host_mem_usage                                2862120                       # Number of bytes of host memory used
host_seconds                                  2489.38                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     131480905                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172201856                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172202496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             640                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82520448                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82520448                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 10                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2690654                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2690664                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1289382                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1289382                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 2342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            630159399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               630161741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            2342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               2342                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         301977209                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              301977209                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         301977209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                2342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           630159399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              932138950                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2691334                       # number of replacements
system.l2.tagsinuse                       4088.813873                       # Cycle average of tags in use
system.l2.total_refs                          1695561                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2695429                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.629051                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16445972332500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.428042                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.023935                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4076.361896                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.995206                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998246                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               220880                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  220880                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1479554                       # number of Writeback hits
system.l2.Writeback_hits::total               1479554                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               4047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4047                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                224927                       # number of demand (read+write) hits
system.l2.demand_hits::total                   224927                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               224927                       # number of overall hits
system.l2.overall_hits::total                  224927                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2690547                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2690557                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 107                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2690654                       # number of demand (read+write) misses
system.l2.demand_misses::total                2690664                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 10                       # number of overall misses
system.l2.overall_misses::cpu.data            2690654                       # number of overall misses
system.l2.overall_misses::total               2690664                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       551000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 146466550500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    146467101500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      5591000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5591000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        551000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  146472141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     146472692500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       551000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 146472141500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    146472692500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2911427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2911437                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1479554                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1479554                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4154                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                10                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2915581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2915591                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               10                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2915581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2915591                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.924133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.924134                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.025758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025758                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.922853                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922854                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.922853                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922854                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        55100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54437.462159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54437.464622                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52252.336449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52252.336449                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        55100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54437.375263                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54437.377725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        55100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54437.375263                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54437.377725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289382                       # number of writebacks
system.l2.writebacks::total                   1289382                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2690547                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2690557                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            107                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2690654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2690664                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2690654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2690664                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       429000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 113362420500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 113362849500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4286000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       429000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 113366706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113367135500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       429000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 113366706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113367135500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.924133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.924134                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025758                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.922853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922854                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.922853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922854                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        42900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42133.596068                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42133.598917                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40056.074766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40056.074766                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        42900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42133.513451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42133.516299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        42900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42133.513451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42133.516299                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8609409                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8609409                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            200048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2963021                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2961930                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.963179                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        546534278                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10056910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100532349                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8609409                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2961930                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      69671998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  400096                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              272060568                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10005330                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    22                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          351989524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.375455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.767934                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                282352600     80.22%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7117525      2.02%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 62519399     17.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            351989524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015753                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.183945                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 50653763                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             231569798                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  50963430                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              18602482                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 200048                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              132014327                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 200048                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 71143680                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               195895857                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27191862                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              57558076                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              131823756                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               30609144                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           158802325                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             402544848                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        402544848                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   569353                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  85491694                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24229274                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24355307                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131660956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 131639283                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined          154297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       454063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     351989524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.373986                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.560310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           234399301     66.59%     66.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           103541163     29.42%     96.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14049060      3.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       351989524                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7388213    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83054698     63.09%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24229274     18.41%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24355307     18.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131639283                       # Type of FU issued
system.cpu.iq.rate                           0.240862                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     7388213                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.056125                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          622656303                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         131815253                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    131481767                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              139027492                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       131488                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           10                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 200048                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                56507063                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9044206                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131660956                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             11872                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24229274                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24355307                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                6938351                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50088                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       149960                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200048                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131543503                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24159522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             95780                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     48514829                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8581311                       # Number of branches executed
system.cpu.iew.exec_stores                   24355307                       # Number of stores executed
system.cpu.iew.exec_rate                     0.240687                       # Inst execution rate
system.cpu.iew.wb_sent                      131481789                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131481767                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38882265                       # num instructions producing a value
system.cpu.iew.wb_consumers                  42203717                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.240574                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.921300                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          180051                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            200048                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    351789476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.373749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.519143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    226543778     64.40%     64.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    119010491     33.83%     98.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6235207      1.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    351789476                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              131480905                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453083                       # Number of memory references committed
system.cpu.commit.loads                      24097786                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480904                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6235207                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    477215225                       # The number of ROB reads
system.cpu.rob.rob_writes                   263521960                       # The number of ROB writes
system.cpu.timesIdled                         2410000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       194544754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     131480905                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               5.465343                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.465343                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.182971                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.182971                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                336311225                       # number of integer regfile reads
system.cpu.int_regfile_writes               158233824                       # number of integer regfile writes
system.cpu.misc_regfile_reads                65577039                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                  9.894201                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10005320                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     10                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                    1000532                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst       9.894201                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.019325                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.019325                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10005320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10005320                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10005320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10005320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10005320                       # number of overall hits
system.cpu.icache.overall_hits::total        10005320                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           10                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            10                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           10                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             10                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           10                       # number of overall misses
system.cpu.icache.overall_misses::total            10                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst       581000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       581000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst       581000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       581000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst       581000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       581000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10005330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10005330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10005330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10005330                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10005330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10005330                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        58100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        58100                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        58100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        58100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        58100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        58100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           10                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           10                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       561000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       561000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        56100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        56100                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        56100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        56100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        56100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        56100                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2915069                       # number of replacements
system.cpu.dcache.tagsinuse                511.887665                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45599190                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2915581                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.639830                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444704744000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.887665                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999781                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999781                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21248050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21248050                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24351140                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24351140                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45599190                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45599190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45599190                       # number of overall hits
system.cpu.dcache.overall_hits::total        45599190                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2911450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2911450                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4154                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2915604                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2915604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2915604                       # number of overall misses
system.cpu.dcache.overall_misses::total       2915604                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 157803278500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 157803278500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     58529000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58529000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 157861807500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 157861807500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 157861807500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 157861807500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24159500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24159500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355294                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48514794                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48514794                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48514794                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48514794                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.120510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.120510                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000171                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.060097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060097                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.060097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060097                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54200.923423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54200.923423                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14089.792971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14089.792971                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54143.775183                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54143.775183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54143.775183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54143.775183                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1479554                       # number of writebacks
system.cpu.dcache.writebacks::total           1479554                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           23                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2911427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2911427                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4154                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2915581                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2915581                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2915581                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2915581                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 151979389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 151979389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     50221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     50221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 152029610500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 152029610500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 152029610500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 152029610500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.120509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.120509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.060097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.060097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060097                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52200.996109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52200.996109                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12089.792971                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12089.792971                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52143.847316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52143.847316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52143.847316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52143.847316                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
