;redcode
;assert 1
	SPL 0, #209
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMN 12, <10
	DJN -31, @-120
	SLT 12, @10
	SLT 10, 30
	CMP #9, 0
	SUB -390, 112
	SLT 10, 30
	SUB #12, @200
	ADD #12, @200
	SUB #-121, 503
	SUB #-121, 503
	JMN <121, @106
	SUB @127, 106
	ADD -7, <-20
	SUB @-121, 103
	SUB @-121, 103
	JMN 0, 1
	SPL 39, 211
	ADD -1, <-20
	ADD <350, -600
	MOV -7, <-20
	DJN -1, @-910
	JMZ -1, @-20
	SUB #12, @200
	SUB <380, 600
	SUB <380, 600
	SLT 12, @10
	SUB @121, 106
	SLT -7, <-120
	JMP -1, @-20
	SUB #-129, 503
	MOV 12, @10
	SUB 0, <-30
	SUB #-129, 503
	SPL @12, #200
	CMP #12, @200
	ADD -31, <-120
	SUB @-127, 900
	JMN @312, #200
	CMP -207, <-120
	SLT 20, @12
	SPL 0, #209
	CMP -207, <-120
	CMP @-127, 101
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
