Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct  4 15:53:38 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gates_timing_summary_routed.rpt -pb gates_timing_summary_routed.pb -rpx gates_timing_summary_routed.rpx -warn_on_violation
| Design       : gates
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switch_1
                            (input port)
  Destination:            o_nand
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.334ns  (logic 5.115ns (54.799%)  route 4.219ns (45.201%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  i_switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_switch_1_IBUF_inst/O
                         net (fo=5, routed)           1.581     3.042    i_switch_1_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.124     3.166 r  o_nand_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.638     5.804    o_nand_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.334 r  o_nand_OBUF_inst/O
                         net (fo=0)                   0.000     9.334    o_nand
    E19                                                               r  o_nand (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_1
                            (input port)
  Destination:            o_and
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 5.326ns (58.277%)  route 3.813ns (41.723%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_switch_1_IBUF_inst/O
                         net (fo=5, routed)           1.584     3.045    i_switch_1_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.152     3.197 r  o_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.229     5.427    o_and_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.713     9.139 r  o_and_OBUF_inst/O
                         net (fo=0)                   0.000     9.139    o_and
    U16                                                               r  o_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_1
                            (input port)
  Destination:            o_nor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 5.324ns (61.068%)  route 3.394ns (38.932%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  i_switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_switch_1_IBUF_inst/O
                         net (fo=5, routed)           1.581     3.042    i_switch_1_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.152     3.194 r  o_nor_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.813     5.008    o_nor_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.711     8.719 r  o_nor_OBUF_inst/O
                         net (fo=0)                   0.000     8.719    o_nor
    V19                                                               r  o_nor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_0
                            (input port)
  Destination:            o_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.611ns  (logic 5.319ns (61.771%)  route 3.292ns (38.229%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  i_switch_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  i_switch_0_IBUF_inst/O
                         net (fo=6, routed)           1.222     2.675    i_switch_0_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.150     2.825 r  o_not_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.070     4.895    o_not_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.716     8.611 r  o_not_OBUF_inst/O
                         net (fo=0)                   0.000     8.611    o_not
    U15                                                               r  o_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_1
                            (input port)
  Destination:            o_or
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.495ns  (logic 5.086ns (59.877%)  route 3.408ns (40.123%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  i_switch_1_IBUF_inst/O
                         net (fo=5, routed)           1.584     3.045    i_switch_1_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.169 r  o_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.825     4.994    o_or_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.495 r  o_or_OBUF_inst/O
                         net (fo=0)                   0.000     8.495    o_or
    U19                                                               r  o_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_0
                            (input port)
  Destination:            o_xor
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 5.085ns (62.246%)  route 3.084ns (37.754%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_switch_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  i_switch_0_IBUF_inst/O
                         net (fo=6, routed)           1.222     2.675    i_switch_0_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.124     2.799 r  o_xor_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862     4.661    o_xor_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.170 r  o_xor_OBUF_inst/O
                         net (fo=0)                   0.000     8.170    o_xor
    W18                                                               r  o_xor (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switch_1
                            (input port)
  Destination:            o_xor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.484ns (64.767%)  route 0.807ns (35.233%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_switch_1 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_switch_1_IBUF_inst/O
                         net (fo=5, routed)           0.407     0.637    i_switch_1_IBUF
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     0.682 r  o_xor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     1.082    o_xor_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.291 r  o_xor_OBUF_inst/O
                         net (fo=0)                   0.000     2.291    o_xor
    W18                                                               r  o_xor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_0
                            (input port)
  Destination:            o_or
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.468ns (59.806%)  route 0.987ns (40.194%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_switch_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_switch_0_IBUF_inst/O
                         net (fo=6, routed)           0.595     0.816    i_switch_0_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.861 r  o_or_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.392     1.253    o_or_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.455 r  o_or_OBUF_inst/O
                         net (fo=0)                   0.000     2.455    o_or
    U19                                                               r  o_or (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_0
                            (input port)
  Destination:            o_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.540ns (61.410%)  route 0.968ns (38.590%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  i_switch_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_switch_0_IBUF_inst/O
                         net (fo=6, routed)           0.477     0.698    i_switch_0_IBUF
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.042     0.740 r  o_not_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.491     1.231    o_not_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.509 r  o_not_OBUF_inst/O
                         net (fo=0)                   0.000     2.509    o_not
    U15                                                               r  o_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_0
                            (input port)
  Destination:            o_nor
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.535ns (60.547%)  route 1.000ns (39.453%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  i_switch_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_switch_0_IBUF_inst/O
                         net (fo=6, routed)           0.606     0.827    i_switch_0_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.042     0.869 r  o_nor_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.394     1.263    o_nor_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.535 r  o_nor_OBUF_inst/O
                         net (fo=0)                   0.000     2.535    o_nor
    V19                                                               r  o_nor (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_0
                            (input port)
  Destination:            o_and
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.537ns (56.681%)  route 1.175ns (43.319%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_switch_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_switch_0_IBUF_inst/O
                         net (fo=6, routed)           0.595     0.816    i_switch_0_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.043     0.859 r  o_and_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.579     1.439    o_and_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.273     2.711 r  o_and_OBUF_inst/O
                         net (fo=0)                   0.000     2.711    o_and
    U16                                                               r  o_and (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_0
                            (input port)
  Destination:            o_nand
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.497ns (51.971%)  route 1.383ns (48.029%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  i_switch_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  i_switch_0_IBUF_inst/O
                         net (fo=6, routed)           0.606     0.827    i_switch_0_IBUF
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.872 r  o_nand_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.777     1.649    o_nand_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.880 r  o_nand_OBUF_inst/O
                         net (fo=0)                   0.000     2.880    o_nand
    E19                                                               r  o_nand (OUT)
  -------------------------------------------------------------------    -------------------





