// Seed: 4115536896
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5
);
  assign #1 id_5 = id_4;
  assign id_5 = 1'b0;
  logic id_6;
  assign id_5 = {id_6, id_4 & 1'h0};
  logic id_7;
endmodule
