# Python
venv/
__pycache__/
*.py[cod]

# Verilog/Simulare
trng_sim.vvp
trng_wave.vcd
random_bits.txt
