

================================================================
== Vivado HLS Report for 'fc_FC2'
================================================================
* Date:           Sun Mar  8 14:26:41 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution2_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51241|  51241|  51241|  51241|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- OUT     |  51240|  51240|       610|          -|          -|    84|    no    |
        | + IN     |    606|    606|        12|          5|          1|   120|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     98|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       33|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        0|      -|     285|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       33|      5|     633|    966|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3kbM_U81  |lenet_fadd_32ns_3kbM  |        0|      2|  205|  390|    0|
    |lenet_fmul_32ns_3lbW_U82  |lenet_fmul_32ns_3lbW  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |FC2_bias_U     |fc_FC2_FC2_bias     |        1|  0|   0|    0|     84|   32|     1|         2688|
    |FC2_weights_U  |fc_FC2_FC2_weights  |       32|  0|   0|    0|  10080|   32|     1|       322560|
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                    |       33|  0|   0|    0|  10164|   64|     2|       325248|
    +---------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln44_fu_213_p2   |     +    |      0|  0|  21|          15|          15|
    |i_fu_198_p2          |     +    |      0|  0|  15|           7|           1|
    |o_fu_150_p2          |     +    |      0|  0|  15|           7|           1|
    |sub_ln44_fu_186_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln40_fu_144_p2  |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln42_fu_192_p2  |   icmp   |      0|  0|  11|           7|           5|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  98|          60|          47|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  47|         10|    1|         10|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_25_phi_fu_117_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_128_p4       |   9|          2|    7|         14|
    |empty_25_reg_114                   |   9|          2|   32|         64|
    |i_0_reg_124                        |   9|          2|    7|         14|
    |o_0_reg_102                        |   9|          2|    7|         14|
    |out_r_d0                           |  15|          3|   32|         96|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 125|         27|  120|        280|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |FC2_weights_load_reg_270  |  32|   0|   32|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |empty_25_reg_114          |  32|   0|   32|          0|
    |i_0_reg_124               |   7|   0|    7|          0|
    |i_reg_255                 |   7|   0|    7|          0|
    |icmp_ln42_reg_251         |   1|   0|    1|          0|
    |in_load_reg_275           |  32|   0|   32|          0|
    |o_0_reg_102               |   7|   0|    7|          0|
    |o_reg_226                 |   7|   0|    7|          0|
    |out_addr_reg_236          |   7|   0|    7|          0|
    |sub_ln44_reg_241          |  12|   0|   15|          3|
    |tmp_7_reg_285             |  32|   0|   32|          0|
    |tmp_reg_280               |  32|   0|   32|          0|
    |icmp_ln42_reg_251         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 285|  32|  225|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|in_r_address0   | out |    7|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

