From fa51aa77f66ccf68b403727dec8485fffad6379a Mon Sep 17 00:00:00 2001
From: "Radu Pirea (NXP OSS)" <radu-nicolae.pirea@oss.nxp.com>
Date: Wed, 11 May 2022 11:51:14 +0300
Subject: [PATCH 25/64] bindings: clock s32cc: add CMU clk

Issue: ALB-8604

Upstream-Status: Pending 

Signed-off-by: Radu Pirea (NXP OSS) <radu-nicolae.pirea@oss.nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 include/dt-bindings/clock/s32gen1-scmi-clock.h | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

diff --git a/include/dt-bindings/clock/s32gen1-scmi-clock.h b/include/dt-bindings/clock/s32gen1-scmi-clock.h
index c6cf849b91..9b8add9985 100644
--- a/include/dt-bindings/clock/s32gen1-scmi-clock.h
+++ b/include/dt-bindings/clock/s32gen1-scmi-clock.h
@@ -1,6 +1,6 @@
 /* SPDX-License-Identifier: BSD-3-Clause */
 /*
- * Copyright 2020-2021 NXP
+ * Copyright 2020-2022 NXP
  */
 #ifndef __DT_BINDINGS_SCMI_CLOCK_S32GEN1_H
 #define __DT_BINDINGS_SCMI_CLOCK_S32GEN1_H
@@ -110,8 +110,11 @@
 #define S32GEN1_SCMI_CLK_EDMA_AHB	S32GEN1_SCMI_CLK(65)
 /* ADC */
 #define S32GEN1_SCMI_CLK_SAR_ADC_BUS	S32GEN1_SCMI_CLK(66)
+/* CMU */
+#define S32GEN1_SCMI_CLK_CMU_MODULE	S32GEN1_SCMI_CLK(67)
+#define S32GEN1_SCMI_CLK_CMU_REG	S32GEN1_SCMI_CLK(68)
 
-#define S32GEN1_SCMI_PLAT_CLK_BASE_ID	S32GEN1_SCMI_CLK(67)
+#define S32GEN1_SCMI_PLAT_CLK_BASE_ID	S32GEN1_SCMI_CLK(69)
 
 #define S32GEN1_SCMI_CLK_MAX_ID		S32GEN1_PLAT_SCMI_CLK(32)
 
-- 
2.17.1

