---
title: PCIe
categories: [addins]
layout: addins
---
<h1 id="ttl" hidden>{{ page.title }}</h1>

<h3>PCIe</h3>


<h4>Topology</h4>
<div>Root Complex (RC)</div>
<div>Endpoints (EP)</div>
<ul>
	<li>Legacy</li>
	<li>PCI Express</li>
	<li>Root Complex integrated Endpoint (RCiEP)</li>
</ul>
<div>Switch</div>
<div>Enumeration algorithm: depth first then breadth</div>


<br><br>
<h4>Terminology</h4>
<div>ID : Bus + Device + Function (BDF)</div>
<ul>
	<li>bus:device.function , e.g. 01:00.0</li>
	<li>(with domain) domain:bus:device.function , e.g. 0001:01:00.0</li>
	<li>bus max: 256, device max: 32, function max: 8.</li>
</ul>
<div>Transaction Layer Packet (TLP) : used by the Transaction Layer.</div>
<div>Data Link Layer Packet (DLLP) : packets that are generated and consumed at the Data Link Layer.</div>


<br><br>
<h4>Basic</h4>
<div>address space : I/O, Memory, Configuration, Message</div>
<div>speed</div>
<ul>
	<li>3.0 : 8.0 Gigabits/second/Lane/direction of raw bandwidth</li>
	<li>4.0 : 16.0 Gigabits/second/Lane/direction of raw bandwidth</li>
	<li>5.0 : 32.0 Gigabits/second/Lane/direction of raw bandwidth</li>
</ul>


<br><br>
<h4>Transaction Layer</h4>
<div>Split-Transaction</div>


<br><br>
<h4>Data Link Layer</h4>
<ul>
	<li>Link Management</li>
	<li>Data Integrity</li>
	<li>Ack/Nak</li>
	<li>Flow Control</li>
	<li>Power Management</li>
</ul>


<br><br>
<h4>Physical Layer</h4>



<br><br><br>
<h3>References:</h3>
<ul>
	<li>- (2024). PCIe. <a href="https://pcisig.com">https://pcisig.com</a></li>
	<li>- (2019). PCI ExpressÂ® Base Specification Revision 5.0 Version 1.0.</li>
	<li>- (2024). <a href="https://www.pcietech.com">PCIeTech</a></li>
</ul>
