// Seed: 2083423287
module module_0 (
    input  tri1 id_0,
    output tri0 id_1,
    output tri  id_2
);
  tri id_4;
  assign id_1 = 1 - {id_4 == 1{1'b0}};
  uwire id_5, id_6;
  wire id_7;
  id_8(
      1'b0, id_0
  );
  genvar id_9;
  tri1 id_10;
  assign module_1.type_1 = 0;
  supply1 id_11;
  always @(posedge id_0) id_11 = id_5 == id_10;
  assign id_5 = id_0;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
endmodule
