---
title: "Analysis Components"
---

import CodeBlock from '/src/components/ui/CodeBlock'
import Quiz from '/src/components/ui/Quiz'

## Level 1: Definitions and Analogies

Monitors act like **security cameras**, observing traffic and reporting to subscribers. Scoreboards are the **referees** checking that what happened matches expectations.

## Level 2: Monitor and Scoreboard Example

```systemverilog
class my_monitor extends uvm_monitor;
  `uvm_component_utils(my_monitor)
  uvm_analysis_port#(my_item) ap;
  function new(string name, uvm_component parent);
    super.new(name,parent);
    ap = new("ap", this);
  endfunction
  task run_phase(uvm_phase phase);
    my_item tr = my_item::type_id::create("tr");
    ap.write(tr);
  endtask
endclass

class my_scoreboard extends uvm_scoreboard;
  `uvm_component_utils(my_scoreboard)
  uvm_analysis_export#(my_item) exp;
  function new(string name, uvm_component parent);
    super.new(name,parent);
    exp = new("exp", this);
  endfunction
endclass
```

## Level 3: Pitfalls

* Monitors must **never drive** signals.
* Subscribers can be chained via analysis ports, but avoid long chains that hide bugs.

<Quiz questions={[{question:'Which component receives analysis exports?', options:['Driver','Monitor','Scoreboard','Sequencer'], correctAnswer:'Scoreboard'}]} />
