#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Nov 19 18:50:01 2025
# Process ID         : 1840
# Current directory  : C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/clock_en_generic
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent39056 C:\Pandora\Digital-Systems-Advanced\fpga\projects\lab3.2\clock_en_generic\clock_en_generic.xpr
# Log file           : C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/clock_en_generic/vivado.log
# Journal file       : C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/clock_en_generic\vivado.jou
# Running On         : rose
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 5800U with Radeon Graphics         
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 14877 MB
# Swap memory        : 17179 MB
# Total Virtual      : 32057 MB
# Available Virtual  : 7279 MB
#-----------------------------------------------------------
start_gui
open_project C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.xpr
update_compile_order -fileset sources_1
cclose_project
create_project uart C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/uart -part xc7a35tcpg236-1
file mkdir C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/uart/uart.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/uart/uart.srcs/sources_1/new/uart.vhd w ]
add_files C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/uart/uart.srcs/sources_1/new/uart.vhd
update_compile_order -fileset sources_1
add_files -norecurse C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/clock_en_generic/clock_en_generic.srcs/sources_1/new/clock_en_generic.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Pandora/Digital-Systems-Advanced/fpga/projects/lab3.2/uart_rx/uart_rx.srcs/sources_1/new/uart_rx.vhd
update_compile_order -fileset sources_1
