//! Automatically rewritten from C Header to Rust Module
//! Source: include/linux/mfd/arizona/registers.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0-only
//
// ARIZONA register definitions
//
// Copyright 2012 Wolfson Microelectronics plc
//
// Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
//
// Register values.
//
pub const ARIZONA_SOFTWARE_RESET: c_uint = 0x00;
pub const ARIZONA_DEVICE_REVISION: c_uint = 0x01;
pub const ARIZONA_CTRL_IF_SPI_CFG_1: c_uint = 0x08;
pub const ARIZONA_CTRL_IF_I2C1_CFG_1: c_uint = 0x09;
pub const ARIZONA_CTRL_IF_I2C2_CFG_1: c_uint = 0x0A;
pub const ARIZONA_CTRL_IF_I2C1_CFG_2: c_uint = 0x0B;
pub const ARIZONA_CTRL_IF_I2C2_CFG_2: c_uint = 0x0C;
pub const ARIZONA_CTRL_IF_STATUS_1: c_uint = 0x0D;
pub const ARIZONA_WRITE_SEQUENCER_CTRL_0: c_uint = 0x16;
pub const ARIZONA_WRITE_SEQUENCER_CTRL_1: c_uint = 0x17;
pub const ARIZONA_WRITE_SEQUENCER_CTRL_2: c_uint = 0x18;
pub const ARIZONA_WRITE_SEQUENCER_CTRL_3: c_uint = 0x19;
pub const ARIZONA_WRITE_SEQUENCER_PROM: c_uint = 0x1A;
pub const ARIZONA_TONE_GENERATOR_1: c_uint = 0x20;
pub const ARIZONA_TONE_GENERATOR_2: c_uint = 0x21;
pub const ARIZONA_TONE_GENERATOR_3: c_uint = 0x22;
pub const ARIZONA_TONE_GENERATOR_4: c_uint = 0x23;
pub const ARIZONA_TONE_GENERATOR_5: c_uint = 0x24;
pub const ARIZONA_PWM_DRIVE_1: c_uint = 0x30;
pub const ARIZONA_PWM_DRIVE_2: c_uint = 0x31;
pub const ARIZONA_PWM_DRIVE_3: c_uint = 0x32;
pub const ARIZONA_WAKE_CONTROL: c_uint = 0x40;
pub const ARIZONA_SEQUENCE_CONTROL: c_uint = 0x41;
pub const ARIZONA_SPARE_TRIGGERS: c_uint = 0x42;
pub const ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_1: c_uint = 0x61;
pub const ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_2: c_uint = 0x62;
pub const ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_3: c_uint = 0x63;
pub const ARIZONA_SAMPLE_RATE_SEQUENCE_SELECT_4: c_uint = 0x64;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1: c_uint = 0x66;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2: c_uint = 0x67;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_3: c_uint = 0x68;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_4: c_uint = 0x69;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_5: c_uint = 0x6A;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_6: c_uint = 0x6B;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_7: c_uint = 0x6C;
pub const ARIZONA_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_8: c_uint = 0x6D;
pub const ARIZONA_COMFORT_NOISE_GENERATOR: c_uint = 0x70;
pub const ARIZONA_HAPTICS_CONTROL_1: c_uint = 0x90;
pub const ARIZONA_HAPTICS_CONTROL_2: c_uint = 0x91;
pub const ARIZONA_HAPTICS_PHASE_1_INTENSITY: c_uint = 0x92;
pub const ARIZONA_HAPTICS_PHASE_1_DURATION: c_uint = 0x93;
pub const ARIZONA_HAPTICS_PHASE_2_INTENSITY: c_uint = 0x94;
pub const ARIZONA_HAPTICS_PHASE_2_DURATION: c_uint = 0x95;
pub const ARIZONA_HAPTICS_PHASE_3_INTENSITY: c_uint = 0x96;
pub const ARIZONA_HAPTICS_PHASE_3_DURATION: c_uint = 0x97;
pub const ARIZONA_HAPTICS_STATUS: c_uint = 0x98;
pub const ARIZONA_CLOCK_32K_1: c_uint = 0x100;
pub const ARIZONA_SYSTEM_CLOCK_1: c_uint = 0x101;
pub const ARIZONA_SAMPLE_RATE_1: c_uint = 0x102;
pub const ARIZONA_SAMPLE_RATE_2: c_uint = 0x103;
pub const ARIZONA_SAMPLE_RATE_3: c_uint = 0x104;
pub const ARIZONA_SAMPLE_RATE_1_STATUS: c_uint = 0x10A;
pub const ARIZONA_SAMPLE_RATE_2_STATUS: c_uint = 0x10B;
pub const ARIZONA_SAMPLE_RATE_3_STATUS: c_uint = 0x10C;
pub const ARIZONA_ASYNC_CLOCK_1: c_uint = 0x112;
pub const ARIZONA_ASYNC_SAMPLE_RATE_1: c_uint = 0x113;
pub const ARIZONA_ASYNC_SAMPLE_RATE_2: c_uint = 0x114;
pub const ARIZONA_ASYNC_SAMPLE_RATE_1_STATUS: c_uint = 0x11B;
pub const ARIZONA_ASYNC_SAMPLE_RATE_2_STATUS: c_uint = 0x11C;
pub const ARIZONA_OUTPUT_SYSTEM_CLOCK: c_uint = 0x149;
pub const ARIZONA_OUTPUT_ASYNC_CLOCK: c_uint = 0x14A;
pub const ARIZONA_RATE_ESTIMATOR_1: c_uint = 0x152;
pub const ARIZONA_RATE_ESTIMATOR_2: c_uint = 0x153;
pub const ARIZONA_RATE_ESTIMATOR_3: c_uint = 0x154;
pub const ARIZONA_RATE_ESTIMATOR_4: c_uint = 0x155;
pub const ARIZONA_RATE_ESTIMATOR_5: c_uint = 0x156;
pub const ARIZONA_DYNAMIC_FREQUENCY_SCALING_1: c_uint = 0x161;
pub const ARIZONA_FLL1_CONTROL_1: c_uint = 0x171;
pub const ARIZONA_FLL1_CONTROL_2: c_uint = 0x172;
pub const ARIZONA_FLL1_CONTROL_3: c_uint = 0x173;
pub const ARIZONA_FLL1_CONTROL_4: c_uint = 0x174;
pub const ARIZONA_FLL1_CONTROL_5: c_uint = 0x175;
pub const ARIZONA_FLL1_CONTROL_6: c_uint = 0x176;
pub const ARIZONA_FLL1_LOOP_FILTER_TEST_1: c_uint = 0x177;
pub const ARIZONA_FLL1_NCO_TEST_0: c_uint = 0x178;
pub const ARIZONA_FLL1_CONTROL_7: c_uint = 0x179;
pub const ARIZONA_FLL1_SYNCHRONISER_1: c_uint = 0x181;
pub const ARIZONA_FLL1_SYNCHRONISER_2: c_uint = 0x182;
pub const ARIZONA_FLL1_SYNCHRONISER_3: c_uint = 0x183;
pub const ARIZONA_FLL1_SYNCHRONISER_4: c_uint = 0x184;
pub const ARIZONA_FLL1_SYNCHRONISER_5: c_uint = 0x185;
pub const ARIZONA_FLL1_SYNCHRONISER_6: c_uint = 0x186;
pub const ARIZONA_FLL1_SYNCHRONISER_7: c_uint = 0x187;
pub const ARIZONA_FLL1_SPREAD_SPECTRUM: c_uint = 0x189;
pub const ARIZONA_FLL1_GPIO_CLOCK: c_uint = 0x18A;
pub const ARIZONA_FLL2_CONTROL_1: c_uint = 0x191;
pub const ARIZONA_FLL2_CONTROL_2: c_uint = 0x192;
pub const ARIZONA_FLL2_CONTROL_3: c_uint = 0x193;
pub const ARIZONA_FLL2_CONTROL_4: c_uint = 0x194;
pub const ARIZONA_FLL2_CONTROL_5: c_uint = 0x195;
pub const ARIZONA_FLL2_CONTROL_6: c_uint = 0x196;
pub const ARIZONA_FLL2_LOOP_FILTER_TEST_1: c_uint = 0x197;
pub const ARIZONA_FLL2_NCO_TEST_0: c_uint = 0x198;
pub const ARIZONA_FLL2_CONTROL_7: c_uint = 0x199;
pub const ARIZONA_FLL2_SYNCHRONISER_1: c_uint = 0x1A1;
pub const ARIZONA_FLL2_SYNCHRONISER_2: c_uint = 0x1A2;
pub const ARIZONA_FLL2_SYNCHRONISER_3: c_uint = 0x1A3;
pub const ARIZONA_FLL2_SYNCHRONISER_4: c_uint = 0x1A4;
pub const ARIZONA_FLL2_SYNCHRONISER_5: c_uint = 0x1A5;
pub const ARIZONA_FLL2_SYNCHRONISER_6: c_uint = 0x1A6;
pub const ARIZONA_FLL2_SYNCHRONISER_7: c_uint = 0x1A7;
pub const ARIZONA_FLL2_SPREAD_SPECTRUM: c_uint = 0x1A9;
pub const ARIZONA_FLL2_GPIO_CLOCK: c_uint = 0x1AA;
pub const ARIZONA_MIC_CHARGE_PUMP_1: c_uint = 0x200;
pub const ARIZONA_LDO1_CONTROL_1: c_uint = 0x210;
pub const ARIZONA_LDO1_CONTROL_2: c_uint = 0x212;
pub const ARIZONA_LDO2_CONTROL_1: c_uint = 0x213;
pub const ARIZONA_MIC_BIAS_CTRL_1: c_uint = 0x218;
pub const ARIZONA_MIC_BIAS_CTRL_2: c_uint = 0x219;
pub const ARIZONA_MIC_BIAS_CTRL_3: c_uint = 0x21A;
pub const ARIZONA_HP_CTRL_1L: c_uint = 0x225;
pub const ARIZONA_HP_CTRL_1R: c_uint = 0x226;
pub const ARIZONA_ACCESSORY_DETECT_MODE_1: c_uint = 0x293;
pub const ARIZONA_HEADPHONE_DETECT_1: c_uint = 0x29B;
pub const ARIZONA_HEADPHONE_DETECT_2: c_uint = 0x29C;
pub const ARIZONA_HP_DACVAL: c_uint = 0x29F;
pub const ARIZONA_MICD_CLAMP_CONTROL: c_uint = 0x2A2;
pub const ARIZONA_MIC_DETECT_1: c_uint = 0x2A3;
pub const ARIZONA_MIC_DETECT_2: c_uint = 0x2A4;
pub const ARIZONA_MIC_DETECT_3: c_uint = 0x2A5;
pub const ARIZONA_MIC_DETECT_LEVEL_1: c_uint = 0x2A6;
pub const ARIZONA_MIC_DETECT_LEVEL_2: c_uint = 0x2A7;
pub const ARIZONA_MIC_DETECT_LEVEL_3: c_uint = 0x2A8;
pub const ARIZONA_MIC_DETECT_LEVEL_4: c_uint = 0x2A9;
pub const ARIZONA_MIC_DETECT_4: c_uint = 0x2AB;
pub const ARIZONA_MIC_NOISE_MIX_CONTROL_1: c_uint = 0x2C3;
pub const ARIZONA_ISOLATION_CONTROL: c_uint = 0x2CB;
pub const ARIZONA_JACK_DETECT_ANALOGUE: c_uint = 0x2D3;
pub const ARIZONA_INPUT_ENABLES: c_uint = 0x300;
pub const ARIZONA_INPUT_ENABLES_STATUS: c_uint = 0x301;
pub const ARIZONA_INPUT_RATE: c_uint = 0x308;
pub const ARIZONA_INPUT_VOLUME_RAMP: c_uint = 0x309;
pub const ARIZONA_HPF_CONTROL: c_uint = 0x30C;
pub const ARIZONA_IN1L_CONTROL: c_uint = 0x310;
pub const ARIZONA_ADC_DIGITAL_VOLUME_1L: c_uint = 0x311;
pub const ARIZONA_DMIC1L_CONTROL: c_uint = 0x312;
pub const ARIZONA_IN1R_CONTROL: c_uint = 0x314;
pub const ARIZONA_ADC_DIGITAL_VOLUME_1R: c_uint = 0x315;
pub const ARIZONA_DMIC1R_CONTROL: c_uint = 0x316;
pub const ARIZONA_IN2L_CONTROL: c_uint = 0x318;
pub const ARIZONA_ADC_DIGITAL_VOLUME_2L: c_uint = 0x319;
pub const ARIZONA_DMIC2L_CONTROL: c_uint = 0x31A;
pub const ARIZONA_IN2R_CONTROL: c_uint = 0x31C;
pub const ARIZONA_ADC_DIGITAL_VOLUME_2R: c_uint = 0x31D;
pub const ARIZONA_DMIC2R_CONTROL: c_uint = 0x31E;
pub const ARIZONA_IN3L_CONTROL: c_uint = 0x320;
pub const ARIZONA_ADC_DIGITAL_VOLUME_3L: c_uint = 0x321;
pub const ARIZONA_DMIC3L_CONTROL: c_uint = 0x322;
pub const ARIZONA_IN3R_CONTROL: c_uint = 0x324;
pub const ARIZONA_ADC_DIGITAL_VOLUME_3R: c_uint = 0x325;
pub const ARIZONA_DMIC3R_CONTROL: c_uint = 0x326;
pub const ARIZONA_IN4L_CONTROL: c_uint = 0x328;
pub const ARIZONA_ADC_DIGITAL_VOLUME_4L: c_uint = 0x329;
pub const ARIZONA_DMIC4L_CONTROL: c_uint = 0x32A;
pub const ARIZONA_IN4R_CONTROL: c_uint = 0x32C;
pub const ARIZONA_ADC_DIGITAL_VOLUME_4R: c_uint = 0x32D;
pub const ARIZONA_DMIC4R_CONTROL: c_uint = 0x32E;
pub const ARIZONA_OUTPUT_ENABLES_1: c_uint = 0x400;
pub const ARIZONA_OUTPUT_STATUS_1: c_uint = 0x401;
pub const ARIZONA_RAW_OUTPUT_STATUS_1: c_uint = 0x406;
pub const ARIZONA_OUTPUT_RATE_1: c_uint = 0x408;
pub const ARIZONA_OUTPUT_VOLUME_RAMP: c_uint = 0x409;
pub const ARIZONA_OUTPUT_PATH_CONFIG_1L: c_uint = 0x410;
pub const ARIZONA_DAC_DIGITAL_VOLUME_1L: c_uint = 0x411;
pub const ARIZONA_DAC_VOLUME_LIMIT_1L: c_uint = 0x412;
pub const ARIZONA_NOISE_GATE_SELECT_1L: c_uint = 0x413;
pub const ARIZONA_OUTPUT_PATH_CONFIG_1R: c_uint = 0x414;
pub const ARIZONA_DAC_DIGITAL_VOLUME_1R: c_uint = 0x415;
pub const ARIZONA_DAC_VOLUME_LIMIT_1R: c_uint = 0x416;
pub const ARIZONA_NOISE_GATE_SELECT_1R: c_uint = 0x417;
pub const ARIZONA_OUTPUT_PATH_CONFIG_2L: c_uint = 0x418;
pub const ARIZONA_DAC_DIGITAL_VOLUME_2L: c_uint = 0x419;
pub const ARIZONA_DAC_VOLUME_LIMIT_2L: c_uint = 0x41A;
pub const ARIZONA_NOISE_GATE_SELECT_2L: c_uint = 0x41B;
pub const ARIZONA_OUTPUT_PATH_CONFIG_2R: c_uint = 0x41C;
pub const ARIZONA_DAC_DIGITAL_VOLUME_2R: c_uint = 0x41D;
pub const ARIZONA_DAC_VOLUME_LIMIT_2R: c_uint = 0x41E;
pub const ARIZONA_NOISE_GATE_SELECT_2R: c_uint = 0x41F;
pub const ARIZONA_OUTPUT_PATH_CONFIG_3L: c_uint = 0x420;
pub const ARIZONA_DAC_DIGITAL_VOLUME_3L: c_uint = 0x421;
pub const ARIZONA_DAC_VOLUME_LIMIT_3L: c_uint = 0x422;
pub const ARIZONA_NOISE_GATE_SELECT_3L: c_uint = 0x423;
pub const ARIZONA_OUTPUT_PATH_CONFIG_3R: c_uint = 0x424;
pub const ARIZONA_DAC_DIGITAL_VOLUME_3R: c_uint = 0x425;
pub const ARIZONA_DAC_VOLUME_LIMIT_3R: c_uint = 0x426;
pub const ARIZONA_NOISE_GATE_SELECT_3R: c_uint = 0x427;
pub const ARIZONA_OUTPUT_PATH_CONFIG_4L: c_uint = 0x428;
pub const ARIZONA_DAC_DIGITAL_VOLUME_4L: c_uint = 0x429;
pub const ARIZONA_OUT_VOLUME_4L: c_uint = 0x42A;
pub const ARIZONA_NOISE_GATE_SELECT_4L: c_uint = 0x42B;
pub const ARIZONA_OUTPUT_PATH_CONFIG_4R: c_uint = 0x42C;
pub const ARIZONA_DAC_DIGITAL_VOLUME_4R: c_uint = 0x42D;
pub const ARIZONA_OUT_VOLUME_4R: c_uint = 0x42E;
pub const ARIZONA_NOISE_GATE_SELECT_4R: c_uint = 0x42F;
pub const ARIZONA_OUTPUT_PATH_CONFIG_5L: c_uint = 0x430;
pub const ARIZONA_DAC_DIGITAL_VOLUME_5L: c_uint = 0x431;
pub const ARIZONA_DAC_VOLUME_LIMIT_5L: c_uint = 0x432;
pub const ARIZONA_NOISE_GATE_SELECT_5L: c_uint = 0x433;
pub const ARIZONA_OUTPUT_PATH_CONFIG_5R: c_uint = 0x434;
pub const ARIZONA_DAC_DIGITAL_VOLUME_5R: c_uint = 0x435;
pub const ARIZONA_DAC_VOLUME_LIMIT_5R: c_uint = 0x436;
pub const ARIZONA_NOISE_GATE_SELECT_5R: c_uint = 0x437;
pub const ARIZONA_OUTPUT_PATH_CONFIG_6L: c_uint = 0x438;
pub const ARIZONA_DAC_DIGITAL_VOLUME_6L: c_uint = 0x439;
pub const ARIZONA_DAC_VOLUME_LIMIT_6L: c_uint = 0x43A;
pub const ARIZONA_NOISE_GATE_SELECT_6L: c_uint = 0x43B;
pub const ARIZONA_OUTPUT_PATH_CONFIG_6R: c_uint = 0x43C;
pub const ARIZONA_DAC_DIGITAL_VOLUME_6R: c_uint = 0x43D;
pub const ARIZONA_DAC_VOLUME_LIMIT_6R: c_uint = 0x43E;
pub const ARIZONA_NOISE_GATE_SELECT_6R: c_uint = 0x43F;
pub const ARIZONA_DRE_ENABLE: c_uint = 0x440;
pub const ARIZONA_DRE_CONTROL_1: c_uint = 0x441;
pub const ARIZONA_DRE_CONTROL_2: c_uint = 0x442;
pub const ARIZONA_DRE_CONTROL_3: c_uint = 0x443;
pub const ARIZONA_EDRE_ENABLE: c_uint = 0x448;
pub const ARIZONA_DAC_AEC_CONTROL_1: c_uint = 0x450;
pub const ARIZONA_DAC_AEC_CONTROL_2: c_uint = 0x451;
pub const ARIZONA_NOISE_GATE_CONTROL: c_uint = 0x458;
pub const ARIZONA_PDM_SPK1_CTRL_1: c_uint = 0x490;
pub const ARIZONA_PDM_SPK1_CTRL_2: c_uint = 0x491;
pub const ARIZONA_PDM_SPK2_CTRL_1: c_uint = 0x492;
pub const ARIZONA_PDM_SPK2_CTRL_2: c_uint = 0x493;
pub const ARIZONA_HP_TEST_CTRL_13: c_uint = 0x49A;
pub const ARIZONA_HP1_SHORT_CIRCUIT_CTRL: c_uint = 0x4A0;
pub const ARIZONA_HP2_SHORT_CIRCUIT_CTRL: c_uint = 0x4A1;
pub const ARIZONA_HP3_SHORT_CIRCUIT_CTRL: c_uint = 0x4A2;
pub const ARIZONA_HP_TEST_CTRL_1: c_uint = 0x4A4;
pub const ARIZONA_SPK_CTRL_2: c_uint = 0x4B5;
pub const ARIZONA_SPK_CTRL_3: c_uint = 0x4B6;
pub const ARIZONA_DAC_COMP_1: c_uint = 0x4DC;
pub const ARIZONA_DAC_COMP_2: c_uint = 0x4DD;
pub const ARIZONA_DAC_COMP_3: c_uint = 0x4DE;
pub const ARIZONA_DAC_COMP_4: c_uint = 0x4DF;
pub const ARIZONA_AIF1_BCLK_CTRL: c_uint = 0x500;
pub const ARIZONA_AIF1_TX_PIN_CTRL: c_uint = 0x501;
pub const ARIZONA_AIF1_RX_PIN_CTRL: c_uint = 0x502;
pub const ARIZONA_AIF1_RATE_CTRL: c_uint = 0x503;
pub const ARIZONA_AIF1_FORMAT: c_uint = 0x504;
pub const ARIZONA_AIF1_TX_BCLK_RATE: c_uint = 0x505;
pub const ARIZONA_AIF1_RX_BCLK_RATE: c_uint = 0x506;
pub const ARIZONA_AIF1_FRAME_CTRL_1: c_uint = 0x507;
pub const ARIZONA_AIF1_FRAME_CTRL_2: c_uint = 0x508;
pub const ARIZONA_AIF1_FRAME_CTRL_3: c_uint = 0x509;
pub const ARIZONA_AIF1_FRAME_CTRL_4: c_uint = 0x50A;
pub const ARIZONA_AIF1_FRAME_CTRL_5: c_uint = 0x50B;
pub const ARIZONA_AIF1_FRAME_CTRL_6: c_uint = 0x50C;
pub const ARIZONA_AIF1_FRAME_CTRL_7: c_uint = 0x50D;
pub const ARIZONA_AIF1_FRAME_CTRL_8: c_uint = 0x50E;
pub const ARIZONA_AIF1_FRAME_CTRL_9: c_uint = 0x50F;
pub const ARIZONA_AIF1_FRAME_CTRL_10: c_uint = 0x510;
pub const ARIZONA_AIF1_FRAME_CTRL_11: c_uint = 0x511;
pub const ARIZONA_AIF1_FRAME_CTRL_12: c_uint = 0x512;
pub const ARIZONA_AIF1_FRAME_CTRL_13: c_uint = 0x513;
pub const ARIZONA_AIF1_FRAME_CTRL_14: c_uint = 0x514;
pub const ARIZONA_AIF1_FRAME_CTRL_15: c_uint = 0x515;
pub const ARIZONA_AIF1_FRAME_CTRL_16: c_uint = 0x516;
pub const ARIZONA_AIF1_FRAME_CTRL_17: c_uint = 0x517;
pub const ARIZONA_AIF1_FRAME_CTRL_18: c_uint = 0x518;
pub const ARIZONA_AIF1_TX_ENABLES: c_uint = 0x519;
pub const ARIZONA_AIF1_RX_ENABLES: c_uint = 0x51A;
pub const ARIZONA_AIF1_FORCE_WRITE: c_uint = 0x51B;
pub const ARIZONA_AIF2_BCLK_CTRL: c_uint = 0x540;
pub const ARIZONA_AIF2_TX_PIN_CTRL: c_uint = 0x541;
pub const ARIZONA_AIF2_RX_PIN_CTRL: c_uint = 0x542;
pub const ARIZONA_AIF2_RATE_CTRL: c_uint = 0x543;
pub const ARIZONA_AIF2_FORMAT: c_uint = 0x544;
pub const ARIZONA_AIF2_TX_BCLK_RATE: c_uint = 0x545;
pub const ARIZONA_AIF2_RX_BCLK_RATE: c_uint = 0x546;
pub const ARIZONA_AIF2_FRAME_CTRL_1: c_uint = 0x547;
pub const ARIZONA_AIF2_FRAME_CTRL_2: c_uint = 0x548;
pub const ARIZONA_AIF2_FRAME_CTRL_3: c_uint = 0x549;
pub const ARIZONA_AIF2_FRAME_CTRL_4: c_uint = 0x54A;
pub const ARIZONA_AIF2_FRAME_CTRL_5: c_uint = 0x54B;
pub const ARIZONA_AIF2_FRAME_CTRL_6: c_uint = 0x54C;
pub const ARIZONA_AIF2_FRAME_CTRL_7: c_uint = 0x54D;
pub const ARIZONA_AIF2_FRAME_CTRL_8: c_uint = 0x54E;
pub const ARIZONA_AIF2_FRAME_CTRL_11: c_uint = 0x551;
pub const ARIZONA_AIF2_FRAME_CTRL_12: c_uint = 0x552;
pub const ARIZONA_AIF2_FRAME_CTRL_13: c_uint = 0x553;
pub const ARIZONA_AIF2_FRAME_CTRL_14: c_uint = 0x554;
pub const ARIZONA_AIF2_FRAME_CTRL_15: c_uint = 0x555;
pub const ARIZONA_AIF2_FRAME_CTRL_16: c_uint = 0x556;
pub const ARIZONA_AIF2_TX_ENABLES: c_uint = 0x559;
pub const ARIZONA_AIF2_RX_ENABLES: c_uint = 0x55A;
pub const ARIZONA_AIF2_FORCE_WRITE: c_uint = 0x55B;
pub const ARIZONA_AIF3_BCLK_CTRL: c_uint = 0x580;
pub const ARIZONA_AIF3_TX_PIN_CTRL: c_uint = 0x581;
pub const ARIZONA_AIF3_RX_PIN_CTRL: c_uint = 0x582;
pub const ARIZONA_AIF3_RATE_CTRL: c_uint = 0x583;
pub const ARIZONA_AIF3_FORMAT: c_uint = 0x584;
pub const ARIZONA_AIF3_TX_BCLK_RATE: c_uint = 0x585;
pub const ARIZONA_AIF3_RX_BCLK_RATE: c_uint = 0x586;
pub const ARIZONA_AIF3_FRAME_CTRL_1: c_uint = 0x587;
pub const ARIZONA_AIF3_FRAME_CTRL_2: c_uint = 0x588;
pub const ARIZONA_AIF3_FRAME_CTRL_3: c_uint = 0x589;
pub const ARIZONA_AIF3_FRAME_CTRL_4: c_uint = 0x58A;
pub const ARIZONA_AIF3_FRAME_CTRL_11: c_uint = 0x591;
pub const ARIZONA_AIF3_FRAME_CTRL_12: c_uint = 0x592;
pub const ARIZONA_AIF3_TX_ENABLES: c_uint = 0x599;
pub const ARIZONA_AIF3_RX_ENABLES: c_uint = 0x59A;
pub const ARIZONA_AIF3_FORCE_WRITE: c_uint = 0x59B;
pub const ARIZONA_SPD1_TX_CONTROL: c_uint = 0x5C2;
pub const ARIZONA_SPD1_TX_CHANNEL_STATUS_1: c_uint = 0x5C3;
pub const ARIZONA_SPD1_TX_CHANNEL_STATUS_2: c_uint = 0x5C4;
pub const ARIZONA_SPD1_TX_CHANNEL_STATUS_3: c_uint = 0x5C5;
pub const ARIZONA_SLIMBUS_FRAMER_REF_GEAR: c_uint = 0x5E3;
pub const ARIZONA_SLIMBUS_RATES_1: c_uint = 0x5E5;
pub const ARIZONA_SLIMBUS_RATES_2: c_uint = 0x5E6;
pub const ARIZONA_SLIMBUS_RATES_3: c_uint = 0x5E7;
pub const ARIZONA_SLIMBUS_RATES_4: c_uint = 0x5E8;
pub const ARIZONA_SLIMBUS_RATES_5: c_uint = 0x5E9;
pub const ARIZONA_SLIMBUS_RATES_6: c_uint = 0x5EA;
pub const ARIZONA_SLIMBUS_RATES_7: c_uint = 0x5EB;
pub const ARIZONA_SLIMBUS_RATES_8: c_uint = 0x5EC;
pub const ARIZONA_SLIMBUS_RX_CHANNEL_ENABLE: c_uint = 0x5F5;
pub const ARIZONA_SLIMBUS_TX_CHANNEL_ENABLE: c_uint = 0x5F6;
pub const ARIZONA_SLIMBUS_RX_PORT_STATUS: c_uint = 0x5F7;
pub const ARIZONA_SLIMBUS_TX_PORT_STATUS: c_uint = 0x5F8;
pub const ARIZONA_PWM1MIX_INPUT_1_SOURCE: c_uint = 0x640;
pub const ARIZONA_PWM1MIX_INPUT_1_VOLUME: c_uint = 0x641;
pub const ARIZONA_PWM1MIX_INPUT_2_SOURCE: c_uint = 0x642;
pub const ARIZONA_PWM1MIX_INPUT_2_VOLUME: c_uint = 0x643;
pub const ARIZONA_PWM1MIX_INPUT_3_SOURCE: c_uint = 0x644;
pub const ARIZONA_PWM1MIX_INPUT_3_VOLUME: c_uint = 0x645;
pub const ARIZONA_PWM1MIX_INPUT_4_SOURCE: c_uint = 0x646;
pub const ARIZONA_PWM1MIX_INPUT_4_VOLUME: c_uint = 0x647;
pub const ARIZONA_PWM2MIX_INPUT_1_SOURCE: c_uint = 0x648;
pub const ARIZONA_PWM2MIX_INPUT_1_VOLUME: c_uint = 0x649;
pub const ARIZONA_PWM2MIX_INPUT_2_SOURCE: c_uint = 0x64A;
pub const ARIZONA_PWM2MIX_INPUT_2_VOLUME: c_uint = 0x64B;
pub const ARIZONA_PWM2MIX_INPUT_3_SOURCE: c_uint = 0x64C;
pub const ARIZONA_PWM2MIX_INPUT_3_VOLUME: c_uint = 0x64D;
pub const ARIZONA_PWM2MIX_INPUT_4_SOURCE: c_uint = 0x64E;
pub const ARIZONA_PWM2MIX_INPUT_4_VOLUME: c_uint = 0x64F;
pub const ARIZONA_MICMIX_INPUT_1_SOURCE: c_uint = 0x660;
pub const ARIZONA_MICMIX_INPUT_1_VOLUME: c_uint = 0x661;
pub const ARIZONA_MICMIX_INPUT_2_SOURCE: c_uint = 0x662;
pub const ARIZONA_MICMIX_INPUT_2_VOLUME: c_uint = 0x663;
pub const ARIZONA_MICMIX_INPUT_3_SOURCE: c_uint = 0x664;
pub const ARIZONA_MICMIX_INPUT_3_VOLUME: c_uint = 0x665;
pub const ARIZONA_MICMIX_INPUT_4_SOURCE: c_uint = 0x666;
pub const ARIZONA_MICMIX_INPUT_4_VOLUME: c_uint = 0x667;
pub const ARIZONA_NOISEMIX_INPUT_1_SOURCE: c_uint = 0x668;
pub const ARIZONA_NOISEMIX_INPUT_1_VOLUME: c_uint = 0x669;
pub const ARIZONA_NOISEMIX_INPUT_2_SOURCE: c_uint = 0x66A;
pub const ARIZONA_NOISEMIX_INPUT_2_VOLUME: c_uint = 0x66B;
pub const ARIZONA_NOISEMIX_INPUT_3_SOURCE: c_uint = 0x66C;
pub const ARIZONA_NOISEMIX_INPUT_3_VOLUME: c_uint = 0x66D;
pub const ARIZONA_NOISEMIX_INPUT_4_SOURCE: c_uint = 0x66E;
pub const ARIZONA_NOISEMIX_INPUT_4_VOLUME: c_uint = 0x66F;
pub const ARIZONA_OUT1LMIX_INPUT_1_SOURCE: c_uint = 0x680;
pub const ARIZONA_OUT1LMIX_INPUT_1_VOLUME: c_uint = 0x681;
pub const ARIZONA_OUT1LMIX_INPUT_2_SOURCE: c_uint = 0x682;
pub const ARIZONA_OUT1LMIX_INPUT_2_VOLUME: c_uint = 0x683;
pub const ARIZONA_OUT1LMIX_INPUT_3_SOURCE: c_uint = 0x684;
pub const ARIZONA_OUT1LMIX_INPUT_3_VOLUME: c_uint = 0x685;
pub const ARIZONA_OUT1LMIX_INPUT_4_SOURCE: c_uint = 0x686;
pub const ARIZONA_OUT1LMIX_INPUT_4_VOLUME: c_uint = 0x687;
pub const ARIZONA_OUT1RMIX_INPUT_1_SOURCE: c_uint = 0x688;
pub const ARIZONA_OUT1RMIX_INPUT_1_VOLUME: c_uint = 0x689;
pub const ARIZONA_OUT1RMIX_INPUT_2_SOURCE: c_uint = 0x68A;
pub const ARIZONA_OUT1RMIX_INPUT_2_VOLUME: c_uint = 0x68B;
pub const ARIZONA_OUT1RMIX_INPUT_3_SOURCE: c_uint = 0x68C;
pub const ARIZONA_OUT1RMIX_INPUT_3_VOLUME: c_uint = 0x68D;
pub const ARIZONA_OUT1RMIX_INPUT_4_SOURCE: c_uint = 0x68E;
pub const ARIZONA_OUT1RMIX_INPUT_4_VOLUME: c_uint = 0x68F;
pub const ARIZONA_OUT2LMIX_INPUT_1_SOURCE: c_uint = 0x690;
pub const ARIZONA_OUT2LMIX_INPUT_1_VOLUME: c_uint = 0x691;
pub const ARIZONA_OUT2LMIX_INPUT_2_SOURCE: c_uint = 0x692;
pub const ARIZONA_OUT2LMIX_INPUT_2_VOLUME: c_uint = 0x693;
pub const ARIZONA_OUT2LMIX_INPUT_3_SOURCE: c_uint = 0x694;
pub const ARIZONA_OUT2LMIX_INPUT_3_VOLUME: c_uint = 0x695;
pub const ARIZONA_OUT2LMIX_INPUT_4_SOURCE: c_uint = 0x696;
pub const ARIZONA_OUT2LMIX_INPUT_4_VOLUME: c_uint = 0x697;
pub const ARIZONA_OUT2RMIX_INPUT_1_SOURCE: c_uint = 0x698;
pub const ARIZONA_OUT2RMIX_INPUT_1_VOLUME: c_uint = 0x699;
pub const ARIZONA_OUT2RMIX_INPUT_2_SOURCE: c_uint = 0x69A;
pub const ARIZONA_OUT2RMIX_INPUT_2_VOLUME: c_uint = 0x69B;
pub const ARIZONA_OUT2RMIX_INPUT_3_SOURCE: c_uint = 0x69C;
pub const ARIZONA_OUT2RMIX_INPUT_3_VOLUME: c_uint = 0x69D;
pub const ARIZONA_OUT2RMIX_INPUT_4_SOURCE: c_uint = 0x69E;
pub const ARIZONA_OUT2RMIX_INPUT_4_VOLUME: c_uint = 0x69F;
pub const ARIZONA_OUT3LMIX_INPUT_1_SOURCE: c_uint = 0x6A0;
pub const ARIZONA_OUT3LMIX_INPUT_1_VOLUME: c_uint = 0x6A1;
pub const ARIZONA_OUT3LMIX_INPUT_2_SOURCE: c_uint = 0x6A2;
pub const ARIZONA_OUT3LMIX_INPUT_2_VOLUME: c_uint = 0x6A3;
pub const ARIZONA_OUT3LMIX_INPUT_3_SOURCE: c_uint = 0x6A4;
pub const ARIZONA_OUT3LMIX_INPUT_3_VOLUME: c_uint = 0x6A5;
pub const ARIZONA_OUT3LMIX_INPUT_4_SOURCE: c_uint = 0x6A6;
pub const ARIZONA_OUT3LMIX_INPUT_4_VOLUME: c_uint = 0x6A7;
pub const ARIZONA_OUT3RMIX_INPUT_1_SOURCE: c_uint = 0x6A8;
pub const ARIZONA_OUT3RMIX_INPUT_1_VOLUME: c_uint = 0x6A9;
pub const ARIZONA_OUT3RMIX_INPUT_2_SOURCE: c_uint = 0x6AA;
pub const ARIZONA_OUT3RMIX_INPUT_2_VOLUME: c_uint = 0x6AB;
pub const ARIZONA_OUT3RMIX_INPUT_3_SOURCE: c_uint = 0x6AC;
pub const ARIZONA_OUT3RMIX_INPUT_3_VOLUME: c_uint = 0x6AD;
pub const ARIZONA_OUT3RMIX_INPUT_4_SOURCE: c_uint = 0x6AE;
pub const ARIZONA_OUT3RMIX_INPUT_4_VOLUME: c_uint = 0x6AF;
pub const ARIZONA_OUT4LMIX_INPUT_1_SOURCE: c_uint = 0x6B0;
pub const ARIZONA_OUT4LMIX_INPUT_1_VOLUME: c_uint = 0x6B1;
pub const ARIZONA_OUT4LMIX_INPUT_2_SOURCE: c_uint = 0x6B2;
pub const ARIZONA_OUT4LMIX_INPUT_2_VOLUME: c_uint = 0x6B3;
pub const ARIZONA_OUT4LMIX_INPUT_3_SOURCE: c_uint = 0x6B4;
pub const ARIZONA_OUT4LMIX_INPUT_3_VOLUME: c_uint = 0x6B5;
pub const ARIZONA_OUT4LMIX_INPUT_4_SOURCE: c_uint = 0x6B6;
pub const ARIZONA_OUT4LMIX_INPUT_4_VOLUME: c_uint = 0x6B7;
pub const ARIZONA_OUT4RMIX_INPUT_1_SOURCE: c_uint = 0x6B8;
pub const ARIZONA_OUT4RMIX_INPUT_1_VOLUME: c_uint = 0x6B9;
pub const ARIZONA_OUT4RMIX_INPUT_2_SOURCE: c_uint = 0x6BA;
pub const ARIZONA_OUT4RMIX_INPUT_2_VOLUME: c_uint = 0x6BB;
pub const ARIZONA_OUT4RMIX_INPUT_3_SOURCE: c_uint = 0x6BC;
pub const ARIZONA_OUT4RMIX_INPUT_3_VOLUME: c_uint = 0x6BD;
pub const ARIZONA_OUT4RMIX_INPUT_4_SOURCE: c_uint = 0x6BE;
pub const ARIZONA_OUT4RMIX_INPUT_4_VOLUME: c_uint = 0x6BF;
pub const ARIZONA_OUT5LMIX_INPUT_1_SOURCE: c_uint = 0x6C0;
pub const ARIZONA_OUT5LMIX_INPUT_1_VOLUME: c_uint = 0x6C1;
pub const ARIZONA_OUT5LMIX_INPUT_2_SOURCE: c_uint = 0x6C2;
pub const ARIZONA_OUT5LMIX_INPUT_2_VOLUME: c_uint = 0x6C3;
pub const ARIZONA_OUT5LMIX_INPUT_3_SOURCE: c_uint = 0x6C4;
pub const ARIZONA_OUT5LMIX_INPUT_3_VOLUME: c_uint = 0x6C5;
pub const ARIZONA_OUT5LMIX_INPUT_4_SOURCE: c_uint = 0x6C6;
pub const ARIZONA_OUT5LMIX_INPUT_4_VOLUME: c_uint = 0x6C7;
pub const ARIZONA_OUT5RMIX_INPUT_1_SOURCE: c_uint = 0x6C8;
pub const ARIZONA_OUT5RMIX_INPUT_1_VOLUME: c_uint = 0x6C9;
pub const ARIZONA_OUT5RMIX_INPUT_2_SOURCE: c_uint = 0x6CA;
pub const ARIZONA_OUT5RMIX_INPUT_2_VOLUME: c_uint = 0x6CB;
pub const ARIZONA_OUT5RMIX_INPUT_3_SOURCE: c_uint = 0x6CC;
pub const ARIZONA_OUT5RMIX_INPUT_3_VOLUME: c_uint = 0x6CD;
pub const ARIZONA_OUT5RMIX_INPUT_4_SOURCE: c_uint = 0x6CE;
pub const ARIZONA_OUT5RMIX_INPUT_4_VOLUME: c_uint = 0x6CF;
pub const ARIZONA_OUT6LMIX_INPUT_1_SOURCE: c_uint = 0x6D0;
pub const ARIZONA_OUT6LMIX_INPUT_1_VOLUME: c_uint = 0x6D1;
pub const ARIZONA_OUT6LMIX_INPUT_2_SOURCE: c_uint = 0x6D2;
pub const ARIZONA_OUT6LMIX_INPUT_2_VOLUME: c_uint = 0x6D3;
pub const ARIZONA_OUT6LMIX_INPUT_3_SOURCE: c_uint = 0x6D4;
pub const ARIZONA_OUT6LMIX_INPUT_3_VOLUME: c_uint = 0x6D5;
pub const ARIZONA_OUT6LMIX_INPUT_4_SOURCE: c_uint = 0x6D6;
pub const ARIZONA_OUT6LMIX_INPUT_4_VOLUME: c_uint = 0x6D7;
pub const ARIZONA_OUT6RMIX_INPUT_1_SOURCE: c_uint = 0x6D8;
pub const ARIZONA_OUT6RMIX_INPUT_1_VOLUME: c_uint = 0x6D9;
pub const ARIZONA_OUT6RMIX_INPUT_2_SOURCE: c_uint = 0x6DA;
pub const ARIZONA_OUT6RMIX_INPUT_2_VOLUME: c_uint = 0x6DB;
pub const ARIZONA_OUT6RMIX_INPUT_3_SOURCE: c_uint = 0x6DC;
pub const ARIZONA_OUT6RMIX_INPUT_3_VOLUME: c_uint = 0x6DD;
pub const ARIZONA_OUT6RMIX_INPUT_4_SOURCE: c_uint = 0x6DE;
pub const ARIZONA_OUT6RMIX_INPUT_4_VOLUME: c_uint = 0x6DF;
pub const ARIZONA_AIF1TX1MIX_INPUT_1_SOURCE: c_uint = 0x700;
pub const ARIZONA_AIF1TX1MIX_INPUT_1_VOLUME: c_uint = 0x701;
pub const ARIZONA_AIF1TX1MIX_INPUT_2_SOURCE: c_uint = 0x702;
pub const ARIZONA_AIF1TX1MIX_INPUT_2_VOLUME: c_uint = 0x703;
pub const ARIZONA_AIF1TX1MIX_INPUT_3_SOURCE: c_uint = 0x704;
pub const ARIZONA_AIF1TX1MIX_INPUT_3_VOLUME: c_uint = 0x705;
pub const ARIZONA_AIF1TX1MIX_INPUT_4_SOURCE: c_uint = 0x706;
pub const ARIZONA_AIF1TX1MIX_INPUT_4_VOLUME: c_uint = 0x707;
pub const ARIZONA_AIF1TX2MIX_INPUT_1_SOURCE: c_uint = 0x708;
pub const ARIZONA_AIF1TX2MIX_INPUT_1_VOLUME: c_uint = 0x709;
pub const ARIZONA_AIF1TX2MIX_INPUT_2_SOURCE: c_uint = 0x70A;
pub const ARIZONA_AIF1TX2MIX_INPUT_2_VOLUME: c_uint = 0x70B;
pub const ARIZONA_AIF1TX2MIX_INPUT_3_SOURCE: c_uint = 0x70C;
pub const ARIZONA_AIF1TX2MIX_INPUT_3_VOLUME: c_uint = 0x70D;
pub const ARIZONA_AIF1TX2MIX_INPUT_4_SOURCE: c_uint = 0x70E;
pub const ARIZONA_AIF1TX2MIX_INPUT_4_VOLUME: c_uint = 0x70F;
pub const ARIZONA_AIF1TX3MIX_INPUT_1_SOURCE: c_uint = 0x710;
pub const ARIZONA_AIF1TX3MIX_INPUT_1_VOLUME: c_uint = 0x711;
pub const ARIZONA_AIF1TX3MIX_INPUT_2_SOURCE: c_uint = 0x712;
pub const ARIZONA_AIF1TX3MIX_INPUT_2_VOLUME: c_uint = 0x713;
pub const ARIZONA_AIF1TX3MIX_INPUT_3_SOURCE: c_uint = 0x714;
pub const ARIZONA_AIF1TX3MIX_INPUT_3_VOLUME: c_uint = 0x715;
pub const ARIZONA_AIF1TX3MIX_INPUT_4_SOURCE: c_uint = 0x716;
pub const ARIZONA_AIF1TX3MIX_INPUT_4_VOLUME: c_uint = 0x717;
pub const ARIZONA_AIF1TX4MIX_INPUT_1_SOURCE: c_uint = 0x718;
pub const ARIZONA_AIF1TX4MIX_INPUT_1_VOLUME: c_uint = 0x719;
pub const ARIZONA_AIF1TX4MIX_INPUT_2_SOURCE: c_uint = 0x71A;
pub const ARIZONA_AIF1TX4MIX_INPUT_2_VOLUME: c_uint = 0x71B;
pub const ARIZONA_AIF1TX4MIX_INPUT_3_SOURCE: c_uint = 0x71C;
pub const ARIZONA_AIF1TX4MIX_INPUT_3_VOLUME: c_uint = 0x71D;
pub const ARIZONA_AIF1TX4MIX_INPUT_4_SOURCE: c_uint = 0x71E;
pub const ARIZONA_AIF1TX4MIX_INPUT_4_VOLUME: c_uint = 0x71F;
pub const ARIZONA_AIF1TX5MIX_INPUT_1_SOURCE: c_uint = 0x720;
pub const ARIZONA_AIF1TX5MIX_INPUT_1_VOLUME: c_uint = 0x721;
pub const ARIZONA_AIF1TX5MIX_INPUT_2_SOURCE: c_uint = 0x722;
pub const ARIZONA_AIF1TX5MIX_INPUT_2_VOLUME: c_uint = 0x723;
pub const ARIZONA_AIF1TX5MIX_INPUT_3_SOURCE: c_uint = 0x724;
pub const ARIZONA_AIF1TX5MIX_INPUT_3_VOLUME: c_uint = 0x725;
pub const ARIZONA_AIF1TX5MIX_INPUT_4_SOURCE: c_uint = 0x726;
pub const ARIZONA_AIF1TX5MIX_INPUT_4_VOLUME: c_uint = 0x727;
pub const ARIZONA_AIF1TX6MIX_INPUT_1_SOURCE: c_uint = 0x728;
pub const ARIZONA_AIF1TX6MIX_INPUT_1_VOLUME: c_uint = 0x729;
pub const ARIZONA_AIF1TX6MIX_INPUT_2_SOURCE: c_uint = 0x72A;
pub const ARIZONA_AIF1TX6MIX_INPUT_2_VOLUME: c_uint = 0x72B;
pub const ARIZONA_AIF1TX6MIX_INPUT_3_SOURCE: c_uint = 0x72C;
pub const ARIZONA_AIF1TX6MIX_INPUT_3_VOLUME: c_uint = 0x72D;
pub const ARIZONA_AIF1TX6MIX_INPUT_4_SOURCE: c_uint = 0x72E;
pub const ARIZONA_AIF1TX6MIX_INPUT_4_VOLUME: c_uint = 0x72F;
pub const ARIZONA_AIF1TX7MIX_INPUT_1_SOURCE: c_uint = 0x730;
pub const ARIZONA_AIF1TX7MIX_INPUT_1_VOLUME: c_uint = 0x731;
pub const ARIZONA_AIF1TX7MIX_INPUT_2_SOURCE: c_uint = 0x732;
pub const ARIZONA_AIF1TX7MIX_INPUT_2_VOLUME: c_uint = 0x733;
pub const ARIZONA_AIF1TX7MIX_INPUT_3_SOURCE: c_uint = 0x734;
pub const ARIZONA_AIF1TX7MIX_INPUT_3_VOLUME: c_uint = 0x735;
pub const ARIZONA_AIF1TX7MIX_INPUT_4_SOURCE: c_uint = 0x736;
pub const ARIZONA_AIF1TX7MIX_INPUT_4_VOLUME: c_uint = 0x737;
pub const ARIZONA_AIF1TX8MIX_INPUT_1_SOURCE: c_uint = 0x738;
pub const ARIZONA_AIF1TX8MIX_INPUT_1_VOLUME: c_uint = 0x739;
pub const ARIZONA_AIF1TX8MIX_INPUT_2_SOURCE: c_uint = 0x73A;
pub const ARIZONA_AIF1TX8MIX_INPUT_2_VOLUME: c_uint = 0x73B;
pub const ARIZONA_AIF1TX8MIX_INPUT_3_SOURCE: c_uint = 0x73C;
pub const ARIZONA_AIF1TX8MIX_INPUT_3_VOLUME: c_uint = 0x73D;
pub const ARIZONA_AIF1TX8MIX_INPUT_4_SOURCE: c_uint = 0x73E;
pub const ARIZONA_AIF1TX8MIX_INPUT_4_VOLUME: c_uint = 0x73F;
pub const ARIZONA_AIF2TX1MIX_INPUT_1_SOURCE: c_uint = 0x740;
pub const ARIZONA_AIF2TX1MIX_INPUT_1_VOLUME: c_uint = 0x741;
pub const ARIZONA_AIF2TX1MIX_INPUT_2_SOURCE: c_uint = 0x742;
pub const ARIZONA_AIF2TX1MIX_INPUT_2_VOLUME: c_uint = 0x743;
pub const ARIZONA_AIF2TX1MIX_INPUT_3_SOURCE: c_uint = 0x744;
pub const ARIZONA_AIF2TX1MIX_INPUT_3_VOLUME: c_uint = 0x745;
pub const ARIZONA_AIF2TX1MIX_INPUT_4_SOURCE: c_uint = 0x746;
pub const ARIZONA_AIF2TX1MIX_INPUT_4_VOLUME: c_uint = 0x747;
pub const ARIZONA_AIF2TX2MIX_INPUT_1_SOURCE: c_uint = 0x748;
pub const ARIZONA_AIF2TX2MIX_INPUT_1_VOLUME: c_uint = 0x749;
pub const ARIZONA_AIF2TX2MIX_INPUT_2_SOURCE: c_uint = 0x74A;
pub const ARIZONA_AIF2TX2MIX_INPUT_2_VOLUME: c_uint = 0x74B;
pub const ARIZONA_AIF2TX2MIX_INPUT_3_SOURCE: c_uint = 0x74C;
pub const ARIZONA_AIF2TX2MIX_INPUT_3_VOLUME: c_uint = 0x74D;
pub const ARIZONA_AIF2TX2MIX_INPUT_4_SOURCE: c_uint = 0x74E;
pub const ARIZONA_AIF2TX2MIX_INPUT_4_VOLUME: c_uint = 0x74F;
pub const ARIZONA_AIF2TX3MIX_INPUT_1_SOURCE: c_uint = 0x750;
pub const ARIZONA_AIF2TX3MIX_INPUT_1_VOLUME: c_uint = 0x751;
pub const ARIZONA_AIF2TX3MIX_INPUT_2_SOURCE: c_uint = 0x752;
pub const ARIZONA_AIF2TX3MIX_INPUT_2_VOLUME: c_uint = 0x753;
pub const ARIZONA_AIF2TX3MIX_INPUT_3_SOURCE: c_uint = 0x754;
pub const ARIZONA_AIF2TX3MIX_INPUT_3_VOLUME: c_uint = 0x755;
pub const ARIZONA_AIF2TX3MIX_INPUT_4_SOURCE: c_uint = 0x756;
pub const ARIZONA_AIF2TX3MIX_INPUT_4_VOLUME: c_uint = 0x757;
pub const ARIZONA_AIF2TX4MIX_INPUT_1_SOURCE: c_uint = 0x758;
pub const ARIZONA_AIF2TX4MIX_INPUT_1_VOLUME: c_uint = 0x759;
pub const ARIZONA_AIF2TX4MIX_INPUT_2_SOURCE: c_uint = 0x75A;
pub const ARIZONA_AIF2TX4MIX_INPUT_2_VOLUME: c_uint = 0x75B;
pub const ARIZONA_AIF2TX4MIX_INPUT_3_SOURCE: c_uint = 0x75C;
pub const ARIZONA_AIF2TX4MIX_INPUT_3_VOLUME: c_uint = 0x75D;
pub const ARIZONA_AIF2TX4MIX_INPUT_4_SOURCE: c_uint = 0x75E;
pub const ARIZONA_AIF2TX4MIX_INPUT_4_VOLUME: c_uint = 0x75F;
pub const ARIZONA_AIF2TX5MIX_INPUT_1_SOURCE: c_uint = 0x760;
pub const ARIZONA_AIF2TX5MIX_INPUT_1_VOLUME: c_uint = 0x761;
pub const ARIZONA_AIF2TX5MIX_INPUT_2_SOURCE: c_uint = 0x762;
pub const ARIZONA_AIF2TX5MIX_INPUT_2_VOLUME: c_uint = 0x763;
pub const ARIZONA_AIF2TX5MIX_INPUT_3_SOURCE: c_uint = 0x764;
pub const ARIZONA_AIF2TX5MIX_INPUT_3_VOLUME: c_uint = 0x765;
pub const ARIZONA_AIF2TX5MIX_INPUT_4_SOURCE: c_uint = 0x766;
pub const ARIZONA_AIF2TX5MIX_INPUT_4_VOLUME: c_uint = 0x767;
pub const ARIZONA_AIF2TX6MIX_INPUT_1_SOURCE: c_uint = 0x768;
pub const ARIZONA_AIF2TX6MIX_INPUT_1_VOLUME: c_uint = 0x769;
pub const ARIZONA_AIF2TX6MIX_INPUT_2_SOURCE: c_uint = 0x76A;
pub const ARIZONA_AIF2TX6MIX_INPUT_2_VOLUME: c_uint = 0x76B;
pub const ARIZONA_AIF2TX6MIX_INPUT_3_SOURCE: c_uint = 0x76C;
pub const ARIZONA_AIF2TX6MIX_INPUT_3_VOLUME: c_uint = 0x76D;
pub const ARIZONA_AIF2TX6MIX_INPUT_4_SOURCE: c_uint = 0x76E;
pub const ARIZONA_AIF2TX6MIX_INPUT_4_VOLUME: c_uint = 0x76F;
pub const ARIZONA_AIF3TX1MIX_INPUT_1_SOURCE: c_uint = 0x780;
pub const ARIZONA_AIF3TX1MIX_INPUT_1_VOLUME: c_uint = 0x781;
pub const ARIZONA_AIF3TX1MIX_INPUT_2_SOURCE: c_uint = 0x782;
pub const ARIZONA_AIF3TX1MIX_INPUT_2_VOLUME: c_uint = 0x783;
pub const ARIZONA_AIF3TX1MIX_INPUT_3_SOURCE: c_uint = 0x784;
pub const ARIZONA_AIF3TX1MIX_INPUT_3_VOLUME: c_uint = 0x785;
pub const ARIZONA_AIF3TX1MIX_INPUT_4_SOURCE: c_uint = 0x786;
pub const ARIZONA_AIF3TX1MIX_INPUT_4_VOLUME: c_uint = 0x787;
pub const ARIZONA_AIF3TX2MIX_INPUT_1_SOURCE: c_uint = 0x788;
pub const ARIZONA_AIF3TX2MIX_INPUT_1_VOLUME: c_uint = 0x789;
pub const ARIZONA_AIF3TX2MIX_INPUT_2_SOURCE: c_uint = 0x78A;
pub const ARIZONA_AIF3TX2MIX_INPUT_2_VOLUME: c_uint = 0x78B;
pub const ARIZONA_AIF3TX2MIX_INPUT_3_SOURCE: c_uint = 0x78C;
pub const ARIZONA_AIF3TX2MIX_INPUT_3_VOLUME: c_uint = 0x78D;
pub const ARIZONA_AIF3TX2MIX_INPUT_4_SOURCE: c_uint = 0x78E;
pub const ARIZONA_AIF3TX2MIX_INPUT_4_VOLUME: c_uint = 0x78F;
pub const ARIZONA_SLIMTX1MIX_INPUT_1_SOURCE: c_uint = 0x7C0;
pub const ARIZONA_SLIMTX1MIX_INPUT_1_VOLUME: c_uint = 0x7C1;
pub const ARIZONA_SLIMTX1MIX_INPUT_2_SOURCE: c_uint = 0x7C2;
pub const ARIZONA_SLIMTX1MIX_INPUT_2_VOLUME: c_uint = 0x7C3;
pub const ARIZONA_SLIMTX1MIX_INPUT_3_SOURCE: c_uint = 0x7C4;
pub const ARIZONA_SLIMTX1MIX_INPUT_3_VOLUME: c_uint = 0x7C5;
pub const ARIZONA_SLIMTX1MIX_INPUT_4_SOURCE: c_uint = 0x7C6;
pub const ARIZONA_SLIMTX1MIX_INPUT_4_VOLUME: c_uint = 0x7C7;
pub const ARIZONA_SLIMTX2MIX_INPUT_1_SOURCE: c_uint = 0x7C8;
pub const ARIZONA_SLIMTX2MIX_INPUT_1_VOLUME: c_uint = 0x7C9;
pub const ARIZONA_SLIMTX2MIX_INPUT_2_SOURCE: c_uint = 0x7CA;
pub const ARIZONA_SLIMTX2MIX_INPUT_2_VOLUME: c_uint = 0x7CB;
pub const ARIZONA_SLIMTX2MIX_INPUT_3_SOURCE: c_uint = 0x7CC;
pub const ARIZONA_SLIMTX2MIX_INPUT_3_VOLUME: c_uint = 0x7CD;
pub const ARIZONA_SLIMTX2MIX_INPUT_4_SOURCE: c_uint = 0x7CE;
pub const ARIZONA_SLIMTX2MIX_INPUT_4_VOLUME: c_uint = 0x7CF;
pub const ARIZONA_SLIMTX3MIX_INPUT_1_SOURCE: c_uint = 0x7D0;
pub const ARIZONA_SLIMTX3MIX_INPUT_1_VOLUME: c_uint = 0x7D1;
pub const ARIZONA_SLIMTX3MIX_INPUT_2_SOURCE: c_uint = 0x7D2;
pub const ARIZONA_SLIMTX3MIX_INPUT_2_VOLUME: c_uint = 0x7D3;
pub const ARIZONA_SLIMTX3MIX_INPUT_3_SOURCE: c_uint = 0x7D4;
pub const ARIZONA_SLIMTX3MIX_INPUT_3_VOLUME: c_uint = 0x7D5;
pub const ARIZONA_SLIMTX3MIX_INPUT_4_SOURCE: c_uint = 0x7D6;
pub const ARIZONA_SLIMTX3MIX_INPUT_4_VOLUME: c_uint = 0x7D7;
pub const ARIZONA_SLIMTX4MIX_INPUT_1_SOURCE: c_uint = 0x7D8;
pub const ARIZONA_SLIMTX4MIX_INPUT_1_VOLUME: c_uint = 0x7D9;
pub const ARIZONA_SLIMTX4MIX_INPUT_2_SOURCE: c_uint = 0x7DA;
pub const ARIZONA_SLIMTX4MIX_INPUT_2_VOLUME: c_uint = 0x7DB;
pub const ARIZONA_SLIMTX4MIX_INPUT_3_SOURCE: c_uint = 0x7DC;
pub const ARIZONA_SLIMTX4MIX_INPUT_3_VOLUME: c_uint = 0x7DD;
pub const ARIZONA_SLIMTX4MIX_INPUT_4_SOURCE: c_uint = 0x7DE;
pub const ARIZONA_SLIMTX4MIX_INPUT_4_VOLUME: c_uint = 0x7DF;
pub const ARIZONA_SLIMTX5MIX_INPUT_1_SOURCE: c_uint = 0x7E0;
pub const ARIZONA_SLIMTX5MIX_INPUT_1_VOLUME: c_uint = 0x7E1;
pub const ARIZONA_SLIMTX5MIX_INPUT_2_SOURCE: c_uint = 0x7E2;
pub const ARIZONA_SLIMTX5MIX_INPUT_2_VOLUME: c_uint = 0x7E3;
pub const ARIZONA_SLIMTX5MIX_INPUT_3_SOURCE: c_uint = 0x7E4;
pub const ARIZONA_SLIMTX5MIX_INPUT_3_VOLUME: c_uint = 0x7E5;
pub const ARIZONA_SLIMTX5MIX_INPUT_4_SOURCE: c_uint = 0x7E6;
pub const ARIZONA_SLIMTX5MIX_INPUT_4_VOLUME: c_uint = 0x7E7;
pub const ARIZONA_SLIMTX6MIX_INPUT_1_SOURCE: c_uint = 0x7E8;
pub const ARIZONA_SLIMTX6MIX_INPUT_1_VOLUME: c_uint = 0x7E9;
pub const ARIZONA_SLIMTX6MIX_INPUT_2_SOURCE: c_uint = 0x7EA;
pub const ARIZONA_SLIMTX6MIX_INPUT_2_VOLUME: c_uint = 0x7EB;
pub const ARIZONA_SLIMTX6MIX_INPUT_3_SOURCE: c_uint = 0x7EC;
pub const ARIZONA_SLIMTX6MIX_INPUT_3_VOLUME: c_uint = 0x7ED;
pub const ARIZONA_SLIMTX6MIX_INPUT_4_SOURCE: c_uint = 0x7EE;
pub const ARIZONA_SLIMTX6MIX_INPUT_4_VOLUME: c_uint = 0x7EF;
pub const ARIZONA_SLIMTX7MIX_INPUT_1_SOURCE: c_uint = 0x7F0;
pub const ARIZONA_SLIMTX7MIX_INPUT_1_VOLUME: c_uint = 0x7F1;
pub const ARIZONA_SLIMTX7MIX_INPUT_2_SOURCE: c_uint = 0x7F2;
pub const ARIZONA_SLIMTX7MIX_INPUT_2_VOLUME: c_uint = 0x7F3;
pub const ARIZONA_SLIMTX7MIX_INPUT_3_SOURCE: c_uint = 0x7F4;
pub const ARIZONA_SLIMTX7MIX_INPUT_3_VOLUME: c_uint = 0x7F5;
pub const ARIZONA_SLIMTX7MIX_INPUT_4_SOURCE: c_uint = 0x7F6;
pub const ARIZONA_SLIMTX7MIX_INPUT_4_VOLUME: c_uint = 0x7F7;
pub const ARIZONA_SLIMTX8MIX_INPUT_1_SOURCE: c_uint = 0x7F8;
pub const ARIZONA_SLIMTX8MIX_INPUT_1_VOLUME: c_uint = 0x7F9;
pub const ARIZONA_SLIMTX8MIX_INPUT_2_SOURCE: c_uint = 0x7FA;
pub const ARIZONA_SLIMTX8MIX_INPUT_2_VOLUME: c_uint = 0x7FB;
pub const ARIZONA_SLIMTX8MIX_INPUT_3_SOURCE: c_uint = 0x7FC;
pub const ARIZONA_SLIMTX8MIX_INPUT_3_VOLUME: c_uint = 0x7FD;
pub const ARIZONA_SLIMTX8MIX_INPUT_4_SOURCE: c_uint = 0x7FE;
pub const ARIZONA_SLIMTX8MIX_INPUT_4_VOLUME: c_uint = 0x7FF;
pub const ARIZONA_SPDIFTX1MIX_INPUT_1_SOURCE: c_uint = 0x800;
pub const ARIZONA_SPDIFTX1MIX_INPUT_1_VOLUME: c_uint = 0x801;
pub const ARIZONA_SPDIFTX2MIX_INPUT_1_SOURCE: c_uint = 0x808;
pub const ARIZONA_SPDIFTX2MIX_INPUT_1_VOLUME: c_uint = 0x809;
pub const ARIZONA_EQ1MIX_INPUT_1_SOURCE: c_uint = 0x880;
pub const ARIZONA_EQ1MIX_INPUT_1_VOLUME: c_uint = 0x881;
pub const ARIZONA_EQ1MIX_INPUT_2_SOURCE: c_uint = 0x882;
pub const ARIZONA_EQ1MIX_INPUT_2_VOLUME: c_uint = 0x883;
pub const ARIZONA_EQ1MIX_INPUT_3_SOURCE: c_uint = 0x884;
pub const ARIZONA_EQ1MIX_INPUT_3_VOLUME: c_uint = 0x885;
pub const ARIZONA_EQ1MIX_INPUT_4_SOURCE: c_uint = 0x886;
pub const ARIZONA_EQ1MIX_INPUT_4_VOLUME: c_uint = 0x887;
pub const ARIZONA_EQ2MIX_INPUT_1_SOURCE: c_uint = 0x888;
pub const ARIZONA_EQ2MIX_INPUT_1_VOLUME: c_uint = 0x889;
pub const ARIZONA_EQ2MIX_INPUT_2_SOURCE: c_uint = 0x88A;
pub const ARIZONA_EQ2MIX_INPUT_2_VOLUME: c_uint = 0x88B;
pub const ARIZONA_EQ2MIX_INPUT_3_SOURCE: c_uint = 0x88C;
pub const ARIZONA_EQ2MIX_INPUT_3_VOLUME: c_uint = 0x88D;
pub const ARIZONA_EQ2MIX_INPUT_4_SOURCE: c_uint = 0x88E;
pub const ARIZONA_EQ2MIX_INPUT_4_VOLUME: c_uint = 0x88F;
pub const ARIZONA_EQ3MIX_INPUT_1_SOURCE: c_uint = 0x890;
pub const ARIZONA_EQ3MIX_INPUT_1_VOLUME: c_uint = 0x891;
pub const ARIZONA_EQ3MIX_INPUT_2_SOURCE: c_uint = 0x892;
pub const ARIZONA_EQ3MIX_INPUT_2_VOLUME: c_uint = 0x893;
pub const ARIZONA_EQ3MIX_INPUT_3_SOURCE: c_uint = 0x894;
pub const ARIZONA_EQ3MIX_INPUT_3_VOLUME: c_uint = 0x895;
pub const ARIZONA_EQ3MIX_INPUT_4_SOURCE: c_uint = 0x896;
pub const ARIZONA_EQ3MIX_INPUT_4_VOLUME: c_uint = 0x897;
pub const ARIZONA_EQ4MIX_INPUT_1_SOURCE: c_uint = 0x898;
pub const ARIZONA_EQ4MIX_INPUT_1_VOLUME: c_uint = 0x899;
pub const ARIZONA_EQ4MIX_INPUT_2_SOURCE: c_uint = 0x89A;
pub const ARIZONA_EQ4MIX_INPUT_2_VOLUME: c_uint = 0x89B;
pub const ARIZONA_EQ4MIX_INPUT_3_SOURCE: c_uint = 0x89C;
pub const ARIZONA_EQ4MIX_INPUT_3_VOLUME: c_uint = 0x89D;
pub const ARIZONA_EQ4MIX_INPUT_4_SOURCE: c_uint = 0x89E;
pub const ARIZONA_EQ4MIX_INPUT_4_VOLUME: c_uint = 0x89F;
pub const ARIZONA_DRC1LMIX_INPUT_1_SOURCE: c_uint = 0x8C0;
pub const ARIZONA_DRC1LMIX_INPUT_1_VOLUME: c_uint = 0x8C1;
pub const ARIZONA_DRC1LMIX_INPUT_2_SOURCE: c_uint = 0x8C2;
pub const ARIZONA_DRC1LMIX_INPUT_2_VOLUME: c_uint = 0x8C3;
pub const ARIZONA_DRC1LMIX_INPUT_3_SOURCE: c_uint = 0x8C4;
pub const ARIZONA_DRC1LMIX_INPUT_3_VOLUME: c_uint = 0x8C5;
pub const ARIZONA_DRC1LMIX_INPUT_4_SOURCE: c_uint = 0x8C6;
pub const ARIZONA_DRC1LMIX_INPUT_4_VOLUME: c_uint = 0x8C7;
pub const ARIZONA_DRC1RMIX_INPUT_1_SOURCE: c_uint = 0x8C8;
pub const ARIZONA_DRC1RMIX_INPUT_1_VOLUME: c_uint = 0x8C9;
pub const ARIZONA_DRC1RMIX_INPUT_2_SOURCE: c_uint = 0x8CA;
pub const ARIZONA_DRC1RMIX_INPUT_2_VOLUME: c_uint = 0x8CB;
pub const ARIZONA_DRC1RMIX_INPUT_3_SOURCE: c_uint = 0x8CC;
pub const ARIZONA_DRC1RMIX_INPUT_3_VOLUME: c_uint = 0x8CD;
pub const ARIZONA_DRC1RMIX_INPUT_4_SOURCE: c_uint = 0x8CE;
pub const ARIZONA_DRC1RMIX_INPUT_4_VOLUME: c_uint = 0x8CF;
pub const ARIZONA_DRC2LMIX_INPUT_1_SOURCE: c_uint = 0x8D0;
pub const ARIZONA_DRC2LMIX_INPUT_1_VOLUME: c_uint = 0x8D1;
pub const ARIZONA_DRC2LMIX_INPUT_2_SOURCE: c_uint = 0x8D2;
pub const ARIZONA_DRC2LMIX_INPUT_2_VOLUME: c_uint = 0x8D3;
pub const ARIZONA_DRC2LMIX_INPUT_3_SOURCE: c_uint = 0x8D4;
pub const ARIZONA_DRC2LMIX_INPUT_3_VOLUME: c_uint = 0x8D5;
pub const ARIZONA_DRC2LMIX_INPUT_4_SOURCE: c_uint = 0x8D6;
pub const ARIZONA_DRC2LMIX_INPUT_4_VOLUME: c_uint = 0x8D7;
pub const ARIZONA_DRC2RMIX_INPUT_1_SOURCE: c_uint = 0x8D8;
pub const ARIZONA_DRC2RMIX_INPUT_1_VOLUME: c_uint = 0x8D9;
pub const ARIZONA_DRC2RMIX_INPUT_2_SOURCE: c_uint = 0x8DA;
pub const ARIZONA_DRC2RMIX_INPUT_2_VOLUME: c_uint = 0x8DB;
pub const ARIZONA_DRC2RMIX_INPUT_3_SOURCE: c_uint = 0x8DC;
pub const ARIZONA_DRC2RMIX_INPUT_3_VOLUME: c_uint = 0x8DD;
pub const ARIZONA_DRC2RMIX_INPUT_4_SOURCE: c_uint = 0x8DE;
pub const ARIZONA_DRC2RMIX_INPUT_4_VOLUME: c_uint = 0x8DF;
pub const ARIZONA_HPLP1MIX_INPUT_1_SOURCE: c_uint = 0x900;
pub const ARIZONA_HPLP1MIX_INPUT_1_VOLUME: c_uint = 0x901;
pub const ARIZONA_HPLP1MIX_INPUT_2_SOURCE: c_uint = 0x902;
pub const ARIZONA_HPLP1MIX_INPUT_2_VOLUME: c_uint = 0x903;
pub const ARIZONA_HPLP1MIX_INPUT_3_SOURCE: c_uint = 0x904;
pub const ARIZONA_HPLP1MIX_INPUT_3_VOLUME: c_uint = 0x905;
pub const ARIZONA_HPLP1MIX_INPUT_4_SOURCE: c_uint = 0x906;
pub const ARIZONA_HPLP1MIX_INPUT_4_VOLUME: c_uint = 0x907;
pub const ARIZONA_HPLP2MIX_INPUT_1_SOURCE: c_uint = 0x908;
pub const ARIZONA_HPLP2MIX_INPUT_1_VOLUME: c_uint = 0x909;
pub const ARIZONA_HPLP2MIX_INPUT_2_SOURCE: c_uint = 0x90A;
pub const ARIZONA_HPLP2MIX_INPUT_2_VOLUME: c_uint = 0x90B;
pub const ARIZONA_HPLP2MIX_INPUT_3_SOURCE: c_uint = 0x90C;
pub const ARIZONA_HPLP2MIX_INPUT_3_VOLUME: c_uint = 0x90D;
pub const ARIZONA_HPLP2MIX_INPUT_4_SOURCE: c_uint = 0x90E;
pub const ARIZONA_HPLP2MIX_INPUT_4_VOLUME: c_uint = 0x90F;
pub const ARIZONA_HPLP3MIX_INPUT_1_SOURCE: c_uint = 0x910;
pub const ARIZONA_HPLP3MIX_INPUT_1_VOLUME: c_uint = 0x911;
pub const ARIZONA_HPLP3MIX_INPUT_2_SOURCE: c_uint = 0x912;
pub const ARIZONA_HPLP3MIX_INPUT_2_VOLUME: c_uint = 0x913;
pub const ARIZONA_HPLP3MIX_INPUT_3_SOURCE: c_uint = 0x914;
pub const ARIZONA_HPLP3MIX_INPUT_3_VOLUME: c_uint = 0x915;
pub const ARIZONA_HPLP3MIX_INPUT_4_SOURCE: c_uint = 0x916;
pub const ARIZONA_HPLP3MIX_INPUT_4_VOLUME: c_uint = 0x917;
pub const ARIZONA_HPLP4MIX_INPUT_1_SOURCE: c_uint = 0x918;
pub const ARIZONA_HPLP4MIX_INPUT_1_VOLUME: c_uint = 0x919;
pub const ARIZONA_HPLP4MIX_INPUT_2_SOURCE: c_uint = 0x91A;
pub const ARIZONA_HPLP4MIX_INPUT_2_VOLUME: c_uint = 0x91B;
pub const ARIZONA_HPLP4MIX_INPUT_3_SOURCE: c_uint = 0x91C;
pub const ARIZONA_HPLP4MIX_INPUT_3_VOLUME: c_uint = 0x91D;
pub const ARIZONA_HPLP4MIX_INPUT_4_SOURCE: c_uint = 0x91E;
pub const ARIZONA_HPLP4MIX_INPUT_4_VOLUME: c_uint = 0x91F;
pub const ARIZONA_DSP1LMIX_INPUT_1_SOURCE: c_uint = 0x940;
pub const ARIZONA_DSP1LMIX_INPUT_1_VOLUME: c_uint = 0x941;
pub const ARIZONA_DSP1LMIX_INPUT_2_SOURCE: c_uint = 0x942;
pub const ARIZONA_DSP1LMIX_INPUT_2_VOLUME: c_uint = 0x943;
pub const ARIZONA_DSP1LMIX_INPUT_3_SOURCE: c_uint = 0x944;
pub const ARIZONA_DSP1LMIX_INPUT_3_VOLUME: c_uint = 0x945;
pub const ARIZONA_DSP1LMIX_INPUT_4_SOURCE: c_uint = 0x946;
pub const ARIZONA_DSP1LMIX_INPUT_4_VOLUME: c_uint = 0x947;
pub const ARIZONA_DSP1RMIX_INPUT_1_SOURCE: c_uint = 0x948;
pub const ARIZONA_DSP1RMIX_INPUT_1_VOLUME: c_uint = 0x949;
pub const ARIZONA_DSP1RMIX_INPUT_2_SOURCE: c_uint = 0x94A;
pub const ARIZONA_DSP1RMIX_INPUT_2_VOLUME: c_uint = 0x94B;
pub const ARIZONA_DSP1RMIX_INPUT_3_SOURCE: c_uint = 0x94C;
pub const ARIZONA_DSP1RMIX_INPUT_3_VOLUME: c_uint = 0x94D;
pub const ARIZONA_DSP1RMIX_INPUT_4_SOURCE: c_uint = 0x94E;
pub const ARIZONA_DSP1RMIX_INPUT_4_VOLUME: c_uint = 0x94F;
pub const ARIZONA_DSP1AUX1MIX_INPUT_1_SOURCE: c_uint = 0x950;
pub const ARIZONA_DSP1AUX2MIX_INPUT_1_SOURCE: c_uint = 0x958;
pub const ARIZONA_DSP1AUX3MIX_INPUT_1_SOURCE: c_uint = 0x960;
pub const ARIZONA_DSP1AUX4MIX_INPUT_1_SOURCE: c_uint = 0x968;
pub const ARIZONA_DSP1AUX5MIX_INPUT_1_SOURCE: c_uint = 0x970;
pub const ARIZONA_DSP1AUX6MIX_INPUT_1_SOURCE: c_uint = 0x978;
pub const ARIZONA_DSP2LMIX_INPUT_1_SOURCE: c_uint = 0x980;
pub const ARIZONA_DSP2LMIX_INPUT_1_VOLUME: c_uint = 0x981;
pub const ARIZONA_DSP2LMIX_INPUT_2_SOURCE: c_uint = 0x982;
pub const ARIZONA_DSP2LMIX_INPUT_2_VOLUME: c_uint = 0x983;
pub const ARIZONA_DSP2LMIX_INPUT_3_SOURCE: c_uint = 0x984;
pub const ARIZONA_DSP2LMIX_INPUT_3_VOLUME: c_uint = 0x985;
pub const ARIZONA_DSP2LMIX_INPUT_4_SOURCE: c_uint = 0x986;
pub const ARIZONA_DSP2LMIX_INPUT_4_VOLUME: c_uint = 0x987;
pub const ARIZONA_DSP2RMIX_INPUT_1_SOURCE: c_uint = 0x988;
pub const ARIZONA_DSP2RMIX_INPUT_1_VOLUME: c_uint = 0x989;
pub const ARIZONA_DSP2RMIX_INPUT_2_SOURCE: c_uint = 0x98A;
pub const ARIZONA_DSP2RMIX_INPUT_2_VOLUME: c_uint = 0x98B;
pub const ARIZONA_DSP2RMIX_INPUT_3_SOURCE: c_uint = 0x98C;
pub const ARIZONA_DSP2RMIX_INPUT_3_VOLUME: c_uint = 0x98D;
pub const ARIZONA_DSP2RMIX_INPUT_4_SOURCE: c_uint = 0x98E;
pub const ARIZONA_DSP2RMIX_INPUT_4_VOLUME: c_uint = 0x98F;
pub const ARIZONA_DSP2AUX1MIX_INPUT_1_SOURCE: c_uint = 0x990;
pub const ARIZONA_DSP2AUX2MIX_INPUT_1_SOURCE: c_uint = 0x998;
pub const ARIZONA_DSP2AUX3MIX_INPUT_1_SOURCE: c_uint = 0x9A0;
pub const ARIZONA_DSP2AUX4MIX_INPUT_1_SOURCE: c_uint = 0x9A8;
pub const ARIZONA_DSP2AUX5MIX_INPUT_1_SOURCE: c_uint = 0x9B0;
pub const ARIZONA_DSP2AUX6MIX_INPUT_1_SOURCE: c_uint = 0x9B8;
pub const ARIZONA_DSP3LMIX_INPUT_1_SOURCE: c_uint = 0x9C0;
pub const ARIZONA_DSP3LMIX_INPUT_1_VOLUME: c_uint = 0x9C1;
pub const ARIZONA_DSP3LMIX_INPUT_2_SOURCE: c_uint = 0x9C2;
pub const ARIZONA_DSP3LMIX_INPUT_2_VOLUME: c_uint = 0x9C3;
pub const ARIZONA_DSP3LMIX_INPUT_3_SOURCE: c_uint = 0x9C4;
pub const ARIZONA_DSP3LMIX_INPUT_3_VOLUME: c_uint = 0x9C5;
pub const ARIZONA_DSP3LMIX_INPUT_4_SOURCE: c_uint = 0x9C6;
pub const ARIZONA_DSP3LMIX_INPUT_4_VOLUME: c_uint = 0x9C7;
pub const ARIZONA_DSP3RMIX_INPUT_1_SOURCE: c_uint = 0x9C8;
pub const ARIZONA_DSP3RMIX_INPUT_1_VOLUME: c_uint = 0x9C9;
pub const ARIZONA_DSP3RMIX_INPUT_2_SOURCE: c_uint = 0x9CA;
pub const ARIZONA_DSP3RMIX_INPUT_2_VOLUME: c_uint = 0x9CB;
pub const ARIZONA_DSP3RMIX_INPUT_3_SOURCE: c_uint = 0x9CC;
pub const ARIZONA_DSP3RMIX_INPUT_3_VOLUME: c_uint = 0x9CD;
pub const ARIZONA_DSP3RMIX_INPUT_4_SOURCE: c_uint = 0x9CE;
pub const ARIZONA_DSP3RMIX_INPUT_4_VOLUME: c_uint = 0x9CF;
pub const ARIZONA_DSP3AUX1MIX_INPUT_1_SOURCE: c_uint = 0x9D0;
pub const ARIZONA_DSP3AUX2MIX_INPUT_1_SOURCE: c_uint = 0x9D8;
pub const ARIZONA_DSP3AUX3MIX_INPUT_1_SOURCE: c_uint = 0x9E0;
pub const ARIZONA_DSP3AUX4MIX_INPUT_1_SOURCE: c_uint = 0x9E8;
pub const ARIZONA_DSP3AUX5MIX_INPUT_1_SOURCE: c_uint = 0x9F0;
pub const ARIZONA_DSP3AUX6MIX_INPUT_1_SOURCE: c_uint = 0x9F8;
pub const ARIZONA_DSP4LMIX_INPUT_1_SOURCE: c_uint = 0xA00;
pub const ARIZONA_DSP4LMIX_INPUT_1_VOLUME: c_uint = 0xA01;
pub const ARIZONA_DSP4LMIX_INPUT_2_SOURCE: c_uint = 0xA02;
pub const ARIZONA_DSP4LMIX_INPUT_2_VOLUME: c_uint = 0xA03;
pub const ARIZONA_DSP4LMIX_INPUT_3_SOURCE: c_uint = 0xA04;
pub const ARIZONA_DSP4LMIX_INPUT_3_VOLUME: c_uint = 0xA05;
pub const ARIZONA_DSP4LMIX_INPUT_4_SOURCE: c_uint = 0xA06;
pub const ARIZONA_DSP4LMIX_INPUT_4_VOLUME: c_uint = 0xA07;
pub const ARIZONA_DSP4RMIX_INPUT_1_SOURCE: c_uint = 0xA08;
pub const ARIZONA_DSP4RMIX_INPUT_1_VOLUME: c_uint = 0xA09;
pub const ARIZONA_DSP4RMIX_INPUT_2_SOURCE: c_uint = 0xA0A;
pub const ARIZONA_DSP4RMIX_INPUT_2_VOLUME: c_uint = 0xA0B;
pub const ARIZONA_DSP4RMIX_INPUT_3_SOURCE: c_uint = 0xA0C;
pub const ARIZONA_DSP4RMIX_INPUT_3_VOLUME: c_uint = 0xA0D;
pub const ARIZONA_DSP4RMIX_INPUT_4_SOURCE: c_uint = 0xA0E;
pub const ARIZONA_DSP4RMIX_INPUT_4_VOLUME: c_uint = 0xA0F;
pub const ARIZONA_DSP4AUX1MIX_INPUT_1_SOURCE: c_uint = 0xA10;
pub const ARIZONA_DSP4AUX2MIX_INPUT_1_SOURCE: c_uint = 0xA18;
pub const ARIZONA_DSP4AUX3MIX_INPUT_1_SOURCE: c_uint = 0xA20;
pub const ARIZONA_DSP4AUX4MIX_INPUT_1_SOURCE: c_uint = 0xA28;
pub const ARIZONA_DSP4AUX5MIX_INPUT_1_SOURCE: c_uint = 0xA30;
pub const ARIZONA_DSP4AUX6MIX_INPUT_1_SOURCE: c_uint = 0xA38;
pub const ARIZONA_ASRC1LMIX_INPUT_1_SOURCE: c_uint = 0xA80;
pub const ARIZONA_ASRC1RMIX_INPUT_1_SOURCE: c_uint = 0xA88;
pub const ARIZONA_ASRC2LMIX_INPUT_1_SOURCE: c_uint = 0xA90;
pub const ARIZONA_ASRC2RMIX_INPUT_1_SOURCE: c_uint = 0xA98;
pub const ARIZONA_ISRC1DEC1MIX_INPUT_1_SOURCE: c_uint = 0xB00;
pub const ARIZONA_ISRC1DEC2MIX_INPUT_1_SOURCE: c_uint = 0xB08;
pub const ARIZONA_ISRC1DEC3MIX_INPUT_1_SOURCE: c_uint = 0xB10;
pub const ARIZONA_ISRC1DEC4MIX_INPUT_1_SOURCE: c_uint = 0xB18;
pub const ARIZONA_ISRC1INT1MIX_INPUT_1_SOURCE: c_uint = 0xB20;
pub const ARIZONA_ISRC1INT2MIX_INPUT_1_SOURCE: c_uint = 0xB28;
pub const ARIZONA_ISRC1INT3MIX_INPUT_1_SOURCE: c_uint = 0xB30;
pub const ARIZONA_ISRC1INT4MIX_INPUT_1_SOURCE: c_uint = 0xB38;
pub const ARIZONA_ISRC2DEC1MIX_INPUT_1_SOURCE: c_uint = 0xB40;
pub const ARIZONA_ISRC2DEC2MIX_INPUT_1_SOURCE: c_uint = 0xB48;
pub const ARIZONA_ISRC2DEC3MIX_INPUT_1_SOURCE: c_uint = 0xB50;
pub const ARIZONA_ISRC2DEC4MIX_INPUT_1_SOURCE: c_uint = 0xB58;
pub const ARIZONA_ISRC2INT1MIX_INPUT_1_SOURCE: c_uint = 0xB60;
pub const ARIZONA_ISRC2INT2MIX_INPUT_1_SOURCE: c_uint = 0xB68;
pub const ARIZONA_ISRC2INT3MIX_INPUT_1_SOURCE: c_uint = 0xB70;
pub const ARIZONA_ISRC2INT4MIX_INPUT_1_SOURCE: c_uint = 0xB78;
pub const ARIZONA_ISRC3DEC1MIX_INPUT_1_SOURCE: c_uint = 0xB80;
pub const ARIZONA_ISRC3DEC2MIX_INPUT_1_SOURCE: c_uint = 0xB88;
pub const ARIZONA_ISRC3DEC3MIX_INPUT_1_SOURCE: c_uint = 0xB90;
pub const ARIZONA_ISRC3DEC4MIX_INPUT_1_SOURCE: c_uint = 0xB98;
pub const ARIZONA_ISRC3INT1MIX_INPUT_1_SOURCE: c_uint = 0xBA0;
pub const ARIZONA_ISRC3INT2MIX_INPUT_1_SOURCE: c_uint = 0xBA8;
pub const ARIZONA_ISRC3INT3MIX_INPUT_1_SOURCE: c_uint = 0xBB0;
pub const ARIZONA_ISRC3INT4MIX_INPUT_1_SOURCE: c_uint = 0xBB8;
pub const ARIZONA_GPIO1_CTRL: c_uint = 0xC00;
pub const ARIZONA_GPIO2_CTRL: c_uint = 0xC01;
pub const ARIZONA_GPIO3_CTRL: c_uint = 0xC02;
pub const ARIZONA_GPIO4_CTRL: c_uint = 0xC03;
pub const ARIZONA_GPIO5_CTRL: c_uint = 0xC04;
pub const ARIZONA_IRQ_CTRL_1: c_uint = 0xC0F;
pub const ARIZONA_GPIO_DEBOUNCE_CONFIG: c_uint = 0xC10;
pub const ARIZONA_GP_SWITCH_1: c_uint = 0xC18;
pub const ARIZONA_MISC_PAD_CTRL_1: c_uint = 0xC20;
pub const ARIZONA_MISC_PAD_CTRL_2: c_uint = 0xC21;
pub const ARIZONA_MISC_PAD_CTRL_3: c_uint = 0xC22;
pub const ARIZONA_MISC_PAD_CTRL_4: c_uint = 0xC23;
pub const ARIZONA_MISC_PAD_CTRL_5: c_uint = 0xC24;
pub const ARIZONA_MISC_PAD_CTRL_6: c_uint = 0xC25;
pub const ARIZONA_MISC_PAD_CTRL_7: c_uint = 0xC30;
pub const ARIZONA_MISC_PAD_CTRL_8: c_uint = 0xC31;
pub const ARIZONA_MISC_PAD_CTRL_9: c_uint = 0xC32;
pub const ARIZONA_MISC_PAD_CTRL_10: c_uint = 0xC33;
pub const ARIZONA_MISC_PAD_CTRL_11: c_uint = 0xC34;
pub const ARIZONA_MISC_PAD_CTRL_12: c_uint = 0xC35;
pub const ARIZONA_MISC_PAD_CTRL_13: c_uint = 0xC36;
pub const ARIZONA_MISC_PAD_CTRL_14: c_uint = 0xC37;
pub const ARIZONA_MISC_PAD_CTRL_15: c_uint = 0xC38;
pub const ARIZONA_MISC_PAD_CTRL_16: c_uint = 0xC39;
pub const ARIZONA_MISC_PAD_CTRL_17: c_uint = 0xC3A;
pub const ARIZONA_MISC_PAD_CTRL_18: c_uint = 0xC3B;
pub const ARIZONA_INTERRUPT_STATUS_1: c_uint = 0xD00;
pub const ARIZONA_INTERRUPT_STATUS_2: c_uint = 0xD01;
pub const ARIZONA_INTERRUPT_STATUS_3: c_uint = 0xD02;
pub const ARIZONA_INTERRUPT_STATUS_4: c_uint = 0xD03;
pub const ARIZONA_INTERRUPT_STATUS_5: c_uint = 0xD04;
pub const ARIZONA_INTERRUPT_STATUS_6: c_uint = 0xD05;
pub const ARIZONA_INTERRUPT_STATUS_1_MASK: c_uint = 0xD08;
pub const ARIZONA_INTERRUPT_STATUS_2_MASK: c_uint = 0xD09;
pub const ARIZONA_INTERRUPT_STATUS_3_MASK: c_uint = 0xD0A;
pub const ARIZONA_INTERRUPT_STATUS_4_MASK: c_uint = 0xD0B;
pub const ARIZONA_INTERRUPT_STATUS_5_MASK: c_uint = 0xD0C;
pub const ARIZONA_INTERRUPT_STATUS_6_MASK: c_uint = 0xD0D;
pub const ARIZONA_INTERRUPT_CONTROL: c_uint = 0xD0F;
pub const ARIZONA_IRQ2_STATUS_1: c_uint = 0xD10;
pub const ARIZONA_IRQ2_STATUS_2: c_uint = 0xD11;
pub const ARIZONA_IRQ2_STATUS_3: c_uint = 0xD12;
pub const ARIZONA_IRQ2_STATUS_4: c_uint = 0xD13;
pub const ARIZONA_IRQ2_STATUS_5: c_uint = 0xD14;
pub const ARIZONA_IRQ2_STATUS_6: c_uint = 0xD15;
pub const ARIZONA_IRQ2_STATUS_1_MASK: c_uint = 0xD18;
pub const ARIZONA_IRQ2_STATUS_2_MASK: c_uint = 0xD19;
pub const ARIZONA_IRQ2_STATUS_3_MASK: c_uint = 0xD1A;
pub const ARIZONA_IRQ2_STATUS_4_MASK: c_uint = 0xD1B;
pub const ARIZONA_IRQ2_STATUS_5_MASK: c_uint = 0xD1C;
pub const ARIZONA_IRQ2_STATUS_6_MASK: c_uint = 0xD1D;
pub const ARIZONA_IRQ2_CONTROL: c_uint = 0xD1F;
pub const ARIZONA_INTERRUPT_RAW_STATUS_2: c_uint = 0xD20;
pub const ARIZONA_INTERRUPT_RAW_STATUS_3: c_uint = 0xD21;
pub const ARIZONA_INTERRUPT_RAW_STATUS_4: c_uint = 0xD22;
pub const ARIZONA_INTERRUPT_RAW_STATUS_5: c_uint = 0xD23;
pub const ARIZONA_INTERRUPT_RAW_STATUS_6: c_uint = 0xD24;
pub const ARIZONA_INTERRUPT_RAW_STATUS_7: c_uint = 0xD25;
pub const ARIZONA_INTERRUPT_RAW_STATUS_8: c_uint = 0xD26;
pub const ARIZONA_INTERRUPT_RAW_STATUS_9: c_uint = 0xD28;
pub const ARIZONA_IRQ_PIN_STATUS: c_uint = 0xD40;
pub const ARIZONA_ADSP2_IRQ0: c_uint = 0xD41;
pub const ARIZONA_AOD_WKUP_AND_TRIG: c_uint = 0xD50;
pub const ARIZONA_AOD_IRQ1: c_uint = 0xD51;
pub const ARIZONA_AOD_IRQ2: c_uint = 0xD52;
pub const ARIZONA_AOD_IRQ_MASK_IRQ1: c_uint = 0xD53;
pub const ARIZONA_AOD_IRQ_MASK_IRQ2: c_uint = 0xD54;
pub const ARIZONA_AOD_IRQ_RAW_STATUS: c_uint = 0xD55;
pub const ARIZONA_JACK_DETECT_DEBOUNCE: c_uint = 0xD56;
pub const ARIZONA_FX_CTRL1: c_uint = 0xE00;
pub const ARIZONA_FX_CTRL2: c_uint = 0xE01;
pub const ARIZONA_EQ1_1: c_uint = 0xE10;
pub const ARIZONA_EQ1_2: c_uint = 0xE11;
pub const ARIZONA_EQ1_3: c_uint = 0xE12;
pub const ARIZONA_EQ1_4: c_uint = 0xE13;
pub const ARIZONA_EQ1_5: c_uint = 0xE14;
pub const ARIZONA_EQ1_6: c_uint = 0xE15;
pub const ARIZONA_EQ1_7: c_uint = 0xE16;
pub const ARIZONA_EQ1_8: c_uint = 0xE17;
pub const ARIZONA_EQ1_9: c_uint = 0xE18;
pub const ARIZONA_EQ1_10: c_uint = 0xE19;
pub const ARIZONA_EQ1_11: c_uint = 0xE1A;
pub const ARIZONA_EQ1_12: c_uint = 0xE1B;
pub const ARIZONA_EQ1_13: c_uint = 0xE1C;
pub const ARIZONA_EQ1_14: c_uint = 0xE1D;
pub const ARIZONA_EQ1_15: c_uint = 0xE1E;
pub const ARIZONA_EQ1_16: c_uint = 0xE1F;
pub const ARIZONA_EQ1_17: c_uint = 0xE20;
pub const ARIZONA_EQ1_18: c_uint = 0xE21;
pub const ARIZONA_EQ1_19: c_uint = 0xE22;
pub const ARIZONA_EQ1_20: c_uint = 0xE23;
pub const ARIZONA_EQ1_21: c_uint = 0xE24;
pub const ARIZONA_EQ2_1: c_uint = 0xE26;
pub const ARIZONA_EQ2_2: c_uint = 0xE27;
pub const ARIZONA_EQ2_3: c_uint = 0xE28;
pub const ARIZONA_EQ2_4: c_uint = 0xE29;
pub const ARIZONA_EQ2_5: c_uint = 0xE2A;
pub const ARIZONA_EQ2_6: c_uint = 0xE2B;
pub const ARIZONA_EQ2_7: c_uint = 0xE2C;
pub const ARIZONA_EQ2_8: c_uint = 0xE2D;
pub const ARIZONA_EQ2_9: c_uint = 0xE2E;
pub const ARIZONA_EQ2_10: c_uint = 0xE2F;
pub const ARIZONA_EQ2_11: c_uint = 0xE30;
pub const ARIZONA_EQ2_12: c_uint = 0xE31;
pub const ARIZONA_EQ2_13: c_uint = 0xE32;
pub const ARIZONA_EQ2_14: c_uint = 0xE33;
pub const ARIZONA_EQ2_15: c_uint = 0xE34;
pub const ARIZONA_EQ2_16: c_uint = 0xE35;
pub const ARIZONA_EQ2_17: c_uint = 0xE36;
pub const ARIZONA_EQ2_18: c_uint = 0xE37;
pub const ARIZONA_EQ2_19: c_uint = 0xE38;
pub const ARIZONA_EQ2_20: c_uint = 0xE39;
pub const ARIZONA_EQ2_21: c_uint = 0xE3A;
pub const ARIZONA_EQ3_1: c_uint = 0xE3C;
pub const ARIZONA_EQ3_2: c_uint = 0xE3D;
pub const ARIZONA_EQ3_3: c_uint = 0xE3E;
pub const ARIZONA_EQ3_4: c_uint = 0xE3F;
pub const ARIZONA_EQ3_5: c_uint = 0xE40;
pub const ARIZONA_EQ3_6: c_uint = 0xE41;
pub const ARIZONA_EQ3_7: c_uint = 0xE42;
pub const ARIZONA_EQ3_8: c_uint = 0xE43;
pub const ARIZONA_EQ3_9: c_uint = 0xE44;
pub const ARIZONA_EQ3_10: c_uint = 0xE45;
pub const ARIZONA_EQ3_11: c_uint = 0xE46;
pub const ARIZONA_EQ3_12: c_uint = 0xE47;
pub const ARIZONA_EQ3_13: c_uint = 0xE48;
pub const ARIZONA_EQ3_14: c_uint = 0xE49;
pub const ARIZONA_EQ3_15: c_uint = 0xE4A;
pub const ARIZONA_EQ3_16: c_uint = 0xE4B;
pub const ARIZONA_EQ3_17: c_uint = 0xE4C;
pub const ARIZONA_EQ3_18: c_uint = 0xE4D;
pub const ARIZONA_EQ3_19: c_uint = 0xE4E;
pub const ARIZONA_EQ3_20: c_uint = 0xE4F;
pub const ARIZONA_EQ3_21: c_uint = 0xE50;
pub const ARIZONA_EQ4_1: c_uint = 0xE52;
pub const ARIZONA_EQ4_2: c_uint = 0xE53;
pub const ARIZONA_EQ4_3: c_uint = 0xE54;
pub const ARIZONA_EQ4_4: c_uint = 0xE55;
pub const ARIZONA_EQ4_5: c_uint = 0xE56;
pub const ARIZONA_EQ4_6: c_uint = 0xE57;
pub const ARIZONA_EQ4_7: c_uint = 0xE58;
pub const ARIZONA_EQ4_8: c_uint = 0xE59;
pub const ARIZONA_EQ4_9: c_uint = 0xE5A;
pub const ARIZONA_EQ4_10: c_uint = 0xE5B;
pub const ARIZONA_EQ4_11: c_uint = 0xE5C;
pub const ARIZONA_EQ4_12: c_uint = 0xE5D;
pub const ARIZONA_EQ4_13: c_uint = 0xE5E;
pub const ARIZONA_EQ4_14: c_uint = 0xE5F;
pub const ARIZONA_EQ4_15: c_uint = 0xE60;
pub const ARIZONA_EQ4_16: c_uint = 0xE61;
pub const ARIZONA_EQ4_17: c_uint = 0xE62;
pub const ARIZONA_EQ4_18: c_uint = 0xE63;
pub const ARIZONA_EQ4_19: c_uint = 0xE64;
pub const ARIZONA_EQ4_20: c_uint = 0xE65;
pub const ARIZONA_EQ4_21: c_uint = 0xE66;
pub const ARIZONA_DRC1_CTRL1: c_uint = 0xE80;
pub const ARIZONA_DRC1_CTRL2: c_uint = 0xE81;
pub const ARIZONA_DRC1_CTRL3: c_uint = 0xE82;
pub const ARIZONA_DRC1_CTRL4: c_uint = 0xE83;
pub const ARIZONA_DRC1_CTRL5: c_uint = 0xE84;
pub const ARIZONA_DRC2_CTRL1: c_uint = 0xE89;
pub const ARIZONA_DRC2_CTRL2: c_uint = 0xE8A;
pub const ARIZONA_DRC2_CTRL3: c_uint = 0xE8B;
pub const ARIZONA_DRC2_CTRL4: c_uint = 0xE8C;
pub const ARIZONA_DRC2_CTRL5: c_uint = 0xE8D;
pub const ARIZONA_HPLPF1_1: c_uint = 0xEC0;
pub const ARIZONA_HPLPF1_2: c_uint = 0xEC1;
pub const ARIZONA_HPLPF2_1: c_uint = 0xEC4;
pub const ARIZONA_HPLPF2_2: c_uint = 0xEC5;
pub const ARIZONA_HPLPF3_1: c_uint = 0xEC8;
pub const ARIZONA_HPLPF3_2: c_uint = 0xEC9;
pub const ARIZONA_HPLPF4_1: c_uint = 0xECC;
pub const ARIZONA_HPLPF4_2: c_uint = 0xECD;
pub const ARIZONA_ASRC_ENABLE: c_uint = 0xEE0;
pub const ARIZONA_ASRC_STATUS: c_uint = 0xEE1;
pub const ARIZONA_ASRC_RATE1: c_uint = 0xEE2;
pub const ARIZONA_ASRC_RATE2: c_uint = 0xEE3;
pub const ARIZONA_ISRC_1_CTRL_1: c_uint = 0xEF0;
pub const ARIZONA_ISRC_1_CTRL_2: c_uint = 0xEF1;
pub const ARIZONA_ISRC_1_CTRL_3: c_uint = 0xEF2;
pub const ARIZONA_ISRC_2_CTRL_1: c_uint = 0xEF3;
pub const ARIZONA_ISRC_2_CTRL_2: c_uint = 0xEF4;
pub const ARIZONA_ISRC_2_CTRL_3: c_uint = 0xEF5;
pub const ARIZONA_ISRC_3_CTRL_1: c_uint = 0xEF6;
pub const ARIZONA_ISRC_3_CTRL_2: c_uint = 0xEF7;
pub const ARIZONA_ISRC_3_CTRL_3: c_uint = 0xEF8;
pub const ARIZONA_CLOCK_CONTROL: c_uint = 0xF00;
pub const ARIZONA_ANC_SRC: c_uint = 0xF01;
pub const ARIZONA_DSP_STATUS: c_uint = 0xF02;
pub const ARIZONA_ANC_COEFF_START: c_uint = 0xF08;
pub const ARIZONA_ANC_COEFF_END: c_uint = 0xF12;
pub const ARIZONA_FCL_FILTER_CONTROL: c_uint = 0xF15;
pub const ARIZONA_FCL_ADC_REFORMATTER_CONTROL: c_uint = 0xF17;
pub const ARIZONA_FCL_COEFF_START: c_uint = 0xF18;
pub const ARIZONA_FCL_COEFF_END: c_uint = 0xF69;
pub const ARIZONA_FCR_FILTER_CONTROL: c_uint = 0xF70;
pub const ARIZONA_FCR_ADC_REFORMATTER_CONTROL: c_uint = 0xF72;
pub const ARIZONA_FCR_COEFF_START: c_uint = 0xF73;
pub const ARIZONA_FCR_COEFF_END: c_uint = 0xFC4;
pub const ARIZONA_DSP1_CONTROL_1: c_uint = 0x1100;
pub const ARIZONA_DSP1_CLOCKING_1: c_uint = 0x1101;
pub const ARIZONA_DSP1_STATUS_1: c_uint = 0x1104;
pub const ARIZONA_DSP1_STATUS_2: c_uint = 0x1105;
pub const ARIZONA_DSP1_STATUS_3: c_uint = 0x1106;
pub const ARIZONA_DSP1_STATUS_4: c_uint = 0x1107;
pub const ARIZONA_DSP1_WDMA_BUFFER_1: c_uint = 0x1110;
pub const ARIZONA_DSP1_WDMA_BUFFER_2: c_uint = 0x1111;
pub const ARIZONA_DSP1_WDMA_BUFFER_3: c_uint = 0x1112;
pub const ARIZONA_DSP1_WDMA_BUFFER_4: c_uint = 0x1113;
pub const ARIZONA_DSP1_WDMA_BUFFER_5: c_uint = 0x1114;
pub const ARIZONA_DSP1_WDMA_BUFFER_6: c_uint = 0x1115;
pub const ARIZONA_DSP1_WDMA_BUFFER_7: c_uint = 0x1116;
pub const ARIZONA_DSP1_WDMA_BUFFER_8: c_uint = 0x1117;
pub const ARIZONA_DSP1_RDMA_BUFFER_1: c_uint = 0x1120;
pub const ARIZONA_DSP1_RDMA_BUFFER_2: c_uint = 0x1121;
pub const ARIZONA_DSP1_RDMA_BUFFER_3: c_uint = 0x1122;
pub const ARIZONA_DSP1_RDMA_BUFFER_4: c_uint = 0x1123;
pub const ARIZONA_DSP1_RDMA_BUFFER_5: c_uint = 0x1124;
pub const ARIZONA_DSP1_RDMA_BUFFER_6: c_uint = 0x1125;
pub const ARIZONA_DSP1_WDMA_CONFIG_1: c_uint = 0x1130;
pub const ARIZONA_DSP1_WDMA_CONFIG_2: c_uint = 0x1131;
pub const ARIZONA_DSP1_WDMA_OFFSET_1: c_uint = 0x1132;
pub const ARIZONA_DSP1_RDMA_CONFIG_1: c_uint = 0x1134;
pub const ARIZONA_DSP1_RDMA_OFFSET_1: c_uint = 0x1135;
pub const ARIZONA_DSP1_EXTERNAL_START_SELECT_1: c_uint = 0x1138;
pub const ARIZONA_DSP1_SCRATCH_0: c_uint = 0x1140;
pub const ARIZONA_DSP1_SCRATCH_1: c_uint = 0x1141;
pub const ARIZONA_DSP1_SCRATCH_2: c_uint = 0x1142;
pub const ARIZONA_DSP1_SCRATCH_3: c_uint = 0x1143;
pub const ARIZONA_DSP2_CONTROL_1: c_uint = 0x1200;
pub const ARIZONA_DSP2_CLOCKING_1: c_uint = 0x1201;
pub const ARIZONA_DSP2_STATUS_1: c_uint = 0x1204;
pub const ARIZONA_DSP2_STATUS_2: c_uint = 0x1205;
pub const ARIZONA_DSP2_STATUS_3: c_uint = 0x1206;
pub const ARIZONA_DSP2_STATUS_4: c_uint = 0x1207;
pub const ARIZONA_DSP2_WDMA_BUFFER_1: c_uint = 0x1210;
pub const ARIZONA_DSP2_WDMA_BUFFER_2: c_uint = 0x1211;
pub const ARIZONA_DSP2_WDMA_BUFFER_3: c_uint = 0x1212;
pub const ARIZONA_DSP2_WDMA_BUFFER_4: c_uint = 0x1213;
pub const ARIZONA_DSP2_WDMA_BUFFER_5: c_uint = 0x1214;
pub const ARIZONA_DSP2_WDMA_BUFFER_6: c_uint = 0x1215;
pub const ARIZONA_DSP2_WDMA_BUFFER_7: c_uint = 0x1216;
pub const ARIZONA_DSP2_WDMA_BUFFER_8: c_uint = 0x1217;
pub const ARIZONA_DSP2_RDMA_BUFFER_1: c_uint = 0x1220;
pub const ARIZONA_DSP2_RDMA_BUFFER_2: c_uint = 0x1221;
pub const ARIZONA_DSP2_RDMA_BUFFER_3: c_uint = 0x1222;
pub const ARIZONA_DSP2_RDMA_BUFFER_4: c_uint = 0x1223;
pub const ARIZONA_DSP2_RDMA_BUFFER_5: c_uint = 0x1224;
pub const ARIZONA_DSP2_RDMA_BUFFER_6: c_uint = 0x1225;
pub const ARIZONA_DSP2_WDMA_CONFIG_1: c_uint = 0x1230;
pub const ARIZONA_DSP2_WDMA_CONFIG_2: c_uint = 0x1231;
pub const ARIZONA_DSP2_WDMA_OFFSET_1: c_uint = 0x1232;
pub const ARIZONA_DSP2_RDMA_CONFIG_1: c_uint = 0x1234;
pub const ARIZONA_DSP2_RDMA_OFFSET_1: c_uint = 0x1235;
pub const ARIZONA_DSP2_EXTERNAL_START_SELECT_1: c_uint = 0x1238;
pub const ARIZONA_DSP2_SCRATCH_0: c_uint = 0x1240;
pub const ARIZONA_DSP2_SCRATCH_1: c_uint = 0x1241;
pub const ARIZONA_DSP2_SCRATCH_2: c_uint = 0x1242;
pub const ARIZONA_DSP2_SCRATCH_3: c_uint = 0x1243;
pub const ARIZONA_DSP3_CONTROL_1: c_uint = 0x1300;
pub const ARIZONA_DSP3_CLOCKING_1: c_uint = 0x1301;
pub const ARIZONA_DSP3_STATUS_1: c_uint = 0x1304;
pub const ARIZONA_DSP3_STATUS_2: c_uint = 0x1305;
pub const ARIZONA_DSP3_STATUS_3: c_uint = 0x1306;
pub const ARIZONA_DSP3_STATUS_4: c_uint = 0x1307;
pub const ARIZONA_DSP3_WDMA_BUFFER_1: c_uint = 0x1310;
pub const ARIZONA_DSP3_WDMA_BUFFER_2: c_uint = 0x1311;
pub const ARIZONA_DSP3_WDMA_BUFFER_3: c_uint = 0x1312;
pub const ARIZONA_DSP3_WDMA_BUFFER_4: c_uint = 0x1313;
pub const ARIZONA_DSP3_WDMA_BUFFER_5: c_uint = 0x1314;
pub const ARIZONA_DSP3_WDMA_BUFFER_6: c_uint = 0x1315;
pub const ARIZONA_DSP3_WDMA_BUFFER_7: c_uint = 0x1316;
pub const ARIZONA_DSP3_WDMA_BUFFER_8: c_uint = 0x1317;
pub const ARIZONA_DSP3_RDMA_BUFFER_1: c_uint = 0x1320;
pub const ARIZONA_DSP3_RDMA_BUFFER_2: c_uint = 0x1321;
pub const ARIZONA_DSP3_RDMA_BUFFER_3: c_uint = 0x1322;
pub const ARIZONA_DSP3_RDMA_BUFFER_4: c_uint = 0x1323;
pub const ARIZONA_DSP3_RDMA_BUFFER_5: c_uint = 0x1324;
pub const ARIZONA_DSP3_RDMA_BUFFER_6: c_uint = 0x1325;
pub const ARIZONA_DSP3_WDMA_CONFIG_1: c_uint = 0x1330;
pub const ARIZONA_DSP3_WDMA_CONFIG_2: c_uint = 0x1331;
pub const ARIZONA_DSP3_WDMA_OFFSET_1: c_uint = 0x1332;
pub const ARIZONA_DSP3_RDMA_CONFIG_1: c_uint = 0x1334;
pub const ARIZONA_DSP3_RDMA_OFFSET_1: c_uint = 0x1335;
pub const ARIZONA_DSP3_EXTERNAL_START_SELECT_1: c_uint = 0x1338;
pub const ARIZONA_DSP3_SCRATCH_0: c_uint = 0x1340;
pub const ARIZONA_DSP3_SCRATCH_1: c_uint = 0x1341;
pub const ARIZONA_DSP3_SCRATCH_2: c_uint = 0x1342;
pub const ARIZONA_DSP3_SCRATCH_3: c_uint = 0x1343;
pub const ARIZONA_DSP4_CONTROL_1: c_uint = 0x1400;
pub const ARIZONA_DSP4_CLOCKING_1: c_uint = 0x1401;
pub const ARIZONA_DSP4_STATUS_1: c_uint = 0x1404;
pub const ARIZONA_DSP4_STATUS_2: c_uint = 0x1405;
pub const ARIZONA_DSP4_STATUS_3: c_uint = 0x1406;
pub const ARIZONA_DSP4_STATUS_4: c_uint = 0x1407;
pub const ARIZONA_DSP4_WDMA_BUFFER_1: c_uint = 0x1410;
pub const ARIZONA_DSP4_WDMA_BUFFER_2: c_uint = 0x1411;
pub const ARIZONA_DSP4_WDMA_BUFFER_3: c_uint = 0x1412;
pub const ARIZONA_DSP4_WDMA_BUFFER_4: c_uint = 0x1413;
pub const ARIZONA_DSP4_WDMA_BUFFER_5: c_uint = 0x1414;
pub const ARIZONA_DSP4_WDMA_BUFFER_6: c_uint = 0x1415;
pub const ARIZONA_DSP4_WDMA_BUFFER_7: c_uint = 0x1416;
pub const ARIZONA_DSP4_WDMA_BUFFER_8: c_uint = 0x1417;
pub const ARIZONA_DSP4_RDMA_BUFFER_1: c_uint = 0x1420;
pub const ARIZONA_DSP4_RDMA_BUFFER_2: c_uint = 0x1421;
pub const ARIZONA_DSP4_RDMA_BUFFER_3: c_uint = 0x1422;
pub const ARIZONA_DSP4_RDMA_BUFFER_4: c_uint = 0x1423;
pub const ARIZONA_DSP4_RDMA_BUFFER_5: c_uint = 0x1424;
pub const ARIZONA_DSP4_RDMA_BUFFER_6: c_uint = 0x1425;
pub const ARIZONA_DSP4_WDMA_CONFIG_1: c_uint = 0x1430;
pub const ARIZONA_DSP4_WDMA_CONFIG_2: c_uint = 0x1431;
pub const ARIZONA_DSP4_WDMA_OFFSET_1: c_uint = 0x1432;
pub const ARIZONA_DSP4_RDMA_CONFIG_1: c_uint = 0x1434;
pub const ARIZONA_DSP4_RDMA_OFFSET_1: c_uint = 0x1435;
pub const ARIZONA_DSP4_EXTERNAL_START_SELECT_1: c_uint = 0x1438;
pub const ARIZONA_DSP4_SCRATCH_0: c_uint = 0x1440;
pub const ARIZONA_DSP4_SCRATCH_1: c_uint = 0x1441;
pub const ARIZONA_DSP4_SCRATCH_2: c_uint = 0x1442;
pub const ARIZONA_DSP4_SCRATCH_3: c_uint = 0x1443;
//
// Field Definitions.
//
// R0 (0x00) - software reset
//
pub const ARIZONA_SW_RST_DEV_ID1_MASK: c_uint = 0xFFFF  /* SW_RST_DEV_ID1 - [15:0] */;

//
// R1 (0x01) - Device Revision
//
pub const ARIZONA_DEVICE_REVISION_MASK: c_uint = 0x00FF  /* DEVICE_REVISION - [7:0] */;

//
// R8 (0x08) - Ctrl IF SPI CFG 1
//
pub const ARIZONA_SPI_CFG: c_uint = 0x0010  /* SPI_CFG */;
pub const ARIZONA_SPI_CFG_MASK: c_uint = 0x0010  /* SPI_CFG */;

pub const ARIZONA_SPI_4WIRE: c_uint = 0x0008  /* SPI_4WIRE */;
pub const ARIZONA_SPI_4WIRE_MASK: c_uint = 0x0008  /* SPI_4WIRE */;

pub const ARIZONA_SPI_AUTO_INC_MASK: c_uint = 0x0003  /* SPI_AUTO_INC - [1:0] */;

//
// R9 (0x09) - Ctrl IF I2C1 CFG 1
//
pub const ARIZONA_I2C1_AUTO_INC_MASK: c_uint = 0x0003  /* I2C1_AUTO_INC - [1:0] */;

//
// R13 (0x0D) - Ctrl IF Status 1
//
pub const ARIZONA_I2C1_BUSY: c_uint = 0x0020  /* I2C1_BUSY */;
pub const ARIZONA_I2C1_BUSY_MASK: c_uint = 0x0020  /* I2C1_BUSY */;

pub const ARIZONA_SPI_BUSY: c_uint = 0x0010  /* SPI_BUSY */;
pub const ARIZONA_SPI_BUSY_MASK: c_uint = 0x0010  /* SPI_BUSY */;

//
// R22 (0x16) - Write Sequencer Ctrl 0
//
pub const ARIZONA_WSEQ_ABORT: c_uint = 0x0800  /* WSEQ_ABORT */;
pub const ARIZONA_WSEQ_ABORT_MASK: c_uint = 0x0800  /* WSEQ_ABORT */;

pub const ARIZONA_WSEQ_START: c_uint = 0x0400  /* WSEQ_START */;
pub const ARIZONA_WSEQ_START_MASK: c_uint = 0x0400  /* WSEQ_START */;

pub const ARIZONA_WSEQ_ENA: c_uint = 0x0200  /* WSEQ_ENA */;
pub const ARIZONA_WSEQ_ENA_MASK: c_uint = 0x0200  /* WSEQ_ENA */;

pub const ARIZONA_WSEQ_START_INDEX_MASK: c_uint = 0x01FF  /* WSEQ_START_INDEX - [8:0] */;

//
// R23 (0x17) - Write Sequencer Ctrl 1
//
pub const ARIZONA_WSEQ_BUSY: c_uint = 0x0200  /* WSEQ_BUSY */;
pub const ARIZONA_WSEQ_BUSY_MASK: c_uint = 0x0200  /* WSEQ_BUSY */;

pub const ARIZONA_WSEQ_CURRENT_INDEX_MASK: c_uint = 0x01FF  /* WSEQ_CURRENT_INDEX - [8:0] */;

//
// R24 (0x18) - Write Sequencer Ctrl 2
//
pub const ARIZONA_LOAD_DEFAULTS: c_uint = 0x0002  /* LOAD_DEFAULTS */;
pub const ARIZONA_LOAD_DEFAULTS_MASK: c_uint = 0x0002  /* LOAD_DEFAULTS */;

pub const ARIZONA_WSEQ_LOAD_MEM: c_uint = 0x0001  /* WSEQ_LOAD_MEM */;
pub const ARIZONA_WSEQ_LOAD_MEM_MASK: c_uint = 0x0001  /* WSEQ_LOAD_MEM */;

//
// R26 (0x1A) - Write Sequencer PROM
//
pub const ARIZONA_WSEQ_OTP_WRITE: c_uint = 0x0001  /* WSEQ_OTP_WRITE */;
pub const ARIZONA_WSEQ_OTP_WRITE_MASK: c_uint = 0x0001  /* WSEQ_OTP_WRITE */;

//
// R32 (0x20) - Tone Generator 1
//
pub const ARIZONA_TONE_RATE_MASK: c_uint = 0x7800  /* TONE_RATE - [14:11] */;

pub const ARIZONA_TONE_OFFSET_MASK: c_uint = 0x0300  /* TONE_OFFSET - [9:8] */;

pub const ARIZONA_TONE2_OVD: c_uint = 0x0020  /* TONE2_OVD */;
pub const ARIZONA_TONE2_OVD_MASK: c_uint = 0x0020  /* TONE2_OVD */;

pub const ARIZONA_TONE1_OVD: c_uint = 0x0010  /* TONE1_OVD */;
pub const ARIZONA_TONE1_OVD_MASK: c_uint = 0x0010  /* TONE1_OVD */;

pub const ARIZONA_TONE2_ENA: c_uint = 0x0002  /* TONE2_ENA */;
pub const ARIZONA_TONE2_ENA_MASK: c_uint = 0x0002  /* TONE2_ENA */;

pub const ARIZONA_TONE1_ENA: c_uint = 0x0001  /* TONE1_ENA */;
pub const ARIZONA_TONE1_ENA_MASK: c_uint = 0x0001  /* TONE1_ENA */;

//
// R33 (0x21) - Tone Generator 2
//
pub const ARIZONA_TONE1_LVL_0_MASK: c_uint = 0xFFFF  /* TONE1_LVL - [15:0] */;

//
// R34 (0x22) - Tone Generator 3
//
pub const ARIZONA_TONE1_LVL_MASK: c_uint = 0x00FF  /* TONE1_LVL - [7:0] */;

//
// R35 (0x23) - Tone Generator 4
//
pub const ARIZONA_TONE2_LVL_0_MASK: c_uint = 0xFFFF  /* TONE2_LVL - [15:0] */;

//
// R36 (0x24) - Tone Generator 5
//
pub const ARIZONA_TONE2_LVL_MASK: c_uint = 0x00FF  /* TONE2_LVL - [7:0] */;

//
// R48 (0x30) - PWM Drive 1
//
pub const ARIZONA_PWM_RATE_MASK: c_uint = 0x7800  /* PWM_RATE - [14:11] */;

pub const ARIZONA_PWM_CLK_SEL_MASK: c_uint = 0x0700  /* PWM_CLK_SEL - [10:8] */;

pub const ARIZONA_PWM2_OVD: c_uint = 0x0020  /* PWM2_OVD */;
pub const ARIZONA_PWM2_OVD_MASK: c_uint = 0x0020  /* PWM2_OVD */;

pub const ARIZONA_PWM1_OVD: c_uint = 0x0010  /* PWM1_OVD */;
pub const ARIZONA_PWM1_OVD_MASK: c_uint = 0x0010  /* PWM1_OVD */;

pub const ARIZONA_PWM2_ENA: c_uint = 0x0002  /* PWM2_ENA */;
pub const ARIZONA_PWM2_ENA_MASK: c_uint = 0x0002  /* PWM2_ENA */;

pub const ARIZONA_PWM1_ENA: c_uint = 0x0001  /* PWM1_ENA */;
pub const ARIZONA_PWM1_ENA_MASK: c_uint = 0x0001  /* PWM1_ENA */;

//
// R49 (0x31) - PWM Drive 2
//
pub const ARIZONA_PWM1_LVL_MASK: c_uint = 0x03FF  /* PWM1_LVL - [9:0] */;

//
// R50 (0x32) - PWM Drive 3
//
pub const ARIZONA_PWM2_LVL_MASK: c_uint = 0x03FF  /* PWM2_LVL - [9:0] */;

//
// R64 (0x40) - Wake control
//
pub const ARIZONA_WKUP_MICD_CLAMP_FALL: c_uint = 0x0080  /* WKUP_MICD_CLAMP_FALL */;
pub const ARIZONA_WKUP_MICD_CLAMP_FALL_MASK: c_uint = 0x0080  /* WKUP_MICD_CLAMP_FALL */;

pub const ARIZONA_WKUP_MICD_CLAMP_RISE: c_uint = 0x0040  /* WKUP_MICD_CLAMP_RISE */;
pub const ARIZONA_WKUP_MICD_CLAMP_RISE_MASK: c_uint = 0x0040  /* WKUP_MICD_CLAMP_RISE */;

pub const ARIZONA_WKUP_GP5_FALL: c_uint = 0x0020  /* WKUP_GP5_FALL */;
pub const ARIZONA_WKUP_GP5_FALL_MASK: c_uint = 0x0020  /* WKUP_GP5_FALL */;

pub const ARIZONA_WKUP_GP5_RISE: c_uint = 0x0010  /* WKUP_GP5_RISE */;
pub const ARIZONA_WKUP_GP5_RISE_MASK: c_uint = 0x0010  /* WKUP_GP5_RISE */;

pub const ARIZONA_WKUP_JD1_FALL: c_uint = 0x0008  /* WKUP_JD1_FALL */;
pub const ARIZONA_WKUP_JD1_FALL_MASK: c_uint = 0x0008  /* WKUP_JD1_FALL */;

pub const ARIZONA_WKUP_JD1_RISE: c_uint = 0x0004  /* WKUP_JD1_RISE */;
pub const ARIZONA_WKUP_JD1_RISE_MASK: c_uint = 0x0004  /* WKUP_JD1_RISE */;

pub const ARIZONA_WKUP_JD2_FALL: c_uint = 0x0002  /* WKUP_JD2_FALL */;
pub const ARIZONA_WKUP_JD2_FALL_MASK: c_uint = 0x0002  /* WKUP_JD2_FALL */;

pub const ARIZONA_WKUP_JD2_RISE: c_uint = 0x0001  /* WKUP_JD2_RISE */;
pub const ARIZONA_WKUP_JD2_RISE_MASK: c_uint = 0x0001  /* WKUP_JD2_RISE */;

//
// R65 (0x41) - Sequence control
//
pub const ARIZONA_WSEQ_ENA_GP5_FALL: c_uint = 0x0020  /* WSEQ_ENA_GP5_FALL */;
pub const ARIZONA_WSEQ_ENA_GP5_FALL_MASK: c_uint = 0x0020  /* WSEQ_ENA_GP5_FALL */;

pub const ARIZONA_WSEQ_ENA_GP5_RISE: c_uint = 0x0010  /* WSEQ_ENA_GP5_RISE */;
pub const ARIZONA_WSEQ_ENA_GP5_RISE_MASK: c_uint = 0x0010  /* WSEQ_ENA_GP5_RISE */;

pub const ARIZONA_WSEQ_ENA_JD1_FALL: c_uint = 0x0008  /* WSEQ_ENA_JD1_FALL */;
pub const ARIZONA_WSEQ_ENA_JD1_FALL_MASK: c_uint = 0x0008  /* WSEQ_ENA_JD1_FALL */;

pub const ARIZONA_WSEQ_ENA_JD1_RISE: c_uint = 0x0004  /* WSEQ_ENA_JD1_RISE */;
pub const ARIZONA_WSEQ_ENA_JD1_RISE_MASK: c_uint = 0x0004  /* WSEQ_ENA_JD1_RISE */;

pub const ARIZONA_WSEQ_ENA_JD2_FALL: c_uint = 0x0002  /* WSEQ_ENA_JD2_FALL */;
pub const ARIZONA_WSEQ_ENA_JD2_FALL_MASK: c_uint = 0x0002  /* WSEQ_ENA_JD2_FALL */;

pub const ARIZONA_WSEQ_ENA_JD2_RISE: c_uint = 0x0001  /* WSEQ_ENA_JD2_RISE */;
pub const ARIZONA_WSEQ_ENA_JD2_RISE_MASK: c_uint = 0x0001  /* WSEQ_ENA_JD2_RISE */;

//
// R66 (0x42) - Spare Triggers
//
pub const ARIZONA_WS_TRG8: c_uint = 0x0080  /* WS_TRG8 */;
pub const ARIZONA_WS_TRG8_MASK: c_uint = 0x0080  /* WS_TRG8 */;

pub const ARIZONA_WS_TRG7: c_uint = 0x0040  /* WS_TRG7 */;
pub const ARIZONA_WS_TRG7_MASK: c_uint = 0x0040  /* WS_TRG7 */;

pub const ARIZONA_WS_TRG6: c_uint = 0x0020  /* WS_TRG6 */;
pub const ARIZONA_WS_TRG6_MASK: c_uint = 0x0020  /* WS_TRG6 */;

pub const ARIZONA_WS_TRG5: c_uint = 0x0010  /* WS_TRG5 */;
pub const ARIZONA_WS_TRG5_MASK: c_uint = 0x0010  /* WS_TRG5 */;

pub const ARIZONA_WS_TRG4: c_uint = 0x0008  /* WS_TRG4 */;
pub const ARIZONA_WS_TRG4_MASK: c_uint = 0x0008  /* WS_TRG4 */;

pub const ARIZONA_WS_TRG3: c_uint = 0x0004  /* WS_TRG3 */;
pub const ARIZONA_WS_TRG3_MASK: c_uint = 0x0004  /* WS_TRG3 */;

pub const ARIZONA_WS_TRG2: c_uint = 0x0002  /* WS_TRG2 */;
pub const ARIZONA_WS_TRG2_MASK: c_uint = 0x0002  /* WS_TRG2 */;

pub const ARIZONA_WS_TRG1: c_uint = 0x0001  /* WS_TRG1 */;
pub const ARIZONA_WS_TRG1_MASK: c_uint = 0x0001  /* WS_TRG1 */;

//
// R97 (0x61) - Sample Rate Sequence Select 1
//
pub const ARIZONA_WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_A_SEQ_ADDR - [8:0] */;

//
// R98 (0x62) - Sample Rate Sequence Select 2
//
pub const ARIZONA_WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_B_SEQ_ADDR - [8:0] */;

//
// R99 (0x63) - Sample Rate Sequence Select 3
//
pub const ARIZONA_WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_C_SEQ_ADDR - [8:0] */;

//
// R100 (0x64) - Sample Rate Sequence Select 4
//
pub const ARIZONA_WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_SAMPLE_RATE_DETECT_D_SEQ_ADDR - [8:0] */;

//
// R104 (0x68) - Always On Triggers Sequence Select 1
//
pub const ARIZONA_WSEQ_GP5_RISE_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_GP5_RISE_SEQ_ADDR - [8:0] */;

//
// R105 (0x69) - Always On Triggers Sequence Select 2
//
pub const ARIZONA_WSEQ_GP5_FALL_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_GP5_FALL_SEQ_ADDR - [8:0] */;

//
// R106 (0x6A) - Always On Triggers Sequence Select 3
//
pub const ARIZONA_WSEQ_JD1_RISE_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_JD1_RISE_SEQ_ADDR - [8:0] */;

//
// R107 (0x6B) - Always On Triggers Sequence Select 4
//
pub const ARIZONA_WSEQ_JD1_FALL_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_JD1_FALL_SEQ_ADDR - [8:0] */;

//
// R108 (0x6C) - Always On Triggers Sequence Select 5
//
pub const ARIZONA_WSEQ_JD2_RISE_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_JD2_RISE_SEQ_ADDR - [8:0] */;

//
// R109 (0x6D) - Always On Triggers Sequence Select 6
//
pub const ARIZONA_WSEQ_JD2_FALL_SEQ_ADDR_MASK: c_uint = 0x01FF  /* WSEQ_JD2_FALL_SEQ_ADDR - [8:0] */;

//
// R112 (0x70) - Comfort Noise Generator
//
pub const ARIZONA_NOISE_GEN_RATE_MASK: c_uint = 0x7800  /* NOISE_GEN_RATE - [14:11] */;

pub const ARIZONA_NOISE_GEN_ENA: c_uint = 0x0020  /* NOISE_GEN_ENA */;
pub const ARIZONA_NOISE_GEN_ENA_MASK: c_uint = 0x0020  /* NOISE_GEN_ENA */;

pub const ARIZONA_NOISE_GEN_GAIN_MASK: c_uint = 0x001F  /* NOISE_GEN_GAIN - [4:0] */;

//
// R144 (0x90) - Haptics Control 1
//
pub const ARIZONA_HAP_RATE_MASK: c_uint = 0x7800  /* HAP_RATE - [14:11] */;

pub const ARIZONA_ONESHOT_TRIG: c_uint = 0x0010  /* ONESHOT_TRIG */;
pub const ARIZONA_ONESHOT_TRIG_MASK: c_uint = 0x0010  /* ONESHOT_TRIG */;

pub const ARIZONA_HAP_CTRL_MASK: c_uint = 0x000C  /* HAP_CTRL - [3:2] */;

pub const ARIZONA_HAP_ACT: c_uint = 0x0002  /* HAP_ACT */;
pub const ARIZONA_HAP_ACT_MASK: c_uint = 0x0002  /* HAP_ACT */;

//
// R145 (0x91) - Haptics Control 2
//
pub const ARIZONA_LRA_FREQ_MASK: c_uint = 0x7FFF  /* LRA_FREQ - [14:0] */;

//
// R146 (0x92) - Haptics phase 1 intensity
//
pub const ARIZONA_PHASE1_INTENSITY_MASK: c_uint = 0x00FF  /* PHASE1_INTENSITY - [7:0] */;

//
// R147 (0x93) - Haptics phase 1 duration
//
pub const ARIZONA_PHASE1_DURATION_MASK: c_uint = 0x01FF  /* PHASE1_DURATION - [8:0] */;

//
// R148 (0x94) - Haptics phase 2 intensity
//
pub const ARIZONA_PHASE2_INTENSITY_MASK: c_uint = 0x00FF  /* PHASE2_INTENSITY - [7:0] */;

//
// R149 (0x95) - Haptics phase 2 duration
//
pub const ARIZONA_PHASE2_DURATION_MASK: c_uint = 0x07FF  /* PHASE2_DURATION - [10:0] */;

//
// R150 (0x96) - Haptics phase 3 intensity
//
pub const ARIZONA_PHASE3_INTENSITY_MASK: c_uint = 0x00FF  /* PHASE3_INTENSITY - [7:0] */;

//
// R151 (0x97) - Haptics phase 3 duration
//
pub const ARIZONA_PHASE3_DURATION_MASK: c_uint = 0x01FF  /* PHASE3_DURATION - [8:0] */;

//
// R152 (0x98) - Haptics Status
//
pub const ARIZONA_ONESHOT_STS: c_uint = 0x0001  /* ONESHOT_STS */;
pub const ARIZONA_ONESHOT_STS_MASK: c_uint = 0x0001  /* ONESHOT_STS */;

//
// R256 (0x100) - Clock 32k 1
//
pub const ARIZONA_CLK_32K_ENA: c_uint = 0x0040  /* CLK_32K_ENA */;
pub const ARIZONA_CLK_32K_ENA_MASK: c_uint = 0x0040  /* CLK_32K_ENA */;

pub const ARIZONA_CLK_32K_SRC_MASK: c_uint = 0x0003  /* CLK_32K_SRC - [1:0] */;

//
// R257 (0x101) - System Clock 1
//
pub const ARIZONA_SYSCLK_FRAC: c_uint = 0x8000  /* SYSCLK_FRAC */;
pub const ARIZONA_SYSCLK_FRAC_MASK: c_uint = 0x8000  /* SYSCLK_FRAC */;

pub const ARIZONA_SYSCLK_FREQ_MASK: c_uint = 0x0700  /* SYSCLK_FREQ - [10:8] */;

pub const ARIZONA_SYSCLK_ENA: c_uint = 0x0040  /* SYSCLK_ENA */;
pub const ARIZONA_SYSCLK_ENA_MASK: c_uint = 0x0040  /* SYSCLK_ENA */;

pub const ARIZONA_SYSCLK_SRC_MASK: c_uint = 0x000F  /* SYSCLK_SRC - [3:0] */;

//
// R258 (0x102) - Sample rate 1
//
pub const ARIZONA_SAMPLE_RATE_1_MASK: c_uint = 0x001F  /* SAMPLE_RATE_1 - [4:0] */;

//
// R259 (0x103) - Sample rate 2
//
pub const ARIZONA_SAMPLE_RATE_2_MASK: c_uint = 0x001F  /* SAMPLE_RATE_2 - [4:0] */;

//
// R260 (0x104) - Sample rate 3
//
pub const ARIZONA_SAMPLE_RATE_3_MASK: c_uint = 0x001F  /* SAMPLE_RATE_3 - [4:0] */;

//
// R266 (0x10A) - Sample rate 1 status
//
pub const ARIZONA_SAMPLE_RATE_1_STS_MASK: c_uint = 0x001F  /* SAMPLE_RATE_1_STS - [4:0] */;

//
// R267 (0x10B) - Sample rate 2 status
//
pub const ARIZONA_SAMPLE_RATE_2_STS_MASK: c_uint = 0x001F  /* SAMPLE_RATE_2_STS - [4:0] */;

//
// R268 (0x10C) - Sample rate 3 status
//
pub const ARIZONA_SAMPLE_RATE_3_STS_MASK: c_uint = 0x001F  /* SAMPLE_RATE_3_STS - [4:0] */;

//
// R274 (0x112) - Async clock 1
//
pub const ARIZONA_ASYNC_CLK_FREQ_MASK: c_uint = 0x0700  /* ASYNC_CLK_FREQ - [10:8] */;

pub const ARIZONA_ASYNC_CLK_ENA: c_uint = 0x0040  /* ASYNC_CLK_ENA */;
pub const ARIZONA_ASYNC_CLK_ENA_MASK: c_uint = 0x0040  /* ASYNC_CLK_ENA */;

pub const ARIZONA_ASYNC_CLK_SRC_MASK: c_uint = 0x000F  /* ASYNC_CLK_SRC - [3:0] */;

//
// R275 (0x113) - Async sample rate 1
//
pub const ARIZONA_ASYNC_SAMPLE_RATE_1_MASK: c_uint = 0x001F  /* ASYNC_SAMPLE_RATE_1 - [4:0] */;

//
// R276 (0x114) - Async sample rate 2
//
pub const ARIZONA_ASYNC_SAMPLE_RATE_2_MASK: c_uint = 0x001F  /* ASYNC_SAMPLE_RATE_2 - [4:0] */;

//
// R283 (0x11B) - Async sample rate 1 status
//
pub const ARIZONA_ASYNC_SAMPLE_RATE_1_STS_MASK: c_uint = 0x001F  /* ASYNC_SAMPLE_RATE_1_STS - [4:0] */;

//
// R284 (0x11C) - Async sample rate 2 status
//
pub const ARIZONA_ASYNC_SAMPLE_RATE_2_STS_MASK: c_uint = 0x001F  /* ASYNC_SAMPLE_RATE_2_STS - [4:0] */;

//
// R329 (0x149) - Output system clock
//
pub const ARIZONA_OPCLK_ENA: c_uint = 0x8000  /* OPCLK_ENA */;
pub const ARIZONA_OPCLK_ENA_MASK: c_uint = 0x8000  /* OPCLK_ENA */;

pub const ARIZONA_OPCLK_DIV_MASK: c_uint = 0x00F8  /* OPCLK_DIV - [7:3] */;

pub const ARIZONA_OPCLK_SEL_MASK: c_uint = 0x0007  /* OPCLK_SEL - [2:0] */;

//
// R330 (0x14A) - Output async clock
//
pub const ARIZONA_OPCLK_ASYNC_ENA: c_uint = 0x8000  /* OPCLK_ASYNC_ENA */;
pub const ARIZONA_OPCLK_ASYNC_ENA_MASK: c_uint = 0x8000  /* OPCLK_ASYNC_ENA */;

pub const ARIZONA_OPCLK_ASYNC_DIV_MASK: c_uint = 0x00F8  /* OPCLK_ASYNC_DIV - [7:3] */;

pub const ARIZONA_OPCLK_ASYNC_SEL_MASK: c_uint = 0x0007  /* OPCLK_ASYNC_SEL - [2:0] */;

//
// R338 (0x152) - Rate Estimator 1
//
pub const ARIZONA_TRIG_ON_STARTUP: c_uint = 0x0010  /* TRIG_ON_STARTUP */;
pub const ARIZONA_TRIG_ON_STARTUP_MASK: c_uint = 0x0010  /* TRIG_ON_STARTUP */;

pub const ARIZONA_LRCLK_SRC_MASK: c_uint = 0x000E  /* LRCLK_SRC - [3:1] */;

pub const ARIZONA_RATE_EST_ENA: c_uint = 0x0001  /* RATE_EST_ENA */;
pub const ARIZONA_RATE_EST_ENA_MASK: c_uint = 0x0001  /* RATE_EST_ENA */;

//
// R339 (0x153) - Rate Estimator 2
//
pub const ARIZONA_SAMPLE_RATE_DETECT_A_MASK: c_uint = 0x001F  /* SAMPLE_RATE_DETECT_A - [4:0] */;

//
// R340 (0x154) - Rate Estimator 3
//
pub const ARIZONA_SAMPLE_RATE_DETECT_B_MASK: c_uint = 0x001F  /* SAMPLE_RATE_DETECT_B - [4:0] */;

//
// R341 (0x155) - Rate Estimator 4
//
pub const ARIZONA_SAMPLE_RATE_DETECT_C_MASK: c_uint = 0x001F  /* SAMPLE_RATE_DETECT_C - [4:0] */;

//
// R342 (0x156) - Rate Estimator 5
//
pub const ARIZONA_SAMPLE_RATE_DETECT_D_MASK: c_uint = 0x001F  /* SAMPLE_RATE_DETECT_D - [4:0] */;

//
// R353 (0x161) - Dynamic Frequency Scaling 1
//
pub const ARIZONA_SUBSYS_MAX_FREQ: c_uint = 0x0001  /* SUBSYS_MAX_FREQ */;

//
// R369 (0x171) - FLL1 Control 1
//
pub const ARIZONA_FLL1_FREERUN: c_uint = 0x0002  /* FLL1_FREERUN */;
pub const ARIZONA_FLL1_FREERUN_MASK: c_uint = 0x0002  /* FLL1_FREERUN */;

pub const ARIZONA_FLL1_ENA: c_uint = 0x0001  /* FLL1_ENA */;
pub const ARIZONA_FLL1_ENA_MASK: c_uint = 0x0001  /* FLL1_ENA */;

//
// R370 (0x172) - FLL1 Control 2
//
pub const ARIZONA_FLL1_CTRL_UPD: c_uint = 0x8000  /* FLL1_CTRL_UPD */;
pub const ARIZONA_FLL1_CTRL_UPD_MASK: c_uint = 0x8000  /* FLL1_CTRL_UPD */;

pub const ARIZONA_FLL1_N_MASK: c_uint = 0x03FF  /* FLL1_N - [9:0] */;

//
// R371 (0x173) - FLL1 Control 3
//
pub const ARIZONA_FLL1_THETA_MASK: c_uint = 0xFFFF  /* FLL1_THETA - [15:0] */;

//
// R372 (0x174) - FLL1 Control 4
//
pub const ARIZONA_FLL1_LAMBDA_MASK: c_uint = 0xFFFF  /* FLL1_LAMBDA - [15:0] */;

//
// R373 (0x175) - FLL1 Control 5
//
pub const ARIZONA_FLL1_FRATIO_MASK: c_uint = 0x0F00  /* FLL1_FRATIO - [11:8] */;

pub const ARIZONA_FLL1_OUTDIV_MASK: c_uint = 0x000E  /* FLL1_OUTDIV - [3:1] */;

//
// R374 (0x176) - FLL1 Control 6
//
pub const ARIZONA_FLL1_CLK_REF_DIV_MASK: c_uint = 0x00C0  /* FLL1_CLK_REF_DIV - [7:6] */;

pub const ARIZONA_FLL1_CLK_REF_SRC_MASK: c_uint = 0x000F  /* FLL1_CLK_REF_SRC - [3:0] */;

//
// R375 (0x177) - FLL1 Loop Filter Test 1
//
pub const ARIZONA_FLL1_FRC_INTEG_UPD: c_uint = 0x8000  /* FLL1_FRC_INTEG_UPD */;
pub const ARIZONA_FLL1_FRC_INTEG_UPD_MASK: c_uint = 0x8000  /* FLL1_FRC_INTEG_UPD */;

pub const ARIZONA_FLL1_FRC_INTEG_VAL_MASK: c_uint = 0x0FFF  /* FLL1_FRC_INTEG_VAL - [11:0] */;

//
// R377 (0x179) - FLL1 Control 7
//
pub const ARIZONA_FLL1_GAIN_MASK: c_uint = 0x003c  /* FLL1_GAIN */;

//
// R385 (0x181) - FLL1 Synchroniser 1
//
pub const ARIZONA_FLL1_SYNC_ENA: c_uint = 0x0001  /* FLL1_SYNC_ENA */;
pub const ARIZONA_FLL1_SYNC_ENA_MASK: c_uint = 0x0001  /* FLL1_SYNC_ENA */;

//
// R386 (0x182) - FLL1 Synchroniser 2
//
pub const ARIZONA_FLL1_SYNC_N_MASK: c_uint = 0x03FF  /* FLL1_SYNC_N - [9:0] */;

//
// R387 (0x183) - FLL1 Synchroniser 3
//
pub const ARIZONA_FLL1_SYNC_THETA_MASK: c_uint = 0xFFFF  /* FLL1_SYNC_THETA - [15:0] */;

//
// R388 (0x184) - FLL1 Synchroniser 4
//
pub const ARIZONA_FLL1_SYNC_LAMBDA_MASK: c_uint = 0xFFFF  /* FLL1_SYNC_LAMBDA - [15:0] */;

//
// R389 (0x185) - FLL1 Synchroniser 5
//
pub const ARIZONA_FLL1_SYNC_FRATIO_MASK: c_uint = 0x0700  /* FLL1_SYNC_FRATIO - [10:8] */;

//
// R390 (0x186) - FLL1 Synchroniser 6
//
pub const ARIZONA_FLL1_CLK_SYNC_DIV_MASK: c_uint = 0x00C0  /* FLL1_CLK_SYNC_DIV - [7:6] */;

pub const ARIZONA_FLL1_CLK_SYNC_SRC_MASK: c_uint = 0x000F  /* FLL1_CLK_SYNC_SRC - [3:0] */;

//
// R391 (0x187) - FLL1 Synchroniser 7
//
pub const ARIZONA_FLL1_SYNC_GAIN_MASK: c_uint = 0x003c  /* FLL1_SYNC_GAIN */;

pub const ARIZONA_FLL1_SYNC_BW: c_uint = 0x0001  /* FLL1_SYNC_BW */;
pub const ARIZONA_FLL1_SYNC_BW_MASK: c_uint = 0x0001  /* FLL1_SYNC_BW */;

//
// R393 (0x189) - FLL1 Spread Spectrum
//
pub const ARIZONA_FLL1_SS_AMPL_MASK: c_uint = 0x0030  /* FLL1_SS_AMPL - [5:4] */;

pub const ARIZONA_FLL1_SS_FREQ_MASK: c_uint = 0x000C  /* FLL1_SS_FREQ - [3:2] */;

pub const ARIZONA_FLL1_SS_SEL_MASK: c_uint = 0x0003  /* FLL1_SS_SEL - [1:0] */;

//
// R394 (0x18A) - FLL1 GPIO Clock
//
pub const ARIZONA_FLL1_GPDIV_MASK: c_uint = 0x00FE  /* FLL1_GPDIV - [7:1] */;

pub const ARIZONA_FLL1_GPDIV_ENA: c_uint = 0x0001  /* FLL1_GPDIV_ENA */;
pub const ARIZONA_FLL1_GPDIV_ENA_MASK: c_uint = 0x0001  /* FLL1_GPDIV_ENA */;

//
// R401 (0x191) - FLL2 Control 1
//
pub const ARIZONA_FLL2_FREERUN: c_uint = 0x0002  /* FLL2_FREERUN */;
pub const ARIZONA_FLL2_FREERUN_MASK: c_uint = 0x0002  /* FLL2_FREERUN */;

pub const ARIZONA_FLL2_ENA: c_uint = 0x0001  /* FLL2_ENA */;
pub const ARIZONA_FLL2_ENA_MASK: c_uint = 0x0001  /* FLL2_ENA */;

//
// R402 (0x192) - FLL2 Control 2
//
pub const ARIZONA_FLL2_CTRL_UPD: c_uint = 0x8000  /* FLL2_CTRL_UPD */;
pub const ARIZONA_FLL2_CTRL_UPD_MASK: c_uint = 0x8000  /* FLL2_CTRL_UPD */;

pub const ARIZONA_FLL2_N_MASK: c_uint = 0x03FF  /* FLL2_N - [9:0] */;

//
// R403 (0x193) - FLL2 Control 3
//
pub const ARIZONA_FLL2_THETA_MASK: c_uint = 0xFFFF  /* FLL2_THETA - [15:0] */;

//
// R404 (0x194) - FLL2 Control 4
//
pub const ARIZONA_FLL2_LAMBDA_MASK: c_uint = 0xFFFF  /* FLL2_LAMBDA - [15:0] */;

//
// R405 (0x195) - FLL2 Control 5
//
pub const ARIZONA_FLL2_FRATIO_MASK: c_uint = 0x0700  /* FLL2_FRATIO - [10:8] */;

pub const ARIZONA_FLL2_OUTDIV_MASK: c_uint = 0x000E  /* FLL2_OUTDIV - [3:1] */;

//
// R406 (0x196) - FLL2 Control 6
//
pub const ARIZONA_FLL2_CLK_REF_DIV_MASK: c_uint = 0x00C0  /* FLL2_CLK_REF_DIV - [7:6] */;

pub const ARIZONA_FLL2_CLK_REF_SRC_MASK: c_uint = 0x000F  /* FLL2_CLK_REF_SRC - [3:0] */;

//
// R407 (0x197) - FLL2 Loop Filter Test 1
//
pub const ARIZONA_FLL2_FRC_INTEG_UPD: c_uint = 0x8000  /* FLL2_FRC_INTEG_UPD */;
pub const ARIZONA_FLL2_FRC_INTEG_UPD_MASK: c_uint = 0x8000  /* FLL2_FRC_INTEG_UPD */;

pub const ARIZONA_FLL2_FRC_INTEG_VAL_MASK: c_uint = 0x0FFF  /* FLL2_FRC_INTEG_VAL - [11:0] */;

//
// R409 (0x199) - FLL2 Control 7
//
pub const ARIZONA_FLL2_GAIN_MASK: c_uint = 0x003c  /* FLL2_GAIN */;

//
// R417 (0x1A1) - FLL2 Synchroniser 1
//
pub const ARIZONA_FLL2_SYNC_ENA: c_uint = 0x0001  /* FLL2_SYNC_ENA */;
pub const ARIZONA_FLL2_SYNC_ENA_MASK: c_uint = 0x0001  /* FLL2_SYNC_ENA */;

//
// R418 (0x1A2) - FLL2 Synchroniser 2
//
pub const ARIZONA_FLL2_SYNC_N_MASK: c_uint = 0x03FF  /* FLL2_SYNC_N - [9:0] */;

//
// R419 (0x1A3) - FLL2 Synchroniser 3
//
pub const ARIZONA_FLL2_SYNC_THETA_MASK: c_uint = 0xFFFF  /* FLL2_SYNC_THETA - [15:0] */;

//
// R420 (0x1A4) - FLL2 Synchroniser 4
//
pub const ARIZONA_FLL2_SYNC_LAMBDA_MASK: c_uint = 0xFFFF  /* FLL2_SYNC_LAMBDA - [15:0] */;

//
// R421 (0x1A5) - FLL2 Synchroniser 5
//
pub const ARIZONA_FLL2_SYNC_FRATIO_MASK: c_uint = 0x0700  /* FLL2_SYNC_FRATIO - [10:8] */;

//
// R422 (0x1A6) - FLL2 Synchroniser 6
//
pub const ARIZONA_FLL2_CLK_SYNC_DIV_MASK: c_uint = 0x00C0  /* FLL2_CLK_SYNC_DIV - [7:6] */;

pub const ARIZONA_FLL2_CLK_SYNC_SRC_MASK: c_uint = 0x000F  /* FLL2_CLK_SYNC_SRC - [3:0] */;

//
// R423 (0x1A7) - FLL2 Synchroniser 7
//
pub const ARIZONA_FLL2_SYNC_GAIN_MASK: c_uint = 0x003c  /* FLL2_SYNC_GAIN */;

pub const ARIZONA_FLL2_SYNC_BW: c_uint = 0x0001  /* FLL2_SYNC_BW */;
pub const ARIZONA_FLL2_SYNC_BW_MASK: c_uint = 0x0001  /* FLL2_SYNC_BW */;

//
// R425 (0x1A9) - FLL2 Spread Spectrum
//
pub const ARIZONA_FLL2_SS_AMPL_MASK: c_uint = 0x0030  /* FLL2_SS_AMPL - [5:4] */;

pub const ARIZONA_FLL2_SS_FREQ_MASK: c_uint = 0x000C  /* FLL2_SS_FREQ - [3:2] */;

pub const ARIZONA_FLL2_SS_SEL_MASK: c_uint = 0x0003  /* FLL2_SS_SEL - [1:0] */;

//
// R426 (0x1AA) - FLL2 GPIO Clock
//
pub const ARIZONA_FLL2_GPDIV_MASK: c_uint = 0x00FE  /* FLL2_GPDIV - [7:1] */;

pub const ARIZONA_FLL2_GPDIV_ENA: c_uint = 0x0001  /* FLL2_GPDIV_ENA */;
pub const ARIZONA_FLL2_GPDIV_ENA_MASK: c_uint = 0x0001  /* FLL2_GPDIV_ENA */;

//
// R512 (0x200) - Mic Charge Pump 1
//
pub const ARIZONA_CPMIC_DISCH: c_uint = 0x0004  /* CPMIC_DISCH */;
pub const ARIZONA_CPMIC_DISCH_MASK: c_uint = 0x0004  /* CPMIC_DISCH */;

pub const ARIZONA_CPMIC_BYPASS: c_uint = 0x0002  /* CPMIC_BYPASS */;
pub const ARIZONA_CPMIC_BYPASS_MASK: c_uint = 0x0002  /* CPMIC_BYPASS */;

pub const ARIZONA_CPMIC_ENA: c_uint = 0x0001  /* CPMIC_ENA */;
pub const ARIZONA_CPMIC_ENA_MASK: c_uint = 0x0001  /* CPMIC_ENA */;

//
// R528 (0x210) - LDO1 Control 1
//
pub const ARIZONA_LDO1_VSEL_MASK: c_uint = 0x07E0  /* LDO1_VSEL - [10:5] */;

pub const ARIZONA_LDO1_FAST: c_uint = 0x0010  /* LDO1_FAST */;
pub const ARIZONA_LDO1_FAST_MASK: c_uint = 0x0010  /* LDO1_FAST */;

pub const ARIZONA_LDO1_DISCH: c_uint = 0x0004  /* LDO1_DISCH */;
pub const ARIZONA_LDO1_DISCH_MASK: c_uint = 0x0004  /* LDO1_DISCH */;

pub const ARIZONA_LDO1_BYPASS: c_uint = 0x0002  /* LDO1_BYPASS */;
pub const ARIZONA_LDO1_BYPASS_MASK: c_uint = 0x0002  /* LDO1_BYPASS */;

pub const ARIZONA_LDO1_ENA: c_uint = 0x0001  /* LDO1_ENA */;
pub const ARIZONA_LDO1_ENA_MASK: c_uint = 0x0001  /* LDO1_ENA */;

//
// R530 (0x212) - LDO1 Control 2
//
pub const ARIZONA_LDO1_HI_PWR: c_uint = 0x0001  /* LDO1_HI_PWR */;

//
// R531 (0x213) - LDO2 Control 1
//
pub const ARIZONA_LDO2_VSEL_MASK: c_uint = 0x07E0  /* LDO2_VSEL - [10:5] */;

pub const ARIZONA_LDO2_FAST: c_uint = 0x0010  /* LDO2_FAST */;
pub const ARIZONA_LDO2_FAST_MASK: c_uint = 0x0010  /* LDO2_FAST */;

pub const ARIZONA_LDO2_DISCH: c_uint = 0x0004  /* LDO2_DISCH */;
pub const ARIZONA_LDO2_DISCH_MASK: c_uint = 0x0004  /* LDO2_DISCH */;

pub const ARIZONA_LDO2_BYPASS: c_uint = 0x0002  /* LDO2_BYPASS */;
pub const ARIZONA_LDO2_BYPASS_MASK: c_uint = 0x0002  /* LDO2_BYPASS */;

pub const ARIZONA_LDO2_ENA: c_uint = 0x0001  /* LDO2_ENA */;
pub const ARIZONA_LDO2_ENA_MASK: c_uint = 0x0001  /* LDO2_ENA */;

//
// R536 (0x218) - Mic Bias Ctrl 1
//
pub const ARIZONA_MICB1_EXT_CAP: c_uint = 0x8000  /* MICB1_EXT_CAP */;
pub const ARIZONA_MICB1_EXT_CAP_MASK: c_uint = 0x8000  /* MICB1_EXT_CAP */;

pub const ARIZONA_MICB1_LVL_MASK: c_uint = 0x01E0  /* MICB1_LVL - [8:5] */;

pub const ARIZONA_MICB1_FAST: c_uint = 0x0010  /* MICB1_FAST */;
pub const ARIZONA_MICB1_FAST_MASK: c_uint = 0x0010  /* MICB1_FAST */;

pub const ARIZONA_MICB1_RATE: c_uint = 0x0008  /* MICB1_RATE */;
pub const ARIZONA_MICB1_RATE_MASK: c_uint = 0x0008  /* MICB1_RATE */;

pub const ARIZONA_MICB1_DISCH: c_uint = 0x0004  /* MICB1_DISCH */;
pub const ARIZONA_MICB1_DISCH_MASK: c_uint = 0x0004  /* MICB1_DISCH */;

pub const ARIZONA_MICB1_BYPASS: c_uint = 0x0002  /* MICB1_BYPASS */;
pub const ARIZONA_MICB1_BYPASS_MASK: c_uint = 0x0002  /* MICB1_BYPASS */;

pub const ARIZONA_MICB1_ENA: c_uint = 0x0001  /* MICB1_ENA */;
pub const ARIZONA_MICB1_ENA_MASK: c_uint = 0x0001  /* MICB1_ENA */;

//
// R537 (0x219) - Mic Bias Ctrl 2
//
pub const ARIZONA_MICB2_EXT_CAP: c_uint = 0x8000  /* MICB2_EXT_CAP */;
pub const ARIZONA_MICB2_EXT_CAP_MASK: c_uint = 0x8000  /* MICB2_EXT_CAP */;

pub const ARIZONA_MICB2_LVL_MASK: c_uint = 0x01E0  /* MICB2_LVL - [8:5] */;

pub const ARIZONA_MICB2_FAST: c_uint = 0x0010  /* MICB2_FAST */;
pub const ARIZONA_MICB2_FAST_MASK: c_uint = 0x0010  /* MICB2_FAST */;

pub const ARIZONA_MICB2_RATE: c_uint = 0x0008  /* MICB2_RATE */;
pub const ARIZONA_MICB2_RATE_MASK: c_uint = 0x0008  /* MICB2_RATE */;

pub const ARIZONA_MICB2_DISCH: c_uint = 0x0004  /* MICB2_DISCH */;
pub const ARIZONA_MICB2_DISCH_MASK: c_uint = 0x0004  /* MICB2_DISCH */;

pub const ARIZONA_MICB2_BYPASS: c_uint = 0x0002  /* MICB2_BYPASS */;
pub const ARIZONA_MICB2_BYPASS_MASK: c_uint = 0x0002  /* MICB2_BYPASS */;

pub const ARIZONA_MICB2_ENA: c_uint = 0x0001  /* MICB2_ENA */;
pub const ARIZONA_MICB2_ENA_MASK: c_uint = 0x0001  /* MICB2_ENA */;

//
// R538 (0x21A) - Mic Bias Ctrl 3
//
pub const ARIZONA_MICB3_EXT_CAP: c_uint = 0x8000  /* MICB3_EXT_CAP */;
pub const ARIZONA_MICB3_EXT_CAP_MASK: c_uint = 0x8000  /* MICB3_EXT_CAP */;

pub const ARIZONA_MICB3_LVL_MASK: c_uint = 0x01E0  /* MICB3_LVL - [8:5] */;

pub const ARIZONA_MICB3_FAST: c_uint = 0x0010  /* MICB3_FAST */;
pub const ARIZONA_MICB3_FAST_MASK: c_uint = 0x0010  /* MICB3_FAST */;

pub const ARIZONA_MICB3_RATE: c_uint = 0x0008  /* MICB3_RATE */;
pub const ARIZONA_MICB3_RATE_MASK: c_uint = 0x0008  /* MICB3_RATE */;

pub const ARIZONA_MICB3_DISCH: c_uint = 0x0004  /* MICB3_DISCH */;
pub const ARIZONA_MICB3_DISCH_MASK: c_uint = 0x0004  /* MICB3_DISCH */;

pub const ARIZONA_MICB3_BYPASS: c_uint = 0x0002  /* MICB3_BYPASS */;
pub const ARIZONA_MICB3_BYPASS_MASK: c_uint = 0x0002  /* MICB3_BYPASS */;

pub const ARIZONA_MICB3_ENA: c_uint = 0x0001  /* MICB3_ENA */;
pub const ARIZONA_MICB3_ENA_MASK: c_uint = 0x0001  /* MICB3_ENA */;

//
// R549 (0x225) - HP Ctrl 1L
//
pub const ARIZONA_RMV_SHRT_HP1L: c_uint = 0x4000  /* RMV_SHRT_HP1L */;
pub const ARIZONA_RMV_SHRT_HP1L_MASK: c_uint = 0x4000  /* RMV_SHRT_HP1L */;

pub const ARIZONA_HP1L_FLWR: c_uint = 0x0004  /* HP1L_FLWR */;
pub const ARIZONA_HP1L_FLWR_MASK: c_uint = 0x0004  /* HP1L_FLWR */;

pub const ARIZONA_HP1L_SHRTI: c_uint = 0x0002  /* HP1L_SHRTI */;
pub const ARIZONA_HP1L_SHRTI_MASK: c_uint = 0x0002  /* HP1L_SHRTI */;

pub const ARIZONA_HP1L_SHRTO: c_uint = 0x0001  /* HP1L_SHRTO */;
pub const ARIZONA_HP1L_SHRTO_MASK: c_uint = 0x0001  /* HP1L_SHRTO */;

//
// R550 (0x226) - HP Ctrl 1R
//
pub const ARIZONA_RMV_SHRT_HP1R: c_uint = 0x4000  /* RMV_SHRT_HP1R */;
pub const ARIZONA_RMV_SHRT_HP1R_MASK: c_uint = 0x4000  /* RMV_SHRT_HP1R */;

pub const ARIZONA_HP1R_FLWR: c_uint = 0x0004  /* HP1R_FLWR */;
pub const ARIZONA_HP1R_FLWR_MASK: c_uint = 0x0004  /* HP1R_FLWR */;

pub const ARIZONA_HP1R_SHRTI: c_uint = 0x0002  /* HP1R_SHRTI */;
pub const ARIZONA_HP1R_SHRTI_MASK: c_uint = 0x0002  /* HP1R_SHRTI */;

pub const ARIZONA_HP1R_SHRTO: c_uint = 0x0001  /* HP1R_SHRTO */;
pub const ARIZONA_HP1R_SHRTO_MASK: c_uint = 0x0001  /* HP1R_SHRTO */;

//
// R659 (0x293) - Accessory Detect Mode 1
//
pub const ARIZONA_ACCDET_SRC: c_uint = 0x2000  /* ACCDET_SRC */;
pub const ARIZONA_ACCDET_SRC_MASK: c_uint = 0x2000  /* ACCDET_SRC */;

pub const ARIZONA_ACCDET_MODE_MASK: c_uint = 0x0007  /* ACCDET_MODE - [2:0] */;

//
// R667 (0x29B) - Headphone Detect 1
//
pub const ARIZONA_HP_IMPEDANCE_RANGE_MASK: c_uint = 0x0600  /* HP_IMPEDANCE_RANGE - [10:9] */;

pub const ARIZONA_HP_STEP_SIZE: c_uint = 0x0100  /* HP_STEP_SIZE */;
pub const ARIZONA_HP_STEP_SIZE_MASK: c_uint = 0x0100  /* HP_STEP_SIZE */;

pub const ARIZONA_HP_HOLDTIME_MASK: c_uint = 0x00E0  /* HP_HOLDTIME - [7:5] */;

pub const ARIZONA_HP_CLK_DIV_MASK: c_uint = 0x0018  /* HP_CLK_DIV - [4:3] */;

pub const ARIZONA_HP_IDAC_STEER: c_uint = 0x0004  /* HP_IDAC_STEER */;
pub const ARIZONA_HP_IDAC_STEER_MASK: c_uint = 0x0004  /* HP_IDAC_STEER */;

pub const WM8998_HP_RATE_MASK: c_uint = 0x0006  /* HP_RATE - [2:1] */;

pub const ARIZONA_HP_RATE: c_uint = 0x0002  /* HP_RATE */;
pub const ARIZONA_HP_RATE_MASK: c_uint = 0x0002  /* HP_RATE */;

pub const ARIZONA_HP_POLL: c_uint = 0x0001  /* HP_POLL */;
pub const ARIZONA_HP_POLL_MASK: c_uint = 0x0001  /* HP_POLL */;

//
// R668 (0x29C) - Headphone Detect 2
//
pub const ARIZONA_HP_DONE: c_uint = 0x0080  /* HP_DONE */;
pub const ARIZONA_HP_DONE_MASK: c_uint = 0x0080  /* HP_DONE */;

pub const ARIZONA_HP_LVL_MASK: c_uint = 0x007F  /* HP_LVL - [6:0] */;

pub const ARIZONA_HP_DONE_B: c_uint = 0x8000  /* HP_DONE */;
pub const ARIZONA_HP_DONE_B_MASK: c_uint = 0x8000  /* HP_DONE */;

pub const ARIZONA_HP_LVL_B_MASK: c_uint = 0x7FFF  /* HP_LVL - [14:0] */;

//
// R674 (0x2A2) - MICD clamp control
//
pub const ARIZONA_MICD_CLAMP_MODE_MASK: c_uint = 0x000F  /* MICD_CLAMP_MODE - [3:0] */;

//
// R675 (0x2A3) - Mic Detect 1
//
pub const ARIZONA_MICD_BIAS_STARTTIME_MASK: c_uint = 0xF000  /* MICD_BIAS_STARTTIME - [15:12] */;

pub const ARIZONA_MICD_RATE_MASK: c_uint = 0x0F00  /* MICD_RATE - [11:8] */;

pub const ARIZONA_MICD_BIAS_SRC_MASK: c_uint = 0x0030  /* MICD_BIAS_SRC - [5:4] */;

pub const ARIZONA_MICD_DBTIME: c_uint = 0x0002  /* MICD_DBTIME */;
pub const ARIZONA_MICD_DBTIME_MASK: c_uint = 0x0002  /* MICD_DBTIME */;

pub const ARIZONA_MICD_ENA: c_uint = 0x0001  /* MICD_ENA */;
pub const ARIZONA_MICD_ENA_MASK: c_uint = 0x0001  /* MICD_ENA */;

//
// R676 (0x2A4) - Mic Detect 2
//
pub const ARIZONA_MICD_LVL_SEL_MASK: c_uint = 0x00FF  /* MICD_LVL_SEL - [7:0] */;

//
// R677 (0x2A5) - Mic Detect 3
//
pub const ARIZONA_MICD_LVL_0: c_uint = 0x0004  /* MICD_LVL - [2] */;
pub const ARIZONA_MICD_LVL_1: c_uint = 0x0008  /* MICD_LVL - [3] */;
pub const ARIZONA_MICD_LVL_2: c_uint = 0x0010  /* MICD_LVL - [4] */;
pub const ARIZONA_MICD_LVL_3: c_uint = 0x0020  /* MICD_LVL - [5] */;
pub const ARIZONA_MICD_LVL_4: c_uint = 0x0040  /* MICD_LVL - [6] */;
pub const ARIZONA_MICD_LVL_5: c_uint = 0x0080  /* MICD_LVL - [7] */;
pub const ARIZONA_MICD_LVL_6: c_uint = 0x0100  /* MICD_LVL - [8] */;
pub const ARIZONA_MICD_LVL_7: c_uint = 0x0200  /* MICD_LVL - [9] */;
pub const ARIZONA_MICD_LVL_8: c_uint = 0x0400  /* MICD_LVL - [10] */;
pub const ARIZONA_MICD_LVL_MASK: c_uint = 0x07FC  /* MICD_LVL - [10:2] */;

pub const ARIZONA_MICD_VALID: c_uint = 0x0002  /* MICD_VALID */;
pub const ARIZONA_MICD_VALID_MASK: c_uint = 0x0002  /* MICD_VALID */;

pub const ARIZONA_MICD_STS: c_uint = 0x0001  /* MICD_STS */;
pub const ARIZONA_MICD_STS_MASK: c_uint = 0x0001  /* MICD_STS */;

//
// R683 (0x2AB) - Mic Detect 4
//
pub const ARIZONA_MICDET_ADCVAL_DIFF_MASK: c_uint = 0xFF00  /* MICDET_ADCVAL_DIFF - [15:8] */;

pub const ARIZONA_MICDET_ADCVAL_MASK: c_uint = 0x007F  /* MICDET_ADCVAL - [15:8] */;

//
// R707 (0x2C3) - Mic noise mix control 1
//
pub const ARIZONA_MICMUTE_RATE_MASK: c_uint = 0x7800  /* MICMUTE_RATE - [14:11] */;

pub const ARIZONA_MICMUTE_MIX_ENA: c_uint = 0x0040  /* MICMUTE_MIX_ENA */;
pub const ARIZONA_MICMUTE_MIX_ENA_MASK: c_uint = 0x0040  /* MICMUTE_MIX_ENA */;

//
// R715 (0x2CB) - Isolation control
//
pub const ARIZONA_ISOLATE_DCVDD1: c_uint = 0x0001  /* ISOLATE_DCVDD1 */;
pub const ARIZONA_ISOLATE_DCVDD1_MASK: c_uint = 0x0001  /* ISOLATE_DCVDD1 */;

//
// R723 (0x2D3) - Jack detect analogue
//
pub const ARIZONA_JD2_ENA: c_uint = 0x0002  /* JD2_ENA */;
pub const ARIZONA_JD2_ENA_MASK: c_uint = 0x0002  /* JD2_ENA */;

pub const ARIZONA_JD1_ENA: c_uint = 0x0001  /* JD1_ENA */;
pub const ARIZONA_JD1_ENA_MASK: c_uint = 0x0001  /* JD1_ENA */;

//
// R768 (0x300) - Input Enables
//
pub const ARIZONA_IN4L_ENA: c_uint = 0x0080  /* IN4L_ENA */;
pub const ARIZONA_IN4L_ENA_MASK: c_uint = 0x0080  /* IN4L_ENA */;

pub const ARIZONA_IN4R_ENA: c_uint = 0x0040  /* IN4R_ENA */;
pub const ARIZONA_IN4R_ENA_MASK: c_uint = 0x0040  /* IN4R_ENA */;

pub const ARIZONA_IN3L_ENA: c_uint = 0x0020  /* IN3L_ENA */;
pub const ARIZONA_IN3L_ENA_MASK: c_uint = 0x0020  /* IN3L_ENA */;

pub const ARIZONA_IN3R_ENA: c_uint = 0x0010  /* IN3R_ENA */;
pub const ARIZONA_IN3R_ENA_MASK: c_uint = 0x0010  /* IN3R_ENA */;

pub const ARIZONA_IN2L_ENA: c_uint = 0x0008  /* IN2L_ENA */;
pub const ARIZONA_IN2L_ENA_MASK: c_uint = 0x0008  /* IN2L_ENA */;

pub const ARIZONA_IN2R_ENA: c_uint = 0x0004  /* IN2R_ENA */;
pub const ARIZONA_IN2R_ENA_MASK: c_uint = 0x0004  /* IN2R_ENA */;

pub const ARIZONA_IN1L_ENA: c_uint = 0x0002  /* IN1L_ENA */;
pub const ARIZONA_IN1L_ENA_MASK: c_uint = 0x0002  /* IN1L_ENA */;

pub const ARIZONA_IN1R_ENA: c_uint = 0x0001  /* IN1R_ENA */;
pub const ARIZONA_IN1R_ENA_MASK: c_uint = 0x0001  /* IN1R_ENA */;

//
// R776 (0x308) - Input Rate
//
pub const ARIZONA_IN_RATE_MASK: c_uint = 0x7800  /* IN_RATE - [14:11] */;

//
// R777 (0x309) - Input Volume Ramp
//
pub const ARIZONA_IN_VD_RAMP_MASK: c_uint = 0x0070  /* IN_VD_RAMP - [6:4] */;

pub const ARIZONA_IN_VI_RAMP_MASK: c_uint = 0x0007  /* IN_VI_RAMP - [2:0] */;

//
// R780 (0x30C) - HPF Control
//
pub const ARIZONA_IN_HPF_CUT_MASK: c_uint = 0x0007  /* IN_HPF_CUT [2:0] */;

//
// R784 (0x310) - IN1L Control
//
pub const ARIZONA_IN1L_HPF_MASK: c_uint = 0x8000  /* IN1L_HPF - [15] */;

pub const ARIZONA_IN1_OSR_MASK: c_uint = 0x6000  /* IN1_OSR - [14:13] */;

pub const ARIZONA_IN1_DMIC_SUP_MASK: c_uint = 0x1800  /* IN1_DMIC_SUP - [12:11] */;

pub const ARIZONA_IN1_MODE_MASK: c_uint = 0x0400  /* IN1_MODE - [10] */;

pub const ARIZONA_IN1_SINGLE_ENDED_MASK: c_uint = 0x0200  /* IN1_MODE - [9] */;

pub const ARIZONA_IN1L_PGA_VOL_MASK: c_uint = 0x00FE  /* IN1L_PGA_VOL - [7:1] */;

//
// R785 (0x311) - ADC Digital Volume 1L
//
pub const ARIZONA_IN1L_SRC_MASK: c_uint = 0x4000  /* IN1L_SRC - [14] */;

pub const ARIZONA_IN1L_SRC_SE_MASK: c_uint = 0x2000  /* IN1L_SRC - [13] */;

pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN1L_MUTE: c_uint = 0x0100  /* IN1L_MUTE */;
pub const ARIZONA_IN1L_MUTE_MASK: c_uint = 0x0100  /* IN1L_MUTE */;

pub const ARIZONA_IN1L_DIG_VOL_MASK: c_uint = 0x00FF  /* IN1L_DIG_VOL - [7:0] */;

//
// R786 (0x312) - DMIC1L Control
//
pub const ARIZONA_IN1_DMICL_DLY_MASK: c_uint = 0x003F  /* IN1_DMICL_DLY - [5:0] */;

//
// R788 (0x314) - IN1R Control
//
pub const ARIZONA_IN1R_HPF_MASK: c_uint = 0x8000  /* IN1R_HPF - [15] */;

pub const ARIZONA_IN1R_PGA_VOL_MASK: c_uint = 0x00FE  /* IN1R_PGA_VOL - [7:1] */;

//
// R789 (0x315) - ADC Digital Volume 1R
//
pub const ARIZONA_IN1R_SRC_MASK: c_uint = 0x4000  /* IN1R_SRC - [14] */;

pub const ARIZONA_IN1R_SRC_SE_MASK: c_uint = 0x2000  /* IN1R_SRC - [13] */;

pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN1R_MUTE: c_uint = 0x0100  /* IN1R_MUTE */;
pub const ARIZONA_IN1R_MUTE_MASK: c_uint = 0x0100  /* IN1R_MUTE */;

pub const ARIZONA_IN1R_DIG_VOL_MASK: c_uint = 0x00FF  /* IN1R_DIG_VOL - [7:0] */;

//
// R790 (0x316) - DMIC1R Control
//
pub const ARIZONA_IN1_DMICR_DLY_MASK: c_uint = 0x003F  /* IN1_DMICR_DLY - [5:0] */;

//
// R792 (0x318) - IN2L Control
//
pub const ARIZONA_IN2L_HPF_MASK: c_uint = 0x8000  /* IN2L_HPF - [15] */;

pub const ARIZONA_IN2_OSR_MASK: c_uint = 0x6000  /* IN2_OSR - [14:13] */;

pub const ARIZONA_IN2_DMIC_SUP_MASK: c_uint = 0x1800  /* IN2_DMIC_SUP - [12:11] */;

pub const ARIZONA_IN2_MODE_MASK: c_uint = 0x0400  /* IN2_MODE - [10] */;

pub const ARIZONA_IN2_SINGLE_ENDED_MASK: c_uint = 0x0200  /* IN2_MODE - [9] */;

pub const ARIZONA_IN2L_PGA_VOL_MASK: c_uint = 0x00FE  /* IN2L_PGA_VOL - [7:1] */;

//
// R793 (0x319) - ADC Digital Volume 2L
//
pub const ARIZONA_IN2L_SRC_MASK: c_uint = 0x4000  /* IN2L_SRC - [14] */;

pub const ARIZONA_IN2L_SRC_SE_MASK: c_uint = 0x2000  /* IN2L_SRC - [13] */;

pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN2L_MUTE: c_uint = 0x0100  /* IN2L_MUTE */;
pub const ARIZONA_IN2L_MUTE_MASK: c_uint = 0x0100  /* IN2L_MUTE */;

pub const ARIZONA_IN2L_DIG_VOL_MASK: c_uint = 0x00FF  /* IN2L_DIG_VOL - [7:0] */;

//
// R794 (0x31A) - DMIC2L Control
//
pub const ARIZONA_IN2_DMICL_DLY_MASK: c_uint = 0x003F  /* IN2_DMICL_DLY - [5:0] */;

//
// R796 (0x31C) - IN2R Control
//
pub const ARIZONA_IN2R_HPF_MASK: c_uint = 0x8000  /* IN2R_HPF - [15] */;

pub const ARIZONA_IN2R_PGA_VOL_MASK: c_uint = 0x00FE  /* IN2R_PGA_VOL - [7:1] */;

//
// R797 (0x31D) - ADC Digital Volume 2R
//
pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN2R_MUTE: c_uint = 0x0100  /* IN2R_MUTE */;
pub const ARIZONA_IN2R_MUTE_MASK: c_uint = 0x0100  /* IN2R_MUTE */;

pub const ARIZONA_IN2R_DIG_VOL_MASK: c_uint = 0x00FF  /* IN2R_DIG_VOL - [7:0] */;

//
// R798 (0x31E) - DMIC2R Control
//
pub const ARIZONA_IN2_DMICR_DLY_MASK: c_uint = 0x003F  /* IN2_DMICR_DLY - [5:0] */;

//
// R800 (0x320) - IN3L Control
//
pub const ARIZONA_IN3L_HPF_MASK: c_uint = 0x8000  /* IN3L_HPF - [15] */;

pub const ARIZONA_IN3_OSR_MASK: c_uint = 0x6000  /* IN3_OSR - [14:13] */;

pub const ARIZONA_IN3_DMIC_SUP_MASK: c_uint = 0x1800  /* IN3_DMIC_SUP - [12:11] */;

pub const ARIZONA_IN3_MODE_MASK: c_uint = 0x0400  /* IN3_MODE - [10] */;

pub const ARIZONA_IN3_SINGLE_ENDED_MASK: c_uint = 0x0200  /* IN3_MODE - [9] */;

pub const ARIZONA_IN3L_PGA_VOL_MASK: c_uint = 0x00FE  /* IN3L_PGA_VOL - [7:1] */;

//
// R801 (0x321) - ADC Digital Volume 3L
//
pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN3L_MUTE: c_uint = 0x0100  /* IN3L_MUTE */;
pub const ARIZONA_IN3L_MUTE_MASK: c_uint = 0x0100  /* IN3L_MUTE */;

pub const ARIZONA_IN3L_DIG_VOL_MASK: c_uint = 0x00FF  /* IN3L_DIG_VOL - [7:0] */;

//
// R802 (0x322) - DMIC3L Control
//
pub const ARIZONA_IN3_DMICL_DLY_MASK: c_uint = 0x003F  /* IN3_DMICL_DLY - [5:0] */;

//
// R804 (0x324) - IN3R Control
//
pub const ARIZONA_IN3R_HPF_MASK: c_uint = 0x8000  /* IN3R_HPF - [15] */;

pub const ARIZONA_IN3R_PGA_VOL_MASK: c_uint = 0x00FE  /* IN3R_PGA_VOL - [7:1] */;

//
// R805 (0x325) - ADC Digital Volume 3R
//
pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN3R_MUTE: c_uint = 0x0100  /* IN3R_MUTE */;
pub const ARIZONA_IN3R_MUTE_MASK: c_uint = 0x0100  /* IN3R_MUTE */;

pub const ARIZONA_IN3R_DIG_VOL_MASK: c_uint = 0x00FF  /* IN3R_DIG_VOL - [7:0] */;

//
// R806 (0x326) - DMIC3R Control
//
pub const ARIZONA_IN3_DMICR_DLY_MASK: c_uint = 0x003F  /* IN3_DMICR_DLY - [5:0] */;

//
// R808 (0x328) - IN4 Control
//
pub const ARIZONA_IN4L_HPF_MASK: c_uint = 0x8000  /* IN4L_HPF - [15] */;

pub const ARIZONA_IN4_OSR_MASK: c_uint = 0x6000  /* IN4_OSR - [14:13] */;

pub const ARIZONA_IN4_DMIC_SUP_MASK: c_uint = 0x1800  /* IN4_DMIC_SUP - [12:11] */;

//
// R809 (0x329) - ADC Digital Volume 4L
//
pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN4L_MUTE: c_uint = 0x0100  /* IN4L_MUTE */;
pub const ARIZONA_IN4L_MUTE_MASK: c_uint = 0x0100  /* IN4L_MUTE */;

pub const ARIZONA_IN4L_DIG_VOL_MASK: c_uint = 0x00FF  /* IN4L_DIG_VOL - [7:0] */;

//
// R810 (0x32A) - DMIC4L Control
//
pub const ARIZONA_IN4L_DMIC_DLY_MASK: c_uint = 0x003F  /* IN4L_DMIC_DLY - [5:0] */;

//
// R812 (0x32C) - IN4R Control
//
pub const ARIZONA_IN4R_HPF_MASK: c_uint = 0x8000  /* IN4R_HPF - [15] */;

//
// R813 (0x32D) - ADC Digital Volume 4R
//
pub const ARIZONA_IN_VU: c_uint = 0x0200  /* IN_VU */;
pub const ARIZONA_IN_VU_MASK: c_uint = 0x0200  /* IN_VU */;

pub const ARIZONA_IN4R_MUTE: c_uint = 0x0100  /* IN4R_MUTE */;
pub const ARIZONA_IN4R_MUTE_MASK: c_uint = 0x0100  /* IN4R_MUTE */;

pub const ARIZONA_IN4R_DIG_VOL_MASK: c_uint = 0x00FF  /* IN4R_DIG_VOL - [7:0] */;

//
// R814 (0x32E) - DMIC4R Control
//
pub const ARIZONA_IN4R_DMIC_DLY_MASK: c_uint = 0x003F  /* IN4R_DMIC_DLY - [5:0] */;

//
// R1024 (0x400) - Output Enables 1
//
pub const ARIZONA_OUT6L_ENA: c_uint = 0x0800  /* OUT6L_ENA */;
pub const ARIZONA_OUT6L_ENA_MASK: c_uint = 0x0800  /* OUT6L_ENA */;

pub const ARIZONA_OUT6R_ENA: c_uint = 0x0400  /* OUT6R_ENA */;
pub const ARIZONA_OUT6R_ENA_MASK: c_uint = 0x0400  /* OUT6R_ENA */;

pub const ARIZONA_OUT5L_ENA: c_uint = 0x0200  /* OUT5L_ENA */;
pub const ARIZONA_OUT5L_ENA_MASK: c_uint = 0x0200  /* OUT5L_ENA */;

pub const ARIZONA_OUT5R_ENA: c_uint = 0x0100  /* OUT5R_ENA */;
pub const ARIZONA_OUT5R_ENA_MASK: c_uint = 0x0100  /* OUT5R_ENA */;

pub const ARIZONA_OUT4L_ENA: c_uint = 0x0080  /* OUT4L_ENA */;
pub const ARIZONA_OUT4L_ENA_MASK: c_uint = 0x0080  /* OUT4L_ENA */;

pub const ARIZONA_OUT4R_ENA: c_uint = 0x0040  /* OUT4R_ENA */;
pub const ARIZONA_OUT4R_ENA_MASK: c_uint = 0x0040  /* OUT4R_ENA */;

pub const ARIZONA_OUT3L_ENA: c_uint = 0x0020  /* OUT3L_ENA */;
pub const ARIZONA_OUT3L_ENA_MASK: c_uint = 0x0020  /* OUT3L_ENA */;

pub const ARIZONA_OUT3R_ENA: c_uint = 0x0010  /* OUT3R_ENA */;
pub const ARIZONA_OUT3R_ENA_MASK: c_uint = 0x0010  /* OUT3R_ENA */;

pub const ARIZONA_OUT2L_ENA: c_uint = 0x0008  /* OUT2L_ENA */;
pub const ARIZONA_OUT2L_ENA_MASK: c_uint = 0x0008  /* OUT2L_ENA */;

pub const ARIZONA_OUT2R_ENA: c_uint = 0x0004  /* OUT2R_ENA */;
pub const ARIZONA_OUT2R_ENA_MASK: c_uint = 0x0004  /* OUT2R_ENA */;

pub const ARIZONA_OUT1L_ENA: c_uint = 0x0002  /* OUT1L_ENA */;
pub const ARIZONA_OUT1L_ENA_MASK: c_uint = 0x0002  /* OUT1L_ENA */;

pub const ARIZONA_OUT1R_ENA: c_uint = 0x0001  /* OUT1R_ENA */;
pub const ARIZONA_OUT1R_ENA_MASK: c_uint = 0x0001  /* OUT1R_ENA */;

//
// R1025 (0x401) - Output Status 1
//
pub const ARIZONA_OUT6L_ENA_STS: c_uint = 0x0800  /* OUT6L_ENA_STS */;
pub const ARIZONA_OUT6L_ENA_STS_MASK: c_uint = 0x0800  /* OUT6L_ENA_STS */;

pub const ARIZONA_OUT6R_ENA_STS: c_uint = 0x0400  /* OUT6R_ENA_STS */;
pub const ARIZONA_OUT6R_ENA_STS_MASK: c_uint = 0x0400  /* OUT6R_ENA_STS */;

pub const ARIZONA_OUT5L_ENA_STS: c_uint = 0x0200  /* OUT5L_ENA_STS */;
pub const ARIZONA_OUT5L_ENA_STS_MASK: c_uint = 0x0200  /* OUT5L_ENA_STS */;

pub const ARIZONA_OUT5R_ENA_STS: c_uint = 0x0100  /* OUT5R_ENA_STS */;
pub const ARIZONA_OUT5R_ENA_STS_MASK: c_uint = 0x0100  /* OUT5R_ENA_STS */;

pub const ARIZONA_OUT4L_ENA_STS: c_uint = 0x0080  /* OUT4L_ENA_STS */;
pub const ARIZONA_OUT4L_ENA_STS_MASK: c_uint = 0x0080  /* OUT4L_ENA_STS */;

pub const ARIZONA_OUT4R_ENA_STS: c_uint = 0x0040  /* OUT4R_ENA_STS */;
pub const ARIZONA_OUT4R_ENA_STS_MASK: c_uint = 0x0040  /* OUT4R_ENA_STS */;

//
// R1032 (0x408) - Output Rate 1
//
pub const ARIZONA_OUT_RATE_MASK: c_uint = 0x7800  /* OUT_RATE - [14:11] */;

//
// R1033 (0x409) - Output Volume Ramp
//
pub const ARIZONA_OUT_VD_RAMP_MASK: c_uint = 0x0070  /* OUT_VD_RAMP - [6:4] */;

pub const ARIZONA_OUT_VI_RAMP_MASK: c_uint = 0x0007  /* OUT_VI_RAMP - [2:0] */;

//
// R1040 (0x410) - Output Path Config 1L
//
pub const ARIZONA_OUT1_LP_MODE: c_uint = 0x8000  /* OUT1_LP_MODE */;
pub const ARIZONA_OUT1_LP_MODE_MASK: c_uint = 0x8000  /* OUT1_LP_MODE */;

pub const ARIZONA_OUT1_OSR: c_uint = 0x2000  /* OUT1_OSR */;
pub const ARIZONA_OUT1_OSR_MASK: c_uint = 0x2000  /* OUT1_OSR */;

pub const ARIZONA_OUT1_MONO: c_uint = 0x1000  /* OUT1_MONO */;
pub const ARIZONA_OUT1_MONO_MASK: c_uint = 0x1000  /* OUT1_MONO */;

pub const ARIZONA_OUT1L_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT1L_ANC_SRC - [11:10] */;

pub const ARIZONA_OUT1L_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT1L_PGA_VOL - [7:1] */;

//
// R1041 (0x411) - DAC Digital Volume 1L
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT1L_MUTE: c_uint = 0x0100  /* OUT1L_MUTE */;
pub const ARIZONA_OUT1L_MUTE_MASK: c_uint = 0x0100  /* OUT1L_MUTE */;

pub const ARIZONA_OUT1L_VOL_MASK: c_uint = 0x00FF  /* OUT1L_VOL - [7:0] */;

//
// R1042 (0x412) - DAC Volume Limit 1L
//
pub const ARIZONA_OUT1L_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT1L_VOL_LIM - [7:0] */;

//
// R1043 (0x413) - Noise Gate Select 1L
//
pub const ARIZONA_OUT1L_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT1L_NGATE_SRC - [11:0] */;

//
// R1044 (0x414) - Output Path Config 1R
//
pub const ARIZONA_OUT1R_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT1R_ANC_SRC - [11:10] */;

pub const ARIZONA_OUT1R_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT1R_PGA_VOL - [7:1] */;

//
// R1045 (0x415) - DAC Digital Volume 1R
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT1R_MUTE: c_uint = 0x0100  /* OUT1R_MUTE */;
pub const ARIZONA_OUT1R_MUTE_MASK: c_uint = 0x0100  /* OUT1R_MUTE */;

pub const ARIZONA_OUT1R_VOL_MASK: c_uint = 0x00FF  /* OUT1R_VOL - [7:0] */;

//
// R1046 (0x416) - DAC Volume Limit 1R
//
pub const ARIZONA_OUT1R_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT1R_VOL_LIM - [7:0] */;

//
// R1047 (0x417) - Noise Gate Select 1R
//
pub const ARIZONA_OUT1R_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT1R_NGATE_SRC - [11:0] */;

//
// R1048 (0x418) - Output Path Config 2L
//
pub const ARIZONA_OUT2_LP_MODE: c_uint = 0x8000  /* OUT2_LP_MODE */;
pub const ARIZONA_OUT2_LP_MODE_MASK: c_uint = 0x8000  /* OUT2_LP_MODE */;

pub const ARIZONA_OUT2_OSR: c_uint = 0x2000  /* OUT2_OSR */;
pub const ARIZONA_OUT2_OSR_MASK: c_uint = 0x2000  /* OUT2_OSR */;

pub const ARIZONA_OUT2_MONO: c_uint = 0x1000  /* OUT2_MONO */;
pub const ARIZONA_OUT2_MONO_MASK: c_uint = 0x1000  /* OUT2_MONO */;

pub const ARIZONA_OUT2L_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT2L_ANC_SRC - [11:10] */;

pub const ARIZONA_OUT2L_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT2L_PGA_VOL - [7:1] */;

//
// R1049 (0x419) - DAC Digital Volume 2L
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT2L_MUTE: c_uint = 0x0100  /* OUT2L_MUTE */;
pub const ARIZONA_OUT2L_MUTE_MASK: c_uint = 0x0100  /* OUT2L_MUTE */;

pub const ARIZONA_OUT2L_VOL_MASK: c_uint = 0x00FF  /* OUT2L_VOL - [7:0] */;

//
// R1050 (0x41A) - DAC Volume Limit 2L
//
pub const ARIZONA_OUT2L_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT2L_VOL_LIM - [7:0] */;

//
// R1051 (0x41B) - Noise Gate Select 2L
//
pub const ARIZONA_OUT2L_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT2L_NGATE_SRC - [11:0] */;

//
// R1052 (0x41C) - Output Path Config 2R
//
pub const ARIZONA_OUT2R_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT2R_ANC_SRC - [11:10] */;

pub const ARIZONA_OUT2R_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT2R_PGA_VOL - [7:1] */;

//
// R1053 (0x41D) - DAC Digital Volume 2R
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT2R_MUTE: c_uint = 0x0100  /* OUT2R_MUTE */;
pub const ARIZONA_OUT2R_MUTE_MASK: c_uint = 0x0100  /* OUT2R_MUTE */;

pub const ARIZONA_OUT2R_VOL_MASK: c_uint = 0x00FF  /* OUT2R_VOL - [7:0] */;

//
// R1054 (0x41E) - DAC Volume Limit 2R
//
pub const ARIZONA_OUT2R_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT2R_VOL_LIM - [7:0] */;

//
// R1055 (0x41F) - Noise Gate Select 2R
//
pub const ARIZONA_OUT2R_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT2R_NGATE_SRC - [11:0] */;

//
// R1056 (0x420) - Output Path Config 3L
//
pub const ARIZONA_OUT3_LP_MODE: c_uint = 0x8000  /* OUT3_LP_MODE */;
pub const ARIZONA_OUT3_LP_MODE_MASK: c_uint = 0x8000  /* OUT3_LP_MODE */;

pub const ARIZONA_OUT3_OSR: c_uint = 0x2000  /* OUT3_OSR */;
pub const ARIZONA_OUT3_OSR_MASK: c_uint = 0x2000  /* OUT3_OSR */;

pub const ARIZONA_OUT3_MONO: c_uint = 0x1000  /* OUT3_MONO */;
pub const ARIZONA_OUT3_MONO_MASK: c_uint = 0x1000  /* OUT3_MONO */;

pub const ARIZONA_OUT3L_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT3L_ANC_SRC - [11:10] */;

pub const ARIZONA_OUT3L_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT3L_PGA_VOL - [7:1] */;

//
// R1057 (0x421) - DAC Digital Volume 3L
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT3L_MUTE: c_uint = 0x0100  /* OUT3L_MUTE */;
pub const ARIZONA_OUT3L_MUTE_MASK: c_uint = 0x0100  /* OUT3L_MUTE */;

pub const ARIZONA_OUT3L_VOL_MASK: c_uint = 0x00FF  /* OUT3L_VOL - [7:0] */;

//
// R1058 (0x422) - DAC Volume Limit 3L
//
pub const ARIZONA_OUT3L_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT3L_VOL_LIM - [7:0] */;

//
// R1059 (0x423) - Noise Gate Select 3L
//
pub const ARIZONA_OUT3_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT3_NGATE_SRC - [11:0] */;

//
// R1060 (0x424) - Output Path Config 3R
//
pub const ARIZONA_OUT3R_PGA_VOL_MASK: c_uint = 0x00FE  /* OUT3R_PGA_VOL - [7:1] */;

//
// R1061 (0x425) - DAC Digital Volume 3R
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT3R_MUTE: c_uint = 0x0100  /* OUT3R_MUTE */;
pub const ARIZONA_OUT3R_MUTE_MASK: c_uint = 0x0100  /* OUT3R_MUTE */;

pub const ARIZONA_OUT3R_VOL_MASK: c_uint = 0x00FF  /* OUT3R_VOL - [7:0] */;

//
// R1062 (0x426) - DAC Volume Limit 3R
//
pub const ARIZONA_OUT3R_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT3R_ANC_SRC - [11:10] */;

pub const ARIZONA_OUT3R_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT3R_VOL_LIM - [7:0] */;

//
// R1064 (0x428) - Output Path Config 4L
//
pub const ARIZONA_OUT4_OSR: c_uint = 0x2000  /* OUT4_OSR */;
pub const ARIZONA_OUT4_OSR_MASK: c_uint = 0x2000  /* OUT4_OSR */;

pub const ARIZONA_OUT4L_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT4L_ANC_SRC - [11:10] */;

//
// R1065 (0x429) - DAC Digital Volume 4L
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT4L_MUTE: c_uint = 0x0100  /* OUT4L_MUTE */;
pub const ARIZONA_OUT4L_MUTE_MASK: c_uint = 0x0100  /* OUT4L_MUTE */;

pub const ARIZONA_OUT4L_VOL_MASK: c_uint = 0x00FF  /* OUT4L_VOL - [7:0] */;

//
// R1066 (0x42A) - Out Volume 4L
//
pub const ARIZONA_OUT4L_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT4L_VOL_LIM - [7:0] */;

//
// R1067 (0x42B) - Noise Gate Select 4L
//
pub const ARIZONA_OUT4L_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT4L_NGATE_SRC - [11:0] */;

//
// R1068 (0x42C) - Output Path Config 4R
//
pub const ARIZONA_OUT4R_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT4R_ANC_SRC - [11:10] */;

//
// R1069 (0x42D) - DAC Digital Volume 4R
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT4R_MUTE: c_uint = 0x0100  /* OUT4R_MUTE */;
pub const ARIZONA_OUT4R_MUTE_MASK: c_uint = 0x0100  /* OUT4R_MUTE */;

pub const ARIZONA_OUT4R_VOL_MASK: c_uint = 0x00FF  /* OUT4R_VOL - [7:0] */;

//
// R1070 (0x42E) - Out Volume 4R
//
pub const ARIZONA_OUT4R_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT4R_VOL_LIM - [7:0] */;

//
// R1071 (0x42F) - Noise Gate Select 4R
//
pub const ARIZONA_OUT4R_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT4R_NGATE_SRC - [11:0] */;

//
// R1072 (0x430) - Output Path Config 5L
//
pub const ARIZONA_OUT5_OSR: c_uint = 0x2000  /* OUT5_OSR */;
pub const ARIZONA_OUT5_OSR_MASK: c_uint = 0x2000  /* OUT5_OSR */;

pub const ARIZONA_OUT5L_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT5L_ANC_SRC - [11:10] */;

//
// R1073 (0x431) - DAC Digital Volume 5L
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT5L_MUTE: c_uint = 0x0100  /* OUT5L_MUTE */;
pub const ARIZONA_OUT5L_MUTE_MASK: c_uint = 0x0100  /* OUT5L_MUTE */;

pub const ARIZONA_OUT5L_VOL_MASK: c_uint = 0x00FF  /* OUT5L_VOL - [7:0] */;

//
// R1074 (0x432) - DAC Volume Limit 5L
//
pub const ARIZONA_OUT5L_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT5L_VOL_LIM - [7:0] */;

//
// R1075 (0x433) - Noise Gate Select 5L
//
pub const ARIZONA_OUT5L_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT5L_NGATE_SRC - [11:0] */;

//
// R1076 (0x434) - Output Path Config 5R
//
pub const ARIZONA_OUT5R_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT5R_ANC_SRC - [11:10] */;

//
// R1077 (0x435) - DAC Digital Volume 5R
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT5R_MUTE: c_uint = 0x0100  /* OUT5R_MUTE */;
pub const ARIZONA_OUT5R_MUTE_MASK: c_uint = 0x0100  /* OUT5R_MUTE */;

pub const ARIZONA_OUT5R_VOL_MASK: c_uint = 0x00FF  /* OUT5R_VOL - [7:0] */;

//
// R1078 (0x436) - DAC Volume Limit 5R
//
pub const ARIZONA_OUT5R_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT5R_VOL_LIM - [7:0] */;

//
// R1079 (0x437) - Noise Gate Select 5R
//
pub const ARIZONA_OUT5R_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT5R_NGATE_SRC - [11:0] */;

//
// R1080 (0x438) - Output Path Config 6L
//
pub const ARIZONA_OUT6_OSR: c_uint = 0x2000  /* OUT6_OSR */;
pub const ARIZONA_OUT6_OSR_MASK: c_uint = 0x2000  /* OUT6_OSR */;

pub const ARIZONA_OUT6L_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT6L_ANC_SRC - [11:10] */;

//
// R1081 (0x439) - DAC Digital Volume 6L
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT6L_MUTE: c_uint = 0x0100  /* OUT6L_MUTE */;
pub const ARIZONA_OUT6L_MUTE_MASK: c_uint = 0x0100  /* OUT6L_MUTE */;

pub const ARIZONA_OUT6L_VOL_MASK: c_uint = 0x00FF  /* OUT6L_VOL - [7:0] */;

//
// R1082 (0x43A) - DAC Volume Limit 6L
//
pub const ARIZONA_OUT6L_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT6L_VOL_LIM - [7:0] */;

//
// R1083 (0x43B) - Noise Gate Select 6L
//
pub const ARIZONA_OUT6L_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT6L_NGATE_SRC - [11:0] */;

//
// R1084 (0x43C) - Output Path Config 6R
//
pub const ARIZONA_OUT6R_ANC_SRC_MASK: c_uint = 0x0C00  /* OUT6R_ANC_SRC - [11:10] */;

//
// R1085 (0x43D) - DAC Digital Volume 6R
//
pub const ARIZONA_OUT_VU: c_uint = 0x0200  /* OUT_VU */;
pub const ARIZONA_OUT_VU_MASK: c_uint = 0x0200  /* OUT_VU */;

pub const ARIZONA_OUT6R_MUTE: c_uint = 0x0100  /* OUT6R_MUTE */;
pub const ARIZONA_OUT6R_MUTE_MASK: c_uint = 0x0100  /* OUT6R_MUTE */;

pub const ARIZONA_OUT6R_VOL_MASK: c_uint = 0x00FF  /* OUT6R_VOL - [7:0] */;

//
// R1086 (0x43E) - DAC Volume Limit 6R
//
pub const ARIZONA_OUT6R_VOL_LIM_MASK: c_uint = 0x00FF  /* OUT6R_VOL_LIM - [7:0] */;

//
// R1087 (0x43F) - Noise Gate Select 6R
//
pub const ARIZONA_OUT6R_NGATE_SRC_MASK: c_uint = 0x0FFF  /* OUT6R_NGATE_SRC - [11:0] */;

//
// R1088 (0x440) - DRE Enable
//
pub const ARIZONA_DRE3R_ENA: c_uint = 0x0020  /* DRE3R_ENA */;
pub const ARIZONA_DRE3R_ENA_MASK: c_uint = 0x0020  /* DRE3R_ENA */;

pub const ARIZONA_DRE3L_ENA: c_uint = 0x0010  /* DRE3L_ENA */;
pub const ARIZONA_DRE3L_ENA_MASK: c_uint = 0x0010  /* DRE3L_ENA */;

pub const ARIZONA_DRE2R_ENA: c_uint = 0x0008  /* DRE2R_ENA */;
pub const ARIZONA_DRE2R_ENA_MASK: c_uint = 0x0008  /* DRE2R_ENA */;

pub const ARIZONA_DRE2L_ENA: c_uint = 0x0004  /* DRE2L_ENA */;
pub const ARIZONA_DRE2L_ENA_MASK: c_uint = 0x0004  /* DRE2L_ENA */;

pub const ARIZONA_DRE1R_ENA: c_uint = 0x0002  /* DRE1R_ENA */;
pub const ARIZONA_DRE1R_ENA_MASK: c_uint = 0x0002  /* DRE1R_ENA */;

pub const ARIZONA_DRE1L_ENA: c_uint = 0x0001  /* DRE1L_ENA */;
pub const ARIZONA_DRE1L_ENA_MASK: c_uint = 0x0001  /* DRE1L_ENA */;

//
// R1088 (0x440) - DRE Enable (WM8998)
//
pub const WM8998_DRE3L_ENA: c_uint = 0x0020  /* DRE3L_ENA */;
pub const WM8998_DRE3L_ENA_MASK: c_uint = 0x0020  /* DRE3L_ENA */;

pub const WM8998_DRE2L_ENA: c_uint = 0x0008  /* DRE2L_ENA */;
pub const WM8998_DRE2L_ENA_MASK: c_uint = 0x0008  /* DRE2L_ENA */;

pub const WM8998_DRE2R_ENA: c_uint = 0x0004  /* DRE2R_ENA */;
pub const WM8998_DRE2R_ENA_MASK: c_uint = 0x0004  /* DRE2R_ENA */;

pub const WM8998_DRE1L_ENA: c_uint = 0x0002  /* DRE1L_ENA */;
pub const WM8998_DRE1L_ENA_MASK: c_uint = 0x0002  /* DRE1L_ENA */;

pub const WM8998_DRE1R_ENA: c_uint = 0x0001  /* DRE1R_ENA */;
pub const WM8998_DRE1R_ENA_MASK: c_uint = 0x0001  /* DRE1R_ENA */;

//
// R1089 (0x441) - DRE Control 1
//
pub const ARIZONA_DRE_ENV_TC_FAST_MASK: c_uint = 0x0F00  /* DRE_ENV_TC_FAST - [11:8] */;

//
// R1090 (0x442) - DRE Control 2
//
pub const ARIZONA_DRE_T_LOW_MASK: c_uint = 0x3F00  /* DRE_T_LOW - [13:8] */;

pub const ARIZONA_DRE_ALOG_VOL_DELAY_MASK: c_uint = 0x000F  /* DRE_ALOG_VOL_DELAY - [3:0] */;

//
// R1091 (0x443) - DRE Control 3
//
pub const ARIZONA_DRE_GAIN_SHIFT_MASK: c_uint = 0xC000  /* DRE_GAIN_SHIFT - [15:14] */;

pub const ARIZONA_DRE_LOW_LEVEL_ABS_MASK: c_uint = 0x000F  /* LOW_LEVEL_ABS - [3:0] */;

// R486 (0x448) - EDRE_Enable
//
pub const ARIZONA_EDRE_OUT4L_THR2_ENA: c_uint = 0x0200  /* EDRE_OUT4L_THR2_ENA */;
pub const ARIZONA_EDRE_OUT4L_THR2_ENA_MASK: c_uint = 0x0200  /* EDRE_OUT4L_THR2_ENA */;

pub const ARIZONA_EDRE_OUT4R_THR2_ENA: c_uint = 0x0100  /* EDRE_OUT4R_THR2_ENA */;
pub const ARIZONA_EDRE_OUT4R_THR2_ENA_MASK: c_uint = 0x0100  /* EDRE_OUT4R_THR2_ENA */;

pub const ARIZONA_EDRE_OUT4L_THR1_ENA: c_uint = 0x0080  /* EDRE_OUT4L_THR1_ENA */;
pub const ARIZONA_EDRE_OUT4L_THR1_ENA_MASK: c_uint = 0x0080  /* EDRE_OUT4L_THR1_ENA */;

pub const ARIZONA_EDRE_OUT4R_THR1_ENA: c_uint = 0x0040  /* EDRE_OUT4R_THR1_ENA */;
pub const ARIZONA_EDRE_OUT4R_THR1_ENA_MASK: c_uint = 0x0040  /* EDRE_OUT4R_THR1_ENA */;

pub const ARIZONA_EDRE_OUT3L_THR1_ENA: c_uint = 0x0020  /* EDRE_OUT3L_THR1_ENA */;
pub const ARIZONA_EDRE_OUT3L_THR1_ENA_MASK: c_uint = 0x0020  /* EDRE_OUT3L_THR1_ENA */;

pub const ARIZONA_EDRE_OUT3R_THR1_ENA: c_uint = 0x0010  /* EDRE_OUT3R_THR1_ENA */;
pub const ARIZONA_EDRE_OUT3R_THR1_ENA_MASK: c_uint = 0x0010  /* EDRE_OUT3R_THR1_ENA */;

pub const ARIZONA_EDRE_OUT2L_THR1_ENA: c_uint = 0x0008  /* EDRE_OUT2L_THR1_ENA */;
pub const ARIZONA_EDRE_OUT2L_THR1_ENA_MASK: c_uint = 0x0008  /* EDRE_OUT2L_THR1_ENA */;

pub const ARIZONA_EDRE_OUT2R_THR1_ENA: c_uint = 0x0004  /* EDRE_OUT2R_THR1_ENA */;
pub const ARIZONA_EDRE_OUT2R_THR1_ENA_MASK: c_uint = 0x0004  /* EDRE_OUT2R_THR1_ENA */;

pub const ARIZONA_EDRE_OUT1L_THR1_ENA: c_uint = 0x0002  /* EDRE_OUT1L_THR1_ENA */;
pub const ARIZONA_EDRE_OUT1L_THR1_ENA_MASK: c_uint = 0x0002  /* EDRE_OUT1L_THR1_ENA */;

pub const ARIZONA_EDRE_OUT1R_THR1_ENA: c_uint = 0x0001  /* EDRE_OUT1R_THR1_ENA */;
pub const ARIZONA_EDRE_OUT1R_THR1_ENA_MASK: c_uint = 0x0001  /* EDRE_OUT1R_THR1_ENA */;

//
// R1104 (0x450) - DAC AEC Control 1
//
pub const ARIZONA_AEC_LOOPBACK_SRC_MASK: c_uint = 0x003C  /* AEC_LOOPBACK_SRC - [5:2] */;

pub const ARIZONA_AEC_ENA_STS: c_uint = 0x0002  /* AEC_ENA_STS */;
pub const ARIZONA_AEC_ENA_STS_MASK: c_uint = 0x0002  /* AEC_ENA_STS */;

pub const ARIZONA_AEC_LOOPBACK_ENA: c_uint = 0x0001  /* AEC_LOOPBACK_ENA */;
pub const ARIZONA_AEC_LOOPBACK_ENA_MASK: c_uint = 0x0001  /* AEC_LOOPBACK_ENA */;

//
// R1112 (0x458) - Noise Gate Control
//
pub const ARIZONA_NGATE_HOLD_MASK: c_uint = 0x0030  /* NGATE_HOLD - [5:4] */;

pub const ARIZONA_NGATE_THR_MASK: c_uint = 0x000E  /* NGATE_THR - [3:1] */;

pub const ARIZONA_NGATE_ENA: c_uint = 0x0001  /* NGATE_ENA */;
pub const ARIZONA_NGATE_ENA_MASK: c_uint = 0x0001  /* NGATE_ENA */;

//
// R1168 (0x490) - PDM SPK1 CTRL 1
//
pub const ARIZONA_SPK1R_MUTE: c_uint = 0x2000  /* SPK1R_MUTE */;
pub const ARIZONA_SPK1R_MUTE_MASK: c_uint = 0x2000  /* SPK1R_MUTE */;

pub const ARIZONA_SPK1L_MUTE: c_uint = 0x1000  /* SPK1L_MUTE */;
pub const ARIZONA_SPK1L_MUTE_MASK: c_uint = 0x1000  /* SPK1L_MUTE */;

pub const ARIZONA_SPK1_MUTE_ENDIAN: c_uint = 0x0100  /* SPK1_MUTE_ENDIAN */;
pub const ARIZONA_SPK1_MUTE_ENDIAN_MASK: c_uint = 0x0100  /* SPK1_MUTE_ENDIAN */;

pub const ARIZONA_SPK1_MUTE_SEQ1_MASK: c_uint = 0x00FF  /* SPK1_MUTE_SEQ1 - [7:0] */;

//
// R1169 (0x491) - PDM SPK1 CTRL 2
//
pub const ARIZONA_SPK1_FMT: c_uint = 0x0001  /* SPK1_FMT */;
pub const ARIZONA_SPK1_FMT_MASK: c_uint = 0x0001  /* SPK1_FMT */;

//
// R1170 (0x492) - PDM SPK2 CTRL 1
//
pub const ARIZONA_SPK2R_MUTE: c_uint = 0x2000  /* SPK2R_MUTE */;
pub const ARIZONA_SPK2R_MUTE_MASK: c_uint = 0x2000  /* SPK2R_MUTE */;

pub const ARIZONA_SPK2L_MUTE: c_uint = 0x1000  /* SPK2L_MUTE */;
pub const ARIZONA_SPK2L_MUTE_MASK: c_uint = 0x1000  /* SPK2L_MUTE */;

pub const ARIZONA_SPK2_MUTE_ENDIAN: c_uint = 0x0100  /* SPK2_MUTE_ENDIAN */;
pub const ARIZONA_SPK2_MUTE_ENDIAN_MASK: c_uint = 0x0100  /* SPK2_MUTE_ENDIAN */;

pub const ARIZONA_SPK2_MUTE_SEQ_MASK: c_uint = 0x00FF  /* SPK2_MUTE_SEQ - [7:0] */;

//
// R1171 (0x493) - PDM SPK2 CTRL 2
//
pub const ARIZONA_SPK2_FMT: c_uint = 0x0001  /* SPK2_FMT */;
pub const ARIZONA_SPK2_FMT_MASK: c_uint = 0x0001  /* SPK2_FMT */;

//
// R1184 (0x4A0) - HP1 Short Circuit Ctrl
//
pub const ARIZONA_HP1_SC_ENA: c_uint = 0x1000  /* HP1_SC_ENA */;
pub const ARIZONA_HP1_SC_ENA_MASK: c_uint = 0x1000  /* HP1_SC_ENA */;

//
// R1185 (0x4A1) - HP2 Short Circuit Ctrl
//
pub const ARIZONA_HP2_SC_ENA: c_uint = 0x1000  /* HP2_SC_ENA */;
pub const ARIZONA_HP2_SC_ENA_MASK: c_uint = 0x1000  /* HP2_SC_ENA */;

//
// R1186 (0x4A2) - HP3 Short Circuit Ctrl
//
pub const ARIZONA_HP3_SC_ENA: c_uint = 0x1000  /* HP3_SC_ENA */;
pub const ARIZONA_HP3_SC_ENA_MASK: c_uint = 0x1000  /* HP3_SC_ENA */;

//
// R1188 (0x4A4) HP Test Ctrl 1
//
pub const ARIZONA_HP1_TST_CAP_SEL_MASK: c_uint = 0x0003  /* HP1_TST_CAP_SEL - [1:0] */;

//
// R1244 (0x4DC) - DAC comp 1
//
pub const ARIZONA_OUT_COMP_COEFF_MASK: c_uint = 0xFFFF  /* OUT_COMP_COEFF - [15:0] */;

//
// R1245 (0x4DD) - DAC comp 2
//
pub const ARIZONA_OUT_COMP_COEFF_1: c_uint = 0x0002  /* OUT_COMP_COEFF */;
pub const ARIZONA_OUT_COMP_COEFF_1_MASK: c_uint = 0x0002  /* OUT_COMP_COEFF */;

pub const ARIZONA_OUT_COMP_COEFF_SEL: c_uint = 0x0001  /* OUT_COMP_COEFF_SEL */;
pub const ARIZONA_OUT_COMP_COEFF_SEL_MASK: c_uint = 0x0001  /* OUT_COMP_COEFF_SEL */;

//
// R1246 (0x4DE) - DAC comp 3
//
pub const ARIZONA_AEC_COMP_COEFF_MASK: c_uint = 0xFFFF  /* AEC_COMP_COEFF - [15:0] */;

//
// R1247 (0x4DF) - DAC comp 4
//
pub const ARIZONA_AEC_COMP_COEFF_1: c_uint = 0x0002  /* AEC_COMP_COEFF */;
pub const ARIZONA_AEC_COMP_COEFF_1_MASK: c_uint = 0x0002  /* AEC_COMP_COEFF */;

pub const ARIZONA_AEC_COMP_COEFF_SEL: c_uint = 0x0001  /* AEC_COMP_COEFF_SEL */;
pub const ARIZONA_AEC_COMP_COEFF_SEL_MASK: c_uint = 0x0001  /* AEC_COMP_COEFF_SEL */;

//
// R1280 (0x500) - AIF1 BCLK Ctrl
//
pub const ARIZONA_AIF1_BCLK_INV: c_uint = 0x0080  /* AIF1_BCLK_INV */;
pub const ARIZONA_AIF1_BCLK_INV_MASK: c_uint = 0x0080  /* AIF1_BCLK_INV */;

pub const ARIZONA_AIF1_BCLK_FRC: c_uint = 0x0040  /* AIF1_BCLK_FRC */;
pub const ARIZONA_AIF1_BCLK_FRC_MASK: c_uint = 0x0040  /* AIF1_BCLK_FRC */;

pub const ARIZONA_AIF1_BCLK_MSTR: c_uint = 0x0020  /* AIF1_BCLK_MSTR */;
pub const ARIZONA_AIF1_BCLK_MSTR_MASK: c_uint = 0x0020  /* AIF1_BCLK_MSTR */;

pub const ARIZONA_AIF1_BCLK_FREQ_MASK: c_uint = 0x001F  /* AIF1_BCLK_FREQ - [4:0] */;

//
// R1281 (0x501) - AIF1 Tx Pin Ctrl
//
pub const ARIZONA_AIF1TX_DAT_TRI: c_uint = 0x0020  /* AIF1TX_DAT_TRI */;
pub const ARIZONA_AIF1TX_DAT_TRI_MASK: c_uint = 0x0020  /* AIF1TX_DAT_TRI */;

pub const ARIZONA_AIF1TX_LRCLK_SRC: c_uint = 0x0008  /* AIF1TX_LRCLK_SRC */;
pub const ARIZONA_AIF1TX_LRCLK_SRC_MASK: c_uint = 0x0008  /* AIF1TX_LRCLK_SRC */;

pub const ARIZONA_AIF1TX_LRCLK_INV: c_uint = 0x0004  /* AIF1TX_LRCLK_INV */;
pub const ARIZONA_AIF1TX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF1TX_LRCLK_INV */;

pub const ARIZONA_AIF1TX_LRCLK_FRC: c_uint = 0x0002  /* AIF1TX_LRCLK_FRC */;
pub const ARIZONA_AIF1TX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF1TX_LRCLK_FRC */;

pub const ARIZONA_AIF1TX_LRCLK_MSTR: c_uint = 0x0001  /* AIF1TX_LRCLK_MSTR */;
pub const ARIZONA_AIF1TX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF1TX_LRCLK_MSTR */;

//
// R1282 (0x502) - AIF1 Rx Pin Ctrl
//
pub const ARIZONA_AIF1RX_LRCLK_INV: c_uint = 0x0004  /* AIF1RX_LRCLK_INV */;
pub const ARIZONA_AIF1RX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF1RX_LRCLK_INV */;

pub const ARIZONA_AIF1RX_LRCLK_FRC: c_uint = 0x0002  /* AIF1RX_LRCLK_FRC */;
pub const ARIZONA_AIF1RX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF1RX_LRCLK_FRC */;

pub const ARIZONA_AIF1RX_LRCLK_MSTR: c_uint = 0x0001  /* AIF1RX_LRCLK_MSTR */;
pub const ARIZONA_AIF1RX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF1RX_LRCLK_MSTR */;

//
// R1283 (0x503) - AIF1 Rate Ctrl
//
pub const ARIZONA_AIF1_RATE_MASK: c_uint = 0x7800  /* AIF1_RATE - [14:11] */;

pub const ARIZONA_AIF1_TRI: c_uint = 0x0040  /* AIF1_TRI */;
pub const ARIZONA_AIF1_TRI_MASK: c_uint = 0x0040  /* AIF1_TRI */;

//
// R1284 (0x504) - AIF1 Format
//
pub const ARIZONA_AIF1_FMT_MASK: c_uint = 0x0007  /* AIF1_FMT - [2:0] */;

//
// R1285 (0x505) - AIF1 Tx BCLK Rate
//
pub const ARIZONA_AIF1TX_BCPF_MASK: c_uint = 0x1FFF  /* AIF1TX_BCPF - [12:0] */;

//
// R1286 (0x506) - AIF1 Rx BCLK Rate
//
pub const ARIZONA_AIF1RX_BCPF_MASK: c_uint = 0x1FFF  /* AIF1RX_BCPF - [12:0] */;

//
// R1287 (0x507) - AIF1 Frame Ctrl 1
//
pub const ARIZONA_AIF1TX_WL_MASK: c_uint = 0x3F00  /* AIF1TX_WL - [13:8] */;

pub const ARIZONA_AIF1TX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF1TX_SLOT_LEN - [7:0] */;

//
// R1288 (0x508) - AIF1 Frame Ctrl 2
//
pub const ARIZONA_AIF1RX_WL_MASK: c_uint = 0x3F00  /* AIF1RX_WL - [13:8] */;

pub const ARIZONA_AIF1RX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF1RX_SLOT_LEN - [7:0] */;

//
// R1289 (0x509) - AIF1 Frame Ctrl 3
//
pub const ARIZONA_AIF1TX1_SLOT_MASK: c_uint = 0x003F  /* AIF1TX1_SLOT - [5:0] */;

//
// R1290 (0x50A) - AIF1 Frame Ctrl 4
//
pub const ARIZONA_AIF1TX2_SLOT_MASK: c_uint = 0x003F  /* AIF1TX2_SLOT - [5:0] */;

//
// R1291 (0x50B) - AIF1 Frame Ctrl 5
//
pub const ARIZONA_AIF1TX3_SLOT_MASK: c_uint = 0x003F  /* AIF1TX3_SLOT - [5:0] */;

//
// R1292 (0x50C) - AIF1 Frame Ctrl 6
//
pub const ARIZONA_AIF1TX4_SLOT_MASK: c_uint = 0x003F  /* AIF1TX4_SLOT - [5:0] */;

//
// R1293 (0x50D) - AIF1 Frame Ctrl 7
//
pub const ARIZONA_AIF1TX5_SLOT_MASK: c_uint = 0x003F  /* AIF1TX5_SLOT - [5:0] */;

//
// R1294 (0x50E) - AIF1 Frame Ctrl 8
//
pub const ARIZONA_AIF1TX6_SLOT_MASK: c_uint = 0x003F  /* AIF1TX6_SLOT - [5:0] */;

//
// R1295 (0x50F) - AIF1 Frame Ctrl 9
//
pub const ARIZONA_AIF1TX7_SLOT_MASK: c_uint = 0x003F  /* AIF1TX7_SLOT - [5:0] */;

//
// R1296 (0x510) - AIF1 Frame Ctrl 10
//
pub const ARIZONA_AIF1TX8_SLOT_MASK: c_uint = 0x003F  /* AIF1TX8_SLOT - [5:0] */;

//
// R1297 (0x511) - AIF1 Frame Ctrl 11
//
pub const ARIZONA_AIF1RX1_SLOT_MASK: c_uint = 0x003F  /* AIF1RX1_SLOT - [5:0] */;

//
// R1298 (0x512) - AIF1 Frame Ctrl 12
//
pub const ARIZONA_AIF1RX2_SLOT_MASK: c_uint = 0x003F  /* AIF1RX2_SLOT - [5:0] */;

//
// R1299 (0x513) - AIF1 Frame Ctrl 13
//
pub const ARIZONA_AIF1RX3_SLOT_MASK: c_uint = 0x003F  /* AIF1RX3_SLOT - [5:0] */;

//
// R1300 (0x514) - AIF1 Frame Ctrl 14
//
pub const ARIZONA_AIF1RX4_SLOT_MASK: c_uint = 0x003F  /* AIF1RX4_SLOT - [5:0] */;

//
// R1301 (0x515) - AIF1 Frame Ctrl 15
//
pub const ARIZONA_AIF1RX5_SLOT_MASK: c_uint = 0x003F  /* AIF1RX5_SLOT - [5:0] */;

//
// R1302 (0x516) - AIF1 Frame Ctrl 16
//
pub const ARIZONA_AIF1RX6_SLOT_MASK: c_uint = 0x003F  /* AIF1RX6_SLOT - [5:0] */;

//
// R1303 (0x517) - AIF1 Frame Ctrl 17
//
pub const ARIZONA_AIF1RX7_SLOT_MASK: c_uint = 0x003F  /* AIF1RX7_SLOT - [5:0] */;

//
// R1304 (0x518) - AIF1 Frame Ctrl 18
//
pub const ARIZONA_AIF1RX8_SLOT_MASK: c_uint = 0x003F  /* AIF1RX8_SLOT - [5:0] */;

//
// R1305 (0x519) - AIF1 Tx Enables
//
pub const ARIZONA_AIF1TX8_ENA: c_uint = 0x0080  /* AIF1TX8_ENA */;
pub const ARIZONA_AIF1TX8_ENA_MASK: c_uint = 0x0080  /* AIF1TX8_ENA */;

pub const ARIZONA_AIF1TX7_ENA: c_uint = 0x0040  /* AIF1TX7_ENA */;
pub const ARIZONA_AIF1TX7_ENA_MASK: c_uint = 0x0040  /* AIF1TX7_ENA */;

pub const ARIZONA_AIF1TX6_ENA: c_uint = 0x0020  /* AIF1TX6_ENA */;
pub const ARIZONA_AIF1TX6_ENA_MASK: c_uint = 0x0020  /* AIF1TX6_ENA */;

pub const ARIZONA_AIF1TX5_ENA: c_uint = 0x0010  /* AIF1TX5_ENA */;
pub const ARIZONA_AIF1TX5_ENA_MASK: c_uint = 0x0010  /* AIF1TX5_ENA */;

pub const ARIZONA_AIF1TX4_ENA: c_uint = 0x0008  /* AIF1TX4_ENA */;
pub const ARIZONA_AIF1TX4_ENA_MASK: c_uint = 0x0008  /* AIF1TX4_ENA */;

pub const ARIZONA_AIF1TX3_ENA: c_uint = 0x0004  /* AIF1TX3_ENA */;
pub const ARIZONA_AIF1TX3_ENA_MASK: c_uint = 0x0004  /* AIF1TX3_ENA */;

pub const ARIZONA_AIF1TX2_ENA: c_uint = 0x0002  /* AIF1TX2_ENA */;
pub const ARIZONA_AIF1TX2_ENA_MASK: c_uint = 0x0002  /* AIF1TX2_ENA */;

pub const ARIZONA_AIF1TX1_ENA: c_uint = 0x0001  /* AIF1TX1_ENA */;
pub const ARIZONA_AIF1TX1_ENA_MASK: c_uint = 0x0001  /* AIF1TX1_ENA */;

//
// R1306 (0x51A) - AIF1 Rx Enables
//
pub const ARIZONA_AIF1RX8_ENA: c_uint = 0x0080  /* AIF1RX8_ENA */;
pub const ARIZONA_AIF1RX8_ENA_MASK: c_uint = 0x0080  /* AIF1RX8_ENA */;

pub const ARIZONA_AIF1RX7_ENA: c_uint = 0x0040  /* AIF1RX7_ENA */;
pub const ARIZONA_AIF1RX7_ENA_MASK: c_uint = 0x0040  /* AIF1RX7_ENA */;

pub const ARIZONA_AIF1RX6_ENA: c_uint = 0x0020  /* AIF1RX6_ENA */;
pub const ARIZONA_AIF1RX6_ENA_MASK: c_uint = 0x0020  /* AIF1RX6_ENA */;

pub const ARIZONA_AIF1RX5_ENA: c_uint = 0x0010  /* AIF1RX5_ENA */;
pub const ARIZONA_AIF1RX5_ENA_MASK: c_uint = 0x0010  /* AIF1RX5_ENA */;

pub const ARIZONA_AIF1RX4_ENA: c_uint = 0x0008  /* AIF1RX4_ENA */;
pub const ARIZONA_AIF1RX4_ENA_MASK: c_uint = 0x0008  /* AIF1RX4_ENA */;

pub const ARIZONA_AIF1RX3_ENA: c_uint = 0x0004  /* AIF1RX3_ENA */;
pub const ARIZONA_AIF1RX3_ENA_MASK: c_uint = 0x0004  /* AIF1RX3_ENA */;

pub const ARIZONA_AIF1RX2_ENA: c_uint = 0x0002  /* AIF1RX2_ENA */;
pub const ARIZONA_AIF1RX2_ENA_MASK: c_uint = 0x0002  /* AIF1RX2_ENA */;

pub const ARIZONA_AIF1RX1_ENA: c_uint = 0x0001  /* AIF1RX1_ENA */;
pub const ARIZONA_AIF1RX1_ENA_MASK: c_uint = 0x0001  /* AIF1RX1_ENA */;

//
// R1307 (0x51B) - AIF1 Force Write
//
pub const ARIZONA_AIF1_FRC_WR: c_uint = 0x0001  /* AIF1_FRC_WR */;
pub const ARIZONA_AIF1_FRC_WR_MASK: c_uint = 0x0001  /* AIF1_FRC_WR */;

//
// R1344 (0x540) - AIF2 BCLK Ctrl
//
pub const ARIZONA_AIF2_BCLK_INV: c_uint = 0x0080  /* AIF2_BCLK_INV */;
pub const ARIZONA_AIF2_BCLK_INV_MASK: c_uint = 0x0080  /* AIF2_BCLK_INV */;

pub const ARIZONA_AIF2_BCLK_FRC: c_uint = 0x0040  /* AIF2_BCLK_FRC */;
pub const ARIZONA_AIF2_BCLK_FRC_MASK: c_uint = 0x0040  /* AIF2_BCLK_FRC */;

pub const ARIZONA_AIF2_BCLK_MSTR: c_uint = 0x0020  /* AIF2_BCLK_MSTR */;
pub const ARIZONA_AIF2_BCLK_MSTR_MASK: c_uint = 0x0020  /* AIF2_BCLK_MSTR */;

pub const ARIZONA_AIF2_BCLK_FREQ_MASK: c_uint = 0x001F  /* AIF2_BCLK_FREQ - [4:0] */;

//
// R1345 (0x541) - AIF2 Tx Pin Ctrl
//
pub const ARIZONA_AIF2TX_DAT_TRI: c_uint = 0x0020  /* AIF2TX_DAT_TRI */;
pub const ARIZONA_AIF2TX_DAT_TRI_MASK: c_uint = 0x0020  /* AIF2TX_DAT_TRI */;

pub const ARIZONA_AIF2TX_LRCLK_SRC: c_uint = 0x0008  /* AIF2TX_LRCLK_SRC */;
pub const ARIZONA_AIF2TX_LRCLK_SRC_MASK: c_uint = 0x0008  /* AIF2TX_LRCLK_SRC */;

pub const ARIZONA_AIF2TX_LRCLK_INV: c_uint = 0x0004  /* AIF2TX_LRCLK_INV */;
pub const ARIZONA_AIF2TX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF2TX_LRCLK_INV */;

pub const ARIZONA_AIF2TX_LRCLK_FRC: c_uint = 0x0002  /* AIF2TX_LRCLK_FRC */;
pub const ARIZONA_AIF2TX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF2TX_LRCLK_FRC */;

pub const ARIZONA_AIF2TX_LRCLK_MSTR: c_uint = 0x0001  /* AIF2TX_LRCLK_MSTR */;
pub const ARIZONA_AIF2TX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF2TX_LRCLK_MSTR */;

//
// R1346 (0x542) - AIF2 Rx Pin Ctrl
//
pub const ARIZONA_AIF2RX_LRCLK_INV: c_uint = 0x0004  /* AIF2RX_LRCLK_INV */;
pub const ARIZONA_AIF2RX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF2RX_LRCLK_INV */;

pub const ARIZONA_AIF2RX_LRCLK_FRC: c_uint = 0x0002  /* AIF2RX_LRCLK_FRC */;
pub const ARIZONA_AIF2RX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF2RX_LRCLK_FRC */;

pub const ARIZONA_AIF2RX_LRCLK_MSTR: c_uint = 0x0001  /* AIF2RX_LRCLK_MSTR */;
pub const ARIZONA_AIF2RX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF2RX_LRCLK_MSTR */;

//
// R1347 (0x543) - AIF2 Rate Ctrl
//
pub const ARIZONA_AIF2_RATE_MASK: c_uint = 0x7800  /* AIF2_RATE - [14:11] */;

pub const ARIZONA_AIF2_TRI: c_uint = 0x0040  /* AIF2_TRI */;
pub const ARIZONA_AIF2_TRI_MASK: c_uint = 0x0040  /* AIF2_TRI */;

//
// R1348 (0x544) - AIF2 Format
//
pub const ARIZONA_AIF2_FMT_MASK: c_uint = 0x0007  /* AIF2_FMT - [2:0] */;

//
// R1349 (0x545) - AIF2 Tx BCLK Rate
//
pub const ARIZONA_AIF2TX_BCPF_MASK: c_uint = 0x1FFF  /* AIF2TX_BCPF - [12:0] */;

//
// R1350 (0x546) - AIF2 Rx BCLK Rate
//
pub const ARIZONA_AIF2RX_BCPF_MASK: c_uint = 0x1FFF  /* AIF2RX_BCPF - [12:0] */;

//
// R1351 (0x547) - AIF2 Frame Ctrl 1
//
pub const ARIZONA_AIF2TX_WL_MASK: c_uint = 0x3F00  /* AIF2TX_WL - [13:8] */;

pub const ARIZONA_AIF2TX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF2TX_SLOT_LEN - [7:0] */;

//
// R1352 (0x548) - AIF2 Frame Ctrl 2
//
pub const ARIZONA_AIF2RX_WL_MASK: c_uint = 0x3F00  /* AIF2RX_WL - [13:8] */;

pub const ARIZONA_AIF2RX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF2RX_SLOT_LEN - [7:0] */;

//
// R1353 (0x549) - AIF2 Frame Ctrl 3
//
pub const ARIZONA_AIF2TX1_SLOT_MASK: c_uint = 0x003F  /* AIF2TX1_SLOT - [5:0] */;

//
// R1354 (0x54A) - AIF2 Frame Ctrl 4
//
pub const ARIZONA_AIF2TX2_SLOT_MASK: c_uint = 0x003F  /* AIF2TX2_SLOT - [5:0] */;

//
// R1355 (0x54B) - AIF2 Frame Ctrl 5
//
pub const ARIZONA_AIF2TX3_SLOT_MASK: c_uint = 0x003F  /* AIF2TX3_SLOT - [5:0] */;

//
// R1356 (0x54C) - AIF2 Frame Ctrl 6
//
pub const ARIZONA_AIF2TX4_SLOT_MASK: c_uint = 0x003F  /* AIF2TX4_SLOT - [5:0] */;

//
// R1357 (0x54D) - AIF2 Frame Ctrl 7
//
pub const ARIZONA_AIF2TX5_SLOT_MASK: c_uint = 0x003F  /* AIF2TX5_SLOT - [5:0] */;

//
// R1358 (0x54E) - AIF2 Frame Ctrl 8
//
pub const ARIZONA_AIF2TX6_SLOT_MASK: c_uint = 0x003F  /* AIF2TX6_SLOT - [5:0] */;

//
// R1361 (0x551) - AIF2 Frame Ctrl 11
//
pub const ARIZONA_AIF2RX1_SLOT_MASK: c_uint = 0x003F  /* AIF2RX1_SLOT - [5:0] */;

//
// R1362 (0x552) - AIF2 Frame Ctrl 12
//
pub const ARIZONA_AIF2RX2_SLOT_MASK: c_uint = 0x003F  /* AIF2RX2_SLOT - [5:0] */;

//
// R1363 (0x553) - AIF2 Frame Ctrl 13
//
pub const ARIZONA_AIF2RX3_SLOT_MASK: c_uint = 0x003F  /* AIF2RX3_SLOT - [5:0] */;

//
// R1364 (0x554) - AIF2 Frame Ctrl 14
//
pub const ARIZONA_AIF2RX4_SLOT_MASK: c_uint = 0x003F  /* AIF2RX4_SLOT - [5:0] */;

//
// R1365 (0x555) - AIF2 Frame Ctrl 15
//
pub const ARIZONA_AIF2RX5_SLOT_MASK: c_uint = 0x003F  /* AIF2RX5_SLOT - [5:0] */;

//
// R1366 (0x556) - AIF2 Frame Ctrl 16
//
pub const ARIZONA_AIF2RX6_SLOT_MASK: c_uint = 0x003F  /* AIF2RX6_SLOT - [5:0] */;

//
// R1369 (0x559) - AIF2 Tx Enables
//
pub const ARIZONA_AIF2TX6_ENA: c_uint = 0x0020  /* AIF2TX6_ENA */;
pub const ARIZONA_AIF2TX6_ENA_MASK: c_uint = 0x0020  /* AIF2TX6_ENA */;

pub const ARIZONA_AIF2TX5_ENA: c_uint = 0x0010  /* AIF2TX5_ENA */;
pub const ARIZONA_AIF2TX5_ENA_MASK: c_uint = 0x0010  /* AIF2TX5_ENA */;

pub const ARIZONA_AIF2TX4_ENA: c_uint = 0x0008  /* AIF2TX4_ENA */;
pub const ARIZONA_AIF2TX4_ENA_MASK: c_uint = 0x0008  /* AIF2TX4_ENA */;

pub const ARIZONA_AIF2TX3_ENA: c_uint = 0x0004  /* AIF2TX3_ENA */;
pub const ARIZONA_AIF2TX3_ENA_MASK: c_uint = 0x0004  /* AIF2TX3_ENA */;

pub const ARIZONA_AIF2TX2_ENA: c_uint = 0x0002  /* AIF2TX2_ENA */;
pub const ARIZONA_AIF2TX2_ENA_MASK: c_uint = 0x0002  /* AIF2TX2_ENA */;

pub const ARIZONA_AIF2TX1_ENA: c_uint = 0x0001  /* AIF2TX1_ENA */;
pub const ARIZONA_AIF2TX1_ENA_MASK: c_uint = 0x0001  /* AIF2TX1_ENA */;

//
// R1370 (0x55A) - AIF2 Rx Enables
//
pub const ARIZONA_AIF2RX6_ENA: c_uint = 0x0020  /* AIF2RX6_ENA */;
pub const ARIZONA_AIF2RX6_ENA_MASK: c_uint = 0x0020  /* AIF2RX6_ENA */;

pub const ARIZONA_AIF2RX5_ENA: c_uint = 0x0010  /* AIF2RX5_ENA */;
pub const ARIZONA_AIF2RX5_ENA_MASK: c_uint = 0x0010  /* AIF2RX5_ENA */;

pub const ARIZONA_AIF2RX4_ENA: c_uint = 0x0008  /* AIF2RX4_ENA */;
pub const ARIZONA_AIF2RX4_ENA_MASK: c_uint = 0x0008  /* AIF2RX4_ENA */;

pub const ARIZONA_AIF2RX3_ENA: c_uint = 0x0004  /* AIF2RX3_ENA */;
pub const ARIZONA_AIF2RX3_ENA_MASK: c_uint = 0x0004  /* AIF2RX3_ENA */;

pub const ARIZONA_AIF2RX2_ENA: c_uint = 0x0002  /* AIF2RX2_ENA */;
pub const ARIZONA_AIF2RX2_ENA_MASK: c_uint = 0x0002  /* AIF2RX2_ENA */;

pub const ARIZONA_AIF2RX1_ENA: c_uint = 0x0001  /* AIF2RX1_ENA */;
pub const ARIZONA_AIF2RX1_ENA_MASK: c_uint = 0x0001  /* AIF2RX1_ENA */;

//
// R1371 (0x55B) - AIF2 Force Write
//
pub const ARIZONA_AIF2_FRC_WR: c_uint = 0x0001  /* AIF2_FRC_WR */;
pub const ARIZONA_AIF2_FRC_WR_MASK: c_uint = 0x0001  /* AIF2_FRC_WR */;

//
// R1408 (0x580) - AIF3 BCLK Ctrl
//
pub const ARIZONA_AIF3_BCLK_INV: c_uint = 0x0080  /* AIF3_BCLK_INV */;
pub const ARIZONA_AIF3_BCLK_INV_MASK: c_uint = 0x0080  /* AIF3_BCLK_INV */;

pub const ARIZONA_AIF3_BCLK_FRC: c_uint = 0x0040  /* AIF3_BCLK_FRC */;
pub const ARIZONA_AIF3_BCLK_FRC_MASK: c_uint = 0x0040  /* AIF3_BCLK_FRC */;

pub const ARIZONA_AIF3_BCLK_MSTR: c_uint = 0x0020  /* AIF3_BCLK_MSTR */;
pub const ARIZONA_AIF3_BCLK_MSTR_MASK: c_uint = 0x0020  /* AIF3_BCLK_MSTR */;

pub const ARIZONA_AIF3_BCLK_FREQ_MASK: c_uint = 0x001F  /* AIF3_BCLK_FREQ - [4:0] */;

//
// R1409 (0x581) - AIF3 Tx Pin Ctrl
//
pub const ARIZONA_AIF3TX_DAT_TRI: c_uint = 0x0020  /* AIF3TX_DAT_TRI */;
pub const ARIZONA_AIF3TX_DAT_TRI_MASK: c_uint = 0x0020  /* AIF3TX_DAT_TRI */;

pub const ARIZONA_AIF3TX_LRCLK_SRC: c_uint = 0x0008  /* AIF3TX_LRCLK_SRC */;
pub const ARIZONA_AIF3TX_LRCLK_SRC_MASK: c_uint = 0x0008  /* AIF3TX_LRCLK_SRC */;

pub const ARIZONA_AIF3TX_LRCLK_INV: c_uint = 0x0004  /* AIF3TX_LRCLK_INV */;
pub const ARIZONA_AIF3TX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF3TX_LRCLK_INV */;

pub const ARIZONA_AIF3TX_LRCLK_FRC: c_uint = 0x0002  /* AIF3TX_LRCLK_FRC */;
pub const ARIZONA_AIF3TX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF3TX_LRCLK_FRC */;

pub const ARIZONA_AIF3TX_LRCLK_MSTR: c_uint = 0x0001  /* AIF3TX_LRCLK_MSTR */;
pub const ARIZONA_AIF3TX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF3TX_LRCLK_MSTR */;

//
// R1410 (0x582) - AIF3 Rx Pin Ctrl
//
pub const ARIZONA_AIF3RX_LRCLK_INV: c_uint = 0x0004  /* AIF3RX_LRCLK_INV */;
pub const ARIZONA_AIF3RX_LRCLK_INV_MASK: c_uint = 0x0004  /* AIF3RX_LRCLK_INV */;

pub const ARIZONA_AIF3RX_LRCLK_FRC: c_uint = 0x0002  /* AIF3RX_LRCLK_FRC */;
pub const ARIZONA_AIF3RX_LRCLK_FRC_MASK: c_uint = 0x0002  /* AIF3RX_LRCLK_FRC */;

pub const ARIZONA_AIF3RX_LRCLK_MSTR: c_uint = 0x0001  /* AIF3RX_LRCLK_MSTR */;
pub const ARIZONA_AIF3RX_LRCLK_MSTR_MASK: c_uint = 0x0001  /* AIF3RX_LRCLK_MSTR */;

//
// R1411 (0x583) - AIF3 Rate Ctrl
//
pub const ARIZONA_AIF3_RATE_MASK: c_uint = 0x7800  /* AIF3_RATE - [14:11] */;

pub const ARIZONA_AIF3_TRI: c_uint = 0x0040  /* AIF3_TRI */;
pub const ARIZONA_AIF3_TRI_MASK: c_uint = 0x0040  /* AIF3_TRI */;

//
// R1412 (0x584) - AIF3 Format
//
pub const ARIZONA_AIF3_FMT_MASK: c_uint = 0x0007  /* AIF3_FMT - [2:0] */;

//
// R1413 (0x585) - AIF3 Tx BCLK Rate
//
pub const ARIZONA_AIF3TX_BCPF_MASK: c_uint = 0x1FFF  /* AIF3TX_BCPF - [12:0] */;

//
// R1414 (0x586) - AIF3 Rx BCLK Rate
//
pub const ARIZONA_AIF3RX_BCPF_MASK: c_uint = 0x1FFF  /* AIF3RX_BCPF - [12:0] */;

//
// R1415 (0x587) - AIF3 Frame Ctrl 1
//
pub const ARIZONA_AIF3TX_WL_MASK: c_uint = 0x3F00  /* AIF3TX_WL - [13:8] */;

pub const ARIZONA_AIF3TX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF3TX_SLOT_LEN - [7:0] */;

//
// R1416 (0x588) - AIF3 Frame Ctrl 2
//
pub const ARIZONA_AIF3RX_WL_MASK: c_uint = 0x3F00  /* AIF3RX_WL - [13:8] */;

pub const ARIZONA_AIF3RX_SLOT_LEN_MASK: c_uint = 0x00FF  /* AIF3RX_SLOT_LEN - [7:0] */;

//
// R1417 (0x589) - AIF3 Frame Ctrl 3
//
pub const ARIZONA_AIF3TX1_SLOT_MASK: c_uint = 0x003F  /* AIF3TX1_SLOT - [5:0] */;

//
// R1418 (0x58A) - AIF3 Frame Ctrl 4
//
pub const ARIZONA_AIF3TX2_SLOT_MASK: c_uint = 0x003F  /* AIF3TX2_SLOT - [5:0] */;

//
// R1425 (0x591) - AIF3 Frame Ctrl 11
//
pub const ARIZONA_AIF3RX1_SLOT_MASK: c_uint = 0x003F  /* AIF3RX1_SLOT - [5:0] */;

//
// R1426 (0x592) - AIF3 Frame Ctrl 12
//
pub const ARIZONA_AIF3RX2_SLOT_MASK: c_uint = 0x003F  /* AIF3RX2_SLOT - [5:0] */;

//
// R1433 (0x599) - AIF3 Tx Enables
//
pub const ARIZONA_AIF3TX2_ENA: c_uint = 0x0002  /* AIF3TX2_ENA */;
pub const ARIZONA_AIF3TX2_ENA_MASK: c_uint = 0x0002  /* AIF3TX2_ENA */;

pub const ARIZONA_AIF3TX1_ENA: c_uint = 0x0001  /* AIF3TX1_ENA */;
pub const ARIZONA_AIF3TX1_ENA_MASK: c_uint = 0x0001  /* AIF3TX1_ENA */;

//
// R1434 (0x59A) - AIF3 Rx Enables
//
pub const ARIZONA_AIF3RX2_ENA: c_uint = 0x0002  /* AIF3RX2_ENA */;
pub const ARIZONA_AIF3RX2_ENA_MASK: c_uint = 0x0002  /* AIF3RX2_ENA */;

pub const ARIZONA_AIF3RX1_ENA: c_uint = 0x0001  /* AIF3RX1_ENA */;
pub const ARIZONA_AIF3RX1_ENA_MASK: c_uint = 0x0001  /* AIF3RX1_ENA */;

//
// R1435 (0x59B) - AIF3 Force Write
//
pub const ARIZONA_AIF3_FRC_WR: c_uint = 0x0001  /* AIF3_FRC_WR */;
pub const ARIZONA_AIF3_FRC_WR_MASK: c_uint = 0x0001  /* AIF3_FRC_WR */;

//
// R1474 (0x5C2) - SPD1 TX Control
//
pub const ARIZONA_SPD1_VAL2: c_uint = 0x2000  /* SPD1_VAL2 */;
pub const ARIZONA_SPD1_VAL2_MASK: c_uint = 0x2000  /* SPD1_VAL2 */;

pub const ARIZONA_SPD1_VAL1: c_uint = 0x1000  /* SPD1_VAL1 */;
pub const ARIZONA_SPD1_VAL1_MASK: c_uint = 0x1000  /* SPD1_VAL1 */;

pub const ARIZONA_SPD1_RATE_MASK: c_uint = 0x00F0  /* SPD1_RATE */;

pub const ARIZONA_SPD1_ENA: c_uint = 0x0001  /* SPD1_ENA */;
pub const ARIZONA_SPD1_ENA_MASK: c_uint = 0x0001  /* SPD1_ENA */;

//
// R1475 (0x5C3) - SPD1 TX Channel Status 1
//
pub const ARIZONA_SPD1_CATCODE_MASK: c_uint = 0xFF00  /* SPD1_CATCODE */;

pub const ARIZONA_SPD1_CHSTMODE_MASK: c_uint = 0x00C0  /* SPD1_CHSTMODE */;

pub const ARIZONA_SPD1_PREEMPH_MASK: c_uint = 0x0038  /* SPD1_PREEMPH */;

pub const ARIZONA_SPD1_NOCOPY: c_uint = 0x0004  /* SPD1_NOCOPY */;
pub const ARIZONA_SPD1_NOCOPY_MASK: c_uint = 0x0004  /* SPD1_NOCOPY */;

pub const ARIZONA_SPD1_NOAUDIO: c_uint = 0x0002  /* SPD1_NOAUDIO */;
pub const ARIZONA_SPD1_NOAUDIO_MASK: c_uint = 0x0002  /* SPD1_NOAUDIO */;

pub const ARIZONA_SPD1_PRO: c_uint = 0x0001  /* SPD1_PRO */;
pub const ARIZONA_SPD1_PRO_MASK: c_uint = 0x0001  /* SPD1_PRO */;

//
// R1475 (0x5C4) - SPD1 TX Channel Status 2
//
pub const ARIZONA_SPD1_FREQ_MASK: c_uint = 0xF000  /* SPD1_FREQ */;

pub const ARIZONA_SPD1_CHNUM2_MASK: c_uint = 0x0F00  /* SPD1_CHNUM2 */;

pub const ARIZONA_SPD1_CHNUM1_MASK: c_uint = 0x00F0  /* SPD1_CHNUM1 */;

pub const ARIZONA_SPD1_SRCNUM_MASK: c_uint = 0x000F  /* SPD1_SRCNUM */;

//
// R1475 (0x5C5) - SPD1 TX Channel Status 3
//
pub const ARIZONA_SPD1_ORGSAMP_MASK: c_uint = 0x0F00  /* SPD1_ORGSAMP */;

pub const ARIZONA_SPD1_TXWL_MASK: c_uint = 0x00E0  /* SPD1_TXWL */;

pub const ARIZONA_SPD1_MAXWL: c_uint = 0x0010  /* SPD1_MAXWL */;
pub const ARIZONA_SPD1_MAXWL_MASK: c_uint = 0x0010  /* SPD1_MAXWL */;

pub const ARIZONA_SPD1_CS31_30_MASK: c_uint = 0x000C  /* SPD1_CS31_30 */;

pub const ARIZONA_SPD1_CLKACU_MASK: c_uint = 0x0003  /* SPD1_CLKACU */;

//
// R1507 (0x5E3) - SLIMbus Framer Ref Gear
//
pub const ARIZONA_SLIMCLK_SRC: c_uint = 0x0010  /* SLIMCLK_SRC */;
pub const ARIZONA_SLIMCLK_SRC_MASK: c_uint = 0x0010  /* SLIMCLK_SRC */;

pub const ARIZONA_FRAMER_REF_GEAR_MASK: c_uint = 0x000F  /* FRAMER_REF_GEAR - [3:0] */;

//
// R1509 (0x5E5) - SLIMbus Rates 1
//
pub const ARIZONA_SLIMRX2_RATE_MASK: c_uint = 0x7800  /* SLIMRX2_RATE - [14:11] */;

pub const ARIZONA_SLIMRX1_RATE_MASK: c_uint = 0x0078  /* SLIMRX1_RATE - [6:3] */;

//
// R1510 (0x5E6) - SLIMbus Rates 2
//
pub const ARIZONA_SLIMRX4_RATE_MASK: c_uint = 0x7800  /* SLIMRX4_RATE - [14:11] */;

pub const ARIZONA_SLIMRX3_RATE_MASK: c_uint = 0x0078  /* SLIMRX3_RATE - [6:3] */;

//
// R1511 (0x5E7) - SLIMbus Rates 3
//
pub const ARIZONA_SLIMRX6_RATE_MASK: c_uint = 0x7800  /* SLIMRX6_RATE - [14:11] */;

pub const ARIZONA_SLIMRX5_RATE_MASK: c_uint = 0x0078  /* SLIMRX5_RATE - [6:3] */;

//
// R1512 (0x5E8) - SLIMbus Rates 4
//
pub const ARIZONA_SLIMRX8_RATE_MASK: c_uint = 0x7800  /* SLIMRX8_RATE - [14:11] */;

pub const ARIZONA_SLIMRX7_RATE_MASK: c_uint = 0x0078  /* SLIMRX7_RATE - [6:3] */;

//
// R1513 (0x5E9) - SLIMbus Rates 5
//
pub const ARIZONA_SLIMTX2_RATE_MASK: c_uint = 0x7800  /* SLIMTX2_RATE - [14:11] */;

pub const ARIZONA_SLIMTX1_RATE_MASK: c_uint = 0x0078  /* SLIMTX1_RATE - [6:3] */;

//
// R1514 (0x5EA) - SLIMbus Rates 6
//
pub const ARIZONA_SLIMTX4_RATE_MASK: c_uint = 0x7800  /* SLIMTX4_RATE - [14:11] */;

pub const ARIZONA_SLIMTX3_RATE_MASK: c_uint = 0x0078  /* SLIMTX3_RATE - [6:3] */;

//
// R1515 (0x5EB) - SLIMbus Rates 7
//
pub const ARIZONA_SLIMTX6_RATE_MASK: c_uint = 0x7800  /* SLIMTX6_RATE - [14:11] */;

pub const ARIZONA_SLIMTX5_RATE_MASK: c_uint = 0x0078  /* SLIMTX5_RATE - [6:3] */;

//
// R1516 (0x5EC) - SLIMbus Rates 8
//
pub const ARIZONA_SLIMTX8_RATE_MASK: c_uint = 0x7800  /* SLIMTX8_RATE - [14:11] */;

pub const ARIZONA_SLIMTX7_RATE_MASK: c_uint = 0x0078  /* SLIMTX7_RATE - [6:3] */;

//
// R1525 (0x5F5) - SLIMbus RX Channel Enable
//
pub const ARIZONA_SLIMRX8_ENA: c_uint = 0x0080  /* SLIMRX8_ENA */;
pub const ARIZONA_SLIMRX8_ENA_MASK: c_uint = 0x0080  /* SLIMRX8_ENA */;

pub const ARIZONA_SLIMRX7_ENA: c_uint = 0x0040  /* SLIMRX7_ENA */;
pub const ARIZONA_SLIMRX7_ENA_MASK: c_uint = 0x0040  /* SLIMRX7_ENA */;

pub const ARIZONA_SLIMRX6_ENA: c_uint = 0x0020  /* SLIMRX6_ENA */;
pub const ARIZONA_SLIMRX6_ENA_MASK: c_uint = 0x0020  /* SLIMRX6_ENA */;

pub const ARIZONA_SLIMRX5_ENA: c_uint = 0x0010  /* SLIMRX5_ENA */;
pub const ARIZONA_SLIMRX5_ENA_MASK: c_uint = 0x0010  /* SLIMRX5_ENA */;

pub const ARIZONA_SLIMRX4_ENA: c_uint = 0x0008  /* SLIMRX4_ENA */;
pub const ARIZONA_SLIMRX4_ENA_MASK: c_uint = 0x0008  /* SLIMRX4_ENA */;

pub const ARIZONA_SLIMRX3_ENA: c_uint = 0x0004  /* SLIMRX3_ENA */;
pub const ARIZONA_SLIMRX3_ENA_MASK: c_uint = 0x0004  /* SLIMRX3_ENA */;

pub const ARIZONA_SLIMRX2_ENA: c_uint = 0x0002  /* SLIMRX2_ENA */;
pub const ARIZONA_SLIMRX2_ENA_MASK: c_uint = 0x0002  /* SLIMRX2_ENA */;

pub const ARIZONA_SLIMRX1_ENA: c_uint = 0x0001  /* SLIMRX1_ENA */;
pub const ARIZONA_SLIMRX1_ENA_MASK: c_uint = 0x0001  /* SLIMRX1_ENA */;

//
// R1526 (0x5F6) - SLIMbus TX Channel Enable
//
pub const ARIZONA_SLIMTX8_ENA: c_uint = 0x0080  /* SLIMTX8_ENA */;
pub const ARIZONA_SLIMTX8_ENA_MASK: c_uint = 0x0080  /* SLIMTX8_ENA */;

pub const ARIZONA_SLIMTX7_ENA: c_uint = 0x0040  /* SLIMTX7_ENA */;
pub const ARIZONA_SLIMTX7_ENA_MASK: c_uint = 0x0040  /* SLIMTX7_ENA */;

pub const ARIZONA_SLIMTX6_ENA: c_uint = 0x0020  /* SLIMTX6_ENA */;
pub const ARIZONA_SLIMTX6_ENA_MASK: c_uint = 0x0020  /* SLIMTX6_ENA */;

pub const ARIZONA_SLIMTX5_ENA: c_uint = 0x0010  /* SLIMTX5_ENA */;
pub const ARIZONA_SLIMTX5_ENA_MASK: c_uint = 0x0010  /* SLIMTX5_ENA */;

pub const ARIZONA_SLIMTX4_ENA: c_uint = 0x0008  /* SLIMTX4_ENA */;
pub const ARIZONA_SLIMTX4_ENA_MASK: c_uint = 0x0008  /* SLIMTX4_ENA */;

pub const ARIZONA_SLIMTX3_ENA: c_uint = 0x0004  /* SLIMTX3_ENA */;
pub const ARIZONA_SLIMTX3_ENA_MASK: c_uint = 0x0004  /* SLIMTX3_ENA */;

pub const ARIZONA_SLIMTX2_ENA: c_uint = 0x0002  /* SLIMTX2_ENA */;
pub const ARIZONA_SLIMTX2_ENA_MASK: c_uint = 0x0002  /* SLIMTX2_ENA */;

pub const ARIZONA_SLIMTX1_ENA: c_uint = 0x0001  /* SLIMTX1_ENA */;
pub const ARIZONA_SLIMTX1_ENA_MASK: c_uint = 0x0001  /* SLIMTX1_ENA */;

//
// R1527 (0x5F7) - SLIMbus RX Port Status
//
pub const ARIZONA_SLIMRX8_PORT_STS: c_uint = 0x0080  /* SLIMRX8_PORT_STS */;
pub const ARIZONA_SLIMRX8_PORT_STS_MASK: c_uint = 0x0080  /* SLIMRX8_PORT_STS */;

pub const ARIZONA_SLIMRX7_PORT_STS: c_uint = 0x0040  /* SLIMRX7_PORT_STS */;
pub const ARIZONA_SLIMRX7_PORT_STS_MASK: c_uint = 0x0040  /* SLIMRX7_PORT_STS */;

pub const ARIZONA_SLIMRX6_PORT_STS: c_uint = 0x0020  /* SLIMRX6_PORT_STS */;
pub const ARIZONA_SLIMRX6_PORT_STS_MASK: c_uint = 0x0020  /* SLIMRX6_PORT_STS */;

pub const ARIZONA_SLIMRX5_PORT_STS: c_uint = 0x0010  /* SLIMRX5_PORT_STS */;
pub const ARIZONA_SLIMRX5_PORT_STS_MASK: c_uint = 0x0010  /* SLIMRX5_PORT_STS */;

pub const ARIZONA_SLIMRX4_PORT_STS: c_uint = 0x0008  /* SLIMRX4_PORT_STS */;
pub const ARIZONA_SLIMRX4_PORT_STS_MASK: c_uint = 0x0008  /* SLIMRX4_PORT_STS */;

pub const ARIZONA_SLIMRX3_PORT_STS: c_uint = 0x0004  /* SLIMRX3_PORT_STS */;
pub const ARIZONA_SLIMRX3_PORT_STS_MASK: c_uint = 0x0004  /* SLIMRX3_PORT_STS */;

pub const ARIZONA_SLIMRX2_PORT_STS: c_uint = 0x0002  /* SLIMRX2_PORT_STS */;
pub const ARIZONA_SLIMRX2_PORT_STS_MASK: c_uint = 0x0002  /* SLIMRX2_PORT_STS */;

pub const ARIZONA_SLIMRX1_PORT_STS: c_uint = 0x0001  /* SLIMRX1_PORT_STS */;
pub const ARIZONA_SLIMRX1_PORT_STS_MASK: c_uint = 0x0001  /* SLIMRX1_PORT_STS */;

//
// R1528 (0x5F8) - SLIMbus TX Port Status
//
pub const ARIZONA_SLIMTX8_PORT_STS: c_uint = 0x0080  /* SLIMTX8_PORT_STS */;
pub const ARIZONA_SLIMTX8_PORT_STS_MASK: c_uint = 0x0080  /* SLIMTX8_PORT_STS */;

pub const ARIZONA_SLIMTX7_PORT_STS: c_uint = 0x0040  /* SLIMTX7_PORT_STS */;
pub const ARIZONA_SLIMTX7_PORT_STS_MASK: c_uint = 0x0040  /* SLIMTX7_PORT_STS */;

pub const ARIZONA_SLIMTX6_PORT_STS: c_uint = 0x0020  /* SLIMTX6_PORT_STS */;
pub const ARIZONA_SLIMTX6_PORT_STS_MASK: c_uint = 0x0020  /* SLIMTX6_PORT_STS */;

pub const ARIZONA_SLIMTX5_PORT_STS: c_uint = 0x0010  /* SLIMTX5_PORT_STS */;
pub const ARIZONA_SLIMTX5_PORT_STS_MASK: c_uint = 0x0010  /* SLIMTX5_PORT_STS */;

pub const ARIZONA_SLIMTX4_PORT_STS: c_uint = 0x0008  /* SLIMTX4_PORT_STS */;
pub const ARIZONA_SLIMTX4_PORT_STS_MASK: c_uint = 0x0008  /* SLIMTX4_PORT_STS */;

pub const ARIZONA_SLIMTX3_PORT_STS: c_uint = 0x0004  /* SLIMTX3_PORT_STS */;
pub const ARIZONA_SLIMTX3_PORT_STS_MASK: c_uint = 0x0004  /* SLIMTX3_PORT_STS */;

pub const ARIZONA_SLIMTX2_PORT_STS: c_uint = 0x0002  /* SLIMTX2_PORT_STS */;
pub const ARIZONA_SLIMTX2_PORT_STS_MASK: c_uint = 0x0002  /* SLIMTX2_PORT_STS */;

pub const ARIZONA_SLIMTX1_PORT_STS: c_uint = 0x0001  /* SLIMTX1_PORT_STS */;
pub const ARIZONA_SLIMTX1_PORT_STS_MASK: c_uint = 0x0001  /* SLIMTX1_PORT_STS */;

//
// R3087 (0xC0F) - IRQ CTRL 1
//
pub const ARIZONA_IRQ_POL: c_uint = 0x0400  /* IRQ_POL */;
pub const ARIZONA_IRQ_POL_MASK: c_uint = 0x0400  /* IRQ_POL */;

pub const ARIZONA_IRQ_OP_CFG: c_uint = 0x0200  /* IRQ_OP_CFG */;
pub const ARIZONA_IRQ_OP_CFG_MASK: c_uint = 0x0200  /* IRQ_OP_CFG */;

//
// R3088 (0xC10) - GPIO Debounce Config
//
pub const ARIZONA_GP_DBTIME_MASK: c_uint = 0xF000  /* GP_DBTIME - [15:12] */;

//
// R3096 (0xC18) - GP Switch 1
//
pub const ARIZONA_SW1_MODE_MASK: c_uint = 0x0003  /* SW1_MODE - [1:0] */;

//
// R3104 (0xC20) - Misc Pad Ctrl 1
//
pub const ARIZONA_LDO1ENA_PD: c_uint = 0x8000  /* LDO1ENA_PD */;
pub const ARIZONA_LDO1ENA_PD_MASK: c_uint = 0x8000  /* LDO1ENA_PD */;

pub const ARIZONA_MCLK2_PD: c_uint = 0x2000  /* MCLK2_PD */;
pub const ARIZONA_MCLK2_PD_MASK: c_uint = 0x2000  /* MCLK2_PD */;

pub const ARIZONA_RSTB_PU: c_uint = 0x0002  /* RSTB_PU */;
pub const ARIZONA_RSTB_PU_MASK: c_uint = 0x0002  /* RSTB_PU */;

//
// R3105 (0xC21) - Misc Pad Ctrl 2
//
pub const ARIZONA_MCLK1_PD: c_uint = 0x1000  /* MCLK1_PD */;
pub const ARIZONA_MCLK1_PD_MASK: c_uint = 0x1000  /* MCLK1_PD */;

pub const ARIZONA_MICD_PD: c_uint = 0x0100  /* MICD_PD */;
pub const ARIZONA_MICD_PD_MASK: c_uint = 0x0100  /* MICD_PD */;

pub const ARIZONA_ADDR_PD: c_uint = 0x0001  /* ADDR_PD */;
pub const ARIZONA_ADDR_PD_MASK: c_uint = 0x0001  /* ADDR_PD */;

//
// R3106 (0xC22) - Misc Pad Ctrl 3
//
pub const ARIZONA_DMICDAT4_PD: c_uint = 0x0008  /* DMICDAT4_PD */;
pub const ARIZONA_DMICDAT4_PD_MASK: c_uint = 0x0008  /* DMICDAT4_PD */;

pub const ARIZONA_DMICDAT3_PD: c_uint = 0x0004  /* DMICDAT3_PD */;
pub const ARIZONA_DMICDAT3_PD_MASK: c_uint = 0x0004  /* DMICDAT3_PD */;

pub const ARIZONA_DMICDAT2_PD: c_uint = 0x0002  /* DMICDAT2_PD */;
pub const ARIZONA_DMICDAT2_PD_MASK: c_uint = 0x0002  /* DMICDAT2_PD */;

pub const ARIZONA_DMICDAT1_PD: c_uint = 0x0001  /* DMICDAT1_PD */;
pub const ARIZONA_DMICDAT1_PD_MASK: c_uint = 0x0001  /* DMICDAT1_PD */;

//
// R3107 (0xC23) - Misc Pad Ctrl 4
//
pub const ARIZONA_AIF1RXLRCLK_PU: c_uint = 0x0020  /* AIF1RXLRCLK_PU */;
pub const ARIZONA_AIF1RXLRCLK_PU_MASK: c_uint = 0x0020  /* AIF1RXLRCLK_PU */;

pub const ARIZONA_AIF1RXLRCLK_PD: c_uint = 0x0010  /* AIF1RXLRCLK_PD */;
pub const ARIZONA_AIF1RXLRCLK_PD_MASK: c_uint = 0x0010  /* AIF1RXLRCLK_PD */;

pub const ARIZONA_AIF1BCLK_PU: c_uint = 0x0008  /* AIF1BCLK_PU */;
pub const ARIZONA_AIF1BCLK_PU_MASK: c_uint = 0x0008  /* AIF1BCLK_PU */;

pub const ARIZONA_AIF1BCLK_PD: c_uint = 0x0004  /* AIF1BCLK_PD */;
pub const ARIZONA_AIF1BCLK_PD_MASK: c_uint = 0x0004  /* AIF1BCLK_PD */;

pub const ARIZONA_AIF1RXDAT_PU: c_uint = 0x0002  /* AIF1RXDAT_PU */;
pub const ARIZONA_AIF1RXDAT_PU_MASK: c_uint = 0x0002  /* AIF1RXDAT_PU */;

pub const ARIZONA_AIF1RXDAT_PD: c_uint = 0x0001  /* AIF1RXDAT_PD */;
pub const ARIZONA_AIF1RXDAT_PD_MASK: c_uint = 0x0001  /* AIF1RXDAT_PD */;

//
// R3108 (0xC24) - Misc Pad Ctrl 5
//
pub const ARIZONA_AIF2RXLRCLK_PU: c_uint = 0x0020  /* AIF2RXLRCLK_PU */;
pub const ARIZONA_AIF2RXLRCLK_PU_MASK: c_uint = 0x0020  /* AIF2RXLRCLK_PU */;

pub const ARIZONA_AIF2RXLRCLK_PD: c_uint = 0x0010  /* AIF2RXLRCLK_PD */;
pub const ARIZONA_AIF2RXLRCLK_PD_MASK: c_uint = 0x0010  /* AIF2RXLRCLK_PD */;

pub const ARIZONA_AIF2BCLK_PU: c_uint = 0x0008  /* AIF2BCLK_PU */;
pub const ARIZONA_AIF2BCLK_PU_MASK: c_uint = 0x0008  /* AIF2BCLK_PU */;

pub const ARIZONA_AIF2BCLK_PD: c_uint = 0x0004  /* AIF2BCLK_PD */;
pub const ARIZONA_AIF2BCLK_PD_MASK: c_uint = 0x0004  /* AIF2BCLK_PD */;

pub const ARIZONA_AIF2RXDAT_PU: c_uint = 0x0002  /* AIF2RXDAT_PU */;
pub const ARIZONA_AIF2RXDAT_PU_MASK: c_uint = 0x0002  /* AIF2RXDAT_PU */;

pub const ARIZONA_AIF2RXDAT_PD: c_uint = 0x0001  /* AIF2RXDAT_PD */;
pub const ARIZONA_AIF2RXDAT_PD_MASK: c_uint = 0x0001  /* AIF2RXDAT_PD */;

//
// R3109 (0xC25) - Misc Pad Ctrl 6
//
pub const ARIZONA_AIF3RXLRCLK_PU: c_uint = 0x0020  /* AIF3RXLRCLK_PU */;
pub const ARIZONA_AIF3RXLRCLK_PU_MASK: c_uint = 0x0020  /* AIF3RXLRCLK_PU */;

pub const ARIZONA_AIF3RXLRCLK_PD: c_uint = 0x0010  /* AIF3RXLRCLK_PD */;
pub const ARIZONA_AIF3RXLRCLK_PD_MASK: c_uint = 0x0010  /* AIF3RXLRCLK_PD */;

pub const ARIZONA_AIF3BCLK_PU: c_uint = 0x0008  /* AIF3BCLK_PU */;
pub const ARIZONA_AIF3BCLK_PU_MASK: c_uint = 0x0008  /* AIF3BCLK_PU */;

pub const ARIZONA_AIF3BCLK_PD: c_uint = 0x0004  /* AIF3BCLK_PD */;
pub const ARIZONA_AIF3BCLK_PD_MASK: c_uint = 0x0004  /* AIF3BCLK_PD */;

pub const ARIZONA_AIF3RXDAT_PU: c_uint = 0x0002  /* AIF3RXDAT_PU */;
pub const ARIZONA_AIF3RXDAT_PU_MASK: c_uint = 0x0002  /* AIF3RXDAT_PU */;

pub const ARIZONA_AIF3RXDAT_PD: c_uint = 0x0001  /* AIF3RXDAT_PD */;
pub const ARIZONA_AIF3RXDAT_PD_MASK: c_uint = 0x0001  /* AIF3RXDAT_PD */;

//
// R3328 (0xD00) - Interrupt Status 1
//
pub const ARIZONA_GP4_EINT1: c_uint = 0x0008  /* GP4_EINT1 */;
pub const ARIZONA_GP4_EINT1_MASK: c_uint = 0x0008  /* GP4_EINT1 */;

pub const ARIZONA_GP3_EINT1: c_uint = 0x0004  /* GP3_EINT1 */;
pub const ARIZONA_GP3_EINT1_MASK: c_uint = 0x0004  /* GP3_EINT1 */;

pub const ARIZONA_GP2_EINT1: c_uint = 0x0002  /* GP2_EINT1 */;
pub const ARIZONA_GP2_EINT1_MASK: c_uint = 0x0002  /* GP2_EINT1 */;

pub const ARIZONA_GP1_EINT1: c_uint = 0x0001  /* GP1_EINT1 */;
pub const ARIZONA_GP1_EINT1_MASK: c_uint = 0x0001  /* GP1_EINT1 */;

//
// R3329 (0xD01) - Interrupt Status 2
//
pub const ARIZONA_DSP4_RAM_RDY_EINT1: c_uint = 0x0800  /* DSP4_RAM_RDY_EINT1 */;
pub const ARIZONA_DSP4_RAM_RDY_EINT1_MASK: c_uint = 0x0800  /* DSP4_RAM_RDY_EINT1 */;

pub const ARIZONA_DSP3_RAM_RDY_EINT1: c_uint = 0x0400  /* DSP3_RAM_RDY_EINT1 */;
pub const ARIZONA_DSP3_RAM_RDY_EINT1_MASK: c_uint = 0x0400  /* DSP3_RAM_RDY_EINT1 */;

pub const ARIZONA_DSP2_RAM_RDY_EINT1: c_uint = 0x0200  /* DSP2_RAM_RDY_EINT1 */;
pub const ARIZONA_DSP2_RAM_RDY_EINT1_MASK: c_uint = 0x0200  /* DSP2_RAM_RDY_EINT1 */;

pub const ARIZONA_DSP1_RAM_RDY_EINT1: c_uint = 0x0100  /* DSP1_RAM_RDY_EINT1 */;
pub const ARIZONA_DSP1_RAM_RDY_EINT1_MASK: c_uint = 0x0100  /* DSP1_RAM_RDY_EINT1 */;

pub const ARIZONA_DSP_IRQ8_EINT1: c_uint = 0x0080  /* DSP_IRQ8_EINT1 */;
pub const ARIZONA_DSP_IRQ8_EINT1_MASK: c_uint = 0x0080  /* DSP_IRQ8_EINT1 */;

pub const ARIZONA_DSP_IRQ7_EINT1: c_uint = 0x0040  /* DSP_IRQ7_EINT1 */;
pub const ARIZONA_DSP_IRQ7_EINT1_MASK: c_uint = 0x0040  /* DSP_IRQ7_EINT1 */;

pub const ARIZONA_DSP_IRQ6_EINT1: c_uint = 0x0020  /* DSP_IRQ6_EINT1 */;
pub const ARIZONA_DSP_IRQ6_EINT1_MASK: c_uint = 0x0020  /* DSP_IRQ6_EINT1 */;

pub const ARIZONA_DSP_IRQ5_EINT1: c_uint = 0x0010  /* DSP_IRQ5_EINT1 */;
pub const ARIZONA_DSP_IRQ5_EINT1_MASK: c_uint = 0x0010  /* DSP_IRQ5_EINT1 */;

pub const ARIZONA_DSP_IRQ4_EINT1: c_uint = 0x0008  /* DSP_IRQ4_EINT1 */;
pub const ARIZONA_DSP_IRQ4_EINT1_MASK: c_uint = 0x0008  /* DSP_IRQ4_EINT1 */;

pub const ARIZONA_DSP_IRQ3_EINT1: c_uint = 0x0004  /* DSP_IRQ3_EINT1 */;
pub const ARIZONA_DSP_IRQ3_EINT1_MASK: c_uint = 0x0004  /* DSP_IRQ3_EINT1 */;

pub const ARIZONA_DSP_IRQ2_EINT1: c_uint = 0x0002  /* DSP_IRQ2_EINT1 */;
pub const ARIZONA_DSP_IRQ2_EINT1_MASK: c_uint = 0x0002  /* DSP_IRQ2_EINT1 */;

pub const ARIZONA_DSP_IRQ1_EINT1: c_uint = 0x0001  /* DSP_IRQ1_EINT1 */;
pub const ARIZONA_DSP_IRQ1_EINT1_MASK: c_uint = 0x0001  /* DSP_IRQ1_EINT1 */;

//
// R3330 (0xD02) - Interrupt Status 3
//
pub const ARIZONA_SPK_OVERHEAT_WARN_EINT1: c_uint = 0x8000  /* SPK_OVERHEAT_WARN_EINT1 */;
pub const ARIZONA_SPK_OVERHEAT_WARN_EINT1_MASK: c_uint = 0x8000  /* SPK_OVERHEAD_WARN_EINT1 */;

pub const ARIZONA_SPK_OVERHEAT_EINT1: c_uint = 0x4000  /* SPK_OVERHEAT_EINT1 */;
pub const ARIZONA_SPK_OVERHEAT_EINT1_MASK: c_uint = 0x4000  /* SPK_OVERHEAT_EINT1 */;

pub const ARIZONA_HPDET_EINT1: c_uint = 0x2000  /* HPDET_EINT1 */;
pub const ARIZONA_HPDET_EINT1_MASK: c_uint = 0x2000  /* HPDET_EINT1 */;

pub const ARIZONA_MICDET_EINT1: c_uint = 0x1000  /* MICDET_EINT1 */;
pub const ARIZONA_MICDET_EINT1_MASK: c_uint = 0x1000  /* MICDET_EINT1 */;

pub const ARIZONA_WSEQ_DONE_EINT1: c_uint = 0x0800  /* WSEQ_DONE_EINT1 */;
pub const ARIZONA_WSEQ_DONE_EINT1_MASK: c_uint = 0x0800  /* WSEQ_DONE_EINT1 */;

pub const ARIZONA_DRC2_SIG_DET_EINT1: c_uint = 0x0400  /* DRC2_SIG_DET_EINT1 */;
pub const ARIZONA_DRC2_SIG_DET_EINT1_MASK: c_uint = 0x0400  /* DRC2_SIG_DET_EINT1 */;

pub const ARIZONA_DRC1_SIG_DET_EINT1: c_uint = 0x0200  /* DRC1_SIG_DET_EINT1 */;
pub const ARIZONA_DRC1_SIG_DET_EINT1_MASK: c_uint = 0x0200  /* DRC1_SIG_DET_EINT1 */;

pub const ARIZONA_ASRC2_LOCK_EINT1: c_uint = 0x0100  /* ASRC2_LOCK_EINT1 */;
pub const ARIZONA_ASRC2_LOCK_EINT1_MASK: c_uint = 0x0100  /* ASRC2_LOCK_EINT1 */;

pub const ARIZONA_ASRC1_LOCK_EINT1: c_uint = 0x0080  /* ASRC1_LOCK_EINT1 */;
pub const ARIZONA_ASRC1_LOCK_EINT1_MASK: c_uint = 0x0080  /* ASRC1_LOCK_EINT1 */;

pub const ARIZONA_UNDERCLOCKED_EINT1: c_uint = 0x0040  /* UNDERCLOCKED_EINT1 */;
pub const ARIZONA_UNDERCLOCKED_EINT1_MASK: c_uint = 0x0040  /* UNDERCLOCKED_EINT1 */;

pub const ARIZONA_OVERCLOCKED_EINT1: c_uint = 0x0020  /* OVERCLOCKED_EINT1 */;
pub const ARIZONA_OVERCLOCKED_EINT1_MASK: c_uint = 0x0020  /* OVERCLOCKED_EINT1 */;

pub const ARIZONA_FLL2_LOCK_EINT1: c_uint = 0x0008  /* FLL2_LOCK_EINT1 */;
pub const ARIZONA_FLL2_LOCK_EINT1_MASK: c_uint = 0x0008  /* FLL2_LOCK_EINT1 */;

pub const ARIZONA_FLL1_LOCK_EINT1: c_uint = 0x0004  /* FLL1_LOCK_EINT1 */;
pub const ARIZONA_FLL1_LOCK_EINT1_MASK: c_uint = 0x0004  /* FLL1_LOCK_EINT1 */;

pub const ARIZONA_CLKGEN_ERR_EINT1: c_uint = 0x0002  /* CLKGEN_ERR_EINT1 */;
pub const ARIZONA_CLKGEN_ERR_EINT1_MASK: c_uint = 0x0002  /* CLKGEN_ERR_EINT1 */;

pub const ARIZONA_CLKGEN_ERR_ASYNC_EINT1: c_uint = 0x0001  /* CLKGEN_ERR_ASYNC_EINT1 */;
pub const ARIZONA_CLKGEN_ERR_ASYNC_EINT1_MASK: c_uint = 0x0001  /* CLKGEN_ERR_ASYNC_EINT1 */;

//
// R3331 (0xD03) - Interrupt Status 4
//
pub const ARIZONA_ASRC_CFG_ERR_EINT1: c_uint = 0x8000  /* ASRC_CFG_ERR_EINT1 */;
pub const ARIZONA_ASRC_CFG_ERR_EINT1_MASK: c_uint = 0x8000  /* ASRC_CFG_ERR_EINT1 */;

pub const ARIZONA_AIF3_ERR_EINT1: c_uint = 0x4000  /* AIF3_ERR_EINT1 */;
pub const ARIZONA_AIF3_ERR_EINT1_MASK: c_uint = 0x4000  /* AIF3_ERR_EINT1 */;

pub const ARIZONA_AIF2_ERR_EINT1: c_uint = 0x2000  /* AIF2_ERR_EINT1 */;
pub const ARIZONA_AIF2_ERR_EINT1_MASK: c_uint = 0x2000  /* AIF2_ERR_EINT1 */;

pub const ARIZONA_AIF1_ERR_EINT1: c_uint = 0x1000  /* AIF1_ERR_EINT1 */;
pub const ARIZONA_AIF1_ERR_EINT1_MASK: c_uint = 0x1000  /* AIF1_ERR_EINT1 */;

pub const ARIZONA_CTRLIF_ERR_EINT1: c_uint = 0x0800  /* CTRLIF_ERR_EINT1 */;
pub const ARIZONA_CTRLIF_ERR_EINT1_MASK: c_uint = 0x0800  /* CTRLIF_ERR_EINT1 */;

pub const ARIZONA_MIXER_DROPPED_SAMPLE_EINT1: c_uint = 0x0400  /* MIXER_DROPPED_SAMPLE_EINT1 */;
pub const ARIZONA_MIXER_DROPPED_SAMPLE_EINT1_MASK: c_uint = 0x0400  /* MIXER_DROPPED_SAMPLE_EINT1 */;

pub const ARIZONA_ASYNC_CLK_ENA_LOW_EINT1: c_uint = 0x0200  /* ASYNC_CLK_ENA_LOW_EINT1 */;
pub const ARIZONA_ASYNC_CLK_ENA_LOW_EINT1_MASK: c_uint = 0x0200  /* ASYNC_CLK_ENA_LOW_EINT1 */;

pub const ARIZONA_SYSCLK_ENA_LOW_EINT1: c_uint = 0x0100  /* SYSCLK_ENA_LOW_EINT1 */;
pub const ARIZONA_SYSCLK_ENA_LOW_EINT1_MASK: c_uint = 0x0100  /* SYSCLK_ENA_LOW_EINT1 */;

pub const ARIZONA_ISRC1_CFG_ERR_EINT1: c_uint = 0x0080  /* ISRC1_CFG_ERR_EINT1 */;
pub const ARIZONA_ISRC1_CFG_ERR_EINT1_MASK: c_uint = 0x0080  /* ISRC1_CFG_ERR_EINT1 */;

pub const ARIZONA_ISRC2_CFG_ERR_EINT1: c_uint = 0x0040  /* ISRC2_CFG_ERR_EINT1 */;
pub const ARIZONA_ISRC2_CFG_ERR_EINT1_MASK: c_uint = 0x0040  /* ISRC2_CFG_ERR_EINT1 */;

pub const ARIZONA_HP3R_DONE_EINT1: c_uint = 0x0020  /* HP3R_DONE_EINT1 */;
pub const ARIZONA_HP3R_DONE_EINT1_MASK: c_uint = 0x0020  /* HP3R_DONE_EINT1 */;

pub const ARIZONA_HP3L_DONE_EINT1: c_uint = 0x0010  /* HP3L_DONE_EINT1 */;
pub const ARIZONA_HP3L_DONE_EINT1_MASK: c_uint = 0x0010  /* HP3L_DONE_EINT1 */;

pub const ARIZONA_HP2R_DONE_EINT1: c_uint = 0x0008  /* HP2R_DONE_EINT1 */;
pub const ARIZONA_HP2R_DONE_EINT1_MASK: c_uint = 0x0008  /* HP2R_DONE_EINT1 */;

pub const ARIZONA_HP2L_DONE_EINT1: c_uint = 0x0004  /* HP2L_DONE_EINT1 */;
pub const ARIZONA_HP2L_DONE_EINT1_MASK: c_uint = 0x0004  /* HP2L_DONE_EINT1 */;

pub const ARIZONA_HP1R_DONE_EINT1: c_uint = 0x0002  /* HP1R_DONE_EINT1 */;
pub const ARIZONA_HP1R_DONE_EINT1_MASK: c_uint = 0x0002  /* HP1R_DONE_EINT1 */;

pub const ARIZONA_HP1L_DONE_EINT1: c_uint = 0x0001  /* HP1L_DONE_EINT1 */;
pub const ARIZONA_HP1L_DONE_EINT1_MASK: c_uint = 0x0001  /* HP1L_DONE_EINT1 */;

//
// R3331 (0xD03) - Interrupt Status 4 (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_AIF3_ERR_EINT1: c_uint = 0x8000  /* AIF3_ERR_EINT1 */;
pub const ARIZONA_V2_AIF3_ERR_EINT1_MASK: c_uint = 0x8000  /* AIF3_ERR_EINT1 */;

pub const ARIZONA_V2_AIF2_ERR_EINT1: c_uint = 0x4000  /* AIF2_ERR_EINT1 */;
pub const ARIZONA_V2_AIF2_ERR_EINT1_MASK: c_uint = 0x4000  /* AIF2_ERR_EINT1 */;

pub const ARIZONA_V2_AIF1_ERR_EINT1: c_uint = 0x2000  /* AIF1_ERR_EINT1 */;
pub const ARIZONA_V2_AIF1_ERR_EINT1_MASK: c_uint = 0x2000  /* AIF1_ERR_EINT1 */;

pub const ARIZONA_V2_CTRLIF_ERR_EINT1: c_uint = 0x1000  /* CTRLIF_ERR_EINT1 */;
pub const ARIZONA_V2_CTRLIF_ERR_EINT1_MASK: c_uint = 0x1000  /* CTRLIF_ERR_EINT1 */;

pub const ARIZONA_V2_MIXER_DROPPED_SAMPLE_EINT1: c_uint = 0x0800  /* MIXER_DROPPED_SAMPLE_EINT1 */;
pub const ARIZONA_V2_MIXER_DROPPED_SAMPLE_EINT1_MASK: c_uint = 0x0800  /* MIXER_DROPPED_SAMPLE_EINT1 */;

pub const ARIZONA_V2_ASYNC_CLK_ENA_LOW_EINT1: c_uint = 0x0400  /* ASYNC_CLK_ENA_LOW_EINT1 */;
pub const ARIZONA_V2_ASYNC_CLK_ENA_LOW_EINT1_MASK: c_uint = 0x0400  /* ASYNC_CLK_ENA_LOW_EINT1 */;

pub const ARIZONA_V2_SYSCLK_ENA_LOW_EINT1: c_uint = 0x0200  /* SYSCLK_ENA_LOW_EINT1 */;
pub const ARIZONA_V2_SYSCLK_ENA_LOW_EINT1_MASK: c_uint = 0x0200  /* SYSCLK_ENA_LOW_EINT1 */;

pub const ARIZONA_V2_ISRC1_CFG_ERR_EINT1: c_uint = 0x0100  /* ISRC1_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_ISRC1_CFG_ERR_EINT1_MASK: c_uint = 0x0100  /* ISRC1_CFG_ERR_EINT1 */;

pub const ARIZONA_V2_ISRC2_CFG_ERR_EINT1: c_uint = 0x0080  /* ISRC2_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_ISRC2_CFG_ERR_EINT1_MASK: c_uint = 0x0080  /* ISRC2_CFG_ERR_EINT1 */;

pub const ARIZONA_V2_ISRC3_CFG_ERR_EINT1: c_uint = 0x0040  /* ISRC3_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_ISRC3_CFG_ERR_EINT1_MASK: c_uint = 0x0040  /* ISRC3_CFG_ERR_EINT1 */;

//
// R3332 (0xD04) - Interrupt Status 5
//
pub const ARIZONA_BOOT_DONE_EINT1: c_uint = 0x0100  /* BOOT_DONE_EINT1 */;
pub const ARIZONA_BOOT_DONE_EINT1_MASK: c_uint = 0x0100  /* BOOT_DONE_EINT1 */;

pub const ARIZONA_DCS_DAC_DONE_EINT1: c_uint = 0x0080  /* DCS_DAC_DONE_EINT1 */;
pub const ARIZONA_DCS_DAC_DONE_EINT1_MASK: c_uint = 0x0080  /* DCS_DAC_DONE_EINT1 */;

pub const ARIZONA_DCS_HP_DONE_EINT1: c_uint = 0x0040  /* DCS_HP_DONE_EINT1 */;
pub const ARIZONA_DCS_HP_DONE_EINT1_MASK: c_uint = 0x0040  /* DCS_HP_DONE_EINT1 */;

pub const ARIZONA_FLL2_CLOCK_OK_EINT1: c_uint = 0x0002  /* FLL2_CLOCK_OK_EINT1 */;
pub const ARIZONA_FLL2_CLOCK_OK_EINT1_MASK: c_uint = 0x0002  /* FLL2_CLOCK_OK_EINT1 */;

pub const ARIZONA_FLL1_CLOCK_OK_EINT1: c_uint = 0x0001  /* FLL1_CLOCK_OK_EINT1 */;
pub const ARIZONA_FLL1_CLOCK_OK_EINT1_MASK: c_uint = 0x0001  /* FLL1_CLOCK_OK_EINT1 */;

//
// R3332 (0xD05) - Interrupt Status 5 (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_ASRC_CFG_ERR_EINT1: c_uint = 0x0008  /* ASRC_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_ASRC_CFG_ERR_EINT1_MASK: c_uint = 0x0008  /* ASRC_CFG_ERR_EINT1 */;

//
// R3333 (0xD05) - Interrupt Status 6
//
pub const ARIZONA_DSP_SHARED_WR_COLL_EINT1: c_uint = 0x8000  /* DSP_SHARED_WR_COLL_EINT1 */;
pub const ARIZONA_DSP_SHARED_WR_COLL_EINT1_MASK: c_uint = 0x8000  /* DSP_SHARED_WR_COLL_EINT1 */;

pub const ARIZONA_SPK_SHUTDOWN_EINT1: c_uint = 0x4000  /* SPK_SHUTDOWN_EINT1 */;
pub const ARIZONA_SPK_SHUTDOWN_EINT1_MASK: c_uint = 0x4000  /* SPK_SHUTDOWN_EINT1 */;

pub const ARIZONA_SPK1R_SHORT_EINT1: c_uint = 0x2000  /* SPK1R_SHORT_EINT1 */;
pub const ARIZONA_SPK1R_SHORT_EINT1_MASK: c_uint = 0x2000  /* SPK1R_SHORT_EINT1 */;

pub const ARIZONA_SPK1L_SHORT_EINT1: c_uint = 0x1000  /* SPK1L_SHORT_EINT1 */;
pub const ARIZONA_SPK1L_SHORT_EINT1_MASK: c_uint = 0x1000  /* SPK1L_SHORT_EINT1 */;

pub const ARIZONA_HP3R_SC_NEG_EINT1: c_uint = 0x0800  /* HP3R_SC_NEG_EINT1 */;
pub const ARIZONA_HP3R_SC_NEG_EINT1_MASK: c_uint = 0x0800  /* HP3R_SC_NEG_EINT1 */;

pub const ARIZONA_HP3R_SC_POS_EINT1: c_uint = 0x0400  /* HP3R_SC_POS_EINT1 */;
pub const ARIZONA_HP3R_SC_POS_EINT1_MASK: c_uint = 0x0400  /* HP3R_SC_POS_EINT1 */;

pub const ARIZONA_HP3L_SC_NEG_EINT1: c_uint = 0x0200  /* HP3L_SC_NEG_EINT1 */;
pub const ARIZONA_HP3L_SC_NEG_EINT1_MASK: c_uint = 0x0200  /* HP3L_SC_NEG_EINT1 */;

pub const ARIZONA_HP3L_SC_POS_EINT1: c_uint = 0x0100  /* HP3L_SC_POS_EINT1 */;
pub const ARIZONA_HP3L_SC_POS_EINT1_MASK: c_uint = 0x0100  /* HP3L_SC_POS_EINT1 */;

pub const ARIZONA_HP2R_SC_NEG_EINT1: c_uint = 0x0080  /* HP2R_SC_NEG_EINT1 */;
pub const ARIZONA_HP2R_SC_NEG_EINT1_MASK: c_uint = 0x0080  /* HP2R_SC_NEG_EINT1 */;

pub const ARIZONA_HP2R_SC_POS_EINT1: c_uint = 0x0040  /* HP2R_SC_POS_EINT1 */;
pub const ARIZONA_HP2R_SC_POS_EINT1_MASK: c_uint = 0x0040  /* HP2R_SC_POS_EINT1 */;

pub const ARIZONA_HP2L_SC_NEG_EINT1: c_uint = 0x0020  /* HP2L_SC_NEG_EINT1 */;
pub const ARIZONA_HP2L_SC_NEG_EINT1_MASK: c_uint = 0x0020  /* HP2L_SC_NEG_EINT1 */;

pub const ARIZONA_HP2L_SC_POS_EINT1: c_uint = 0x0010  /* HP2L_SC_POS_EINT1 */;
pub const ARIZONA_HP2L_SC_POS_EINT1_MASK: c_uint = 0x0010  /* HP2L_SC_POS_EINT1 */;

pub const ARIZONA_HP1R_SC_NEG_EINT1: c_uint = 0x0008  /* HP1R_SC_NEG_EINT1 */;
pub const ARIZONA_HP1R_SC_NEG_EINT1_MASK: c_uint = 0x0008  /* HP1R_SC_NEG_EINT1 */;

pub const ARIZONA_HP1R_SC_POS_EINT1: c_uint = 0x0004  /* HP1R_SC_POS_EINT1 */;
pub const ARIZONA_HP1R_SC_POS_EINT1_MASK: c_uint = 0x0004  /* HP1R_SC_POS_EINT1 */;

pub const ARIZONA_HP1L_SC_NEG_EINT1: c_uint = 0x0002  /* HP1L_SC_NEG_EINT1 */;
pub const ARIZONA_HP1L_SC_NEG_EINT1_MASK: c_uint = 0x0002  /* HP1L_SC_NEG_EINT1 */;

pub const ARIZONA_HP1L_SC_POS_EINT1: c_uint = 0x0001  /* HP1L_SC_POS_EINT1 */;
pub const ARIZONA_HP1L_SC_POS_EINT1_MASK: c_uint = 0x0001  /* HP1L_SC_POS_EINT1 */;

//
// R3336 (0xD08) - Interrupt Status 1 Mask
//
pub const ARIZONA_IM_GP4_EINT1: c_uint = 0x0008  /* IM_GP4_EINT1 */;
pub const ARIZONA_IM_GP4_EINT1_MASK: c_uint = 0x0008  /* IM_GP4_EINT1 */;

pub const ARIZONA_IM_GP3_EINT1: c_uint = 0x0004  /* IM_GP3_EINT1 */;
pub const ARIZONA_IM_GP3_EINT1_MASK: c_uint = 0x0004  /* IM_GP3_EINT1 */;

pub const ARIZONA_IM_GP2_EINT1: c_uint = 0x0002  /* IM_GP2_EINT1 */;
pub const ARIZONA_IM_GP2_EINT1_MASK: c_uint = 0x0002  /* IM_GP2_EINT1 */;

pub const ARIZONA_IM_GP1_EINT1: c_uint = 0x0001  /* IM_GP1_EINT1 */;
pub const ARIZONA_IM_GP1_EINT1_MASK: c_uint = 0x0001  /* IM_GP1_EINT1 */;

//
// R3337 (0xD09) - Interrupt Status 2 Mask
//
pub const ARIZONA_IM_DSP1_RAM_RDY_EINT1: c_uint = 0x0100  /* IM_DSP1_RAM_RDY_EINT1 */;
pub const ARIZONA_IM_DSP1_RAM_RDY_EINT1_MASK: c_uint = 0x0100  /* IM_DSP1_RAM_RDY_EINT1 */;

pub const ARIZONA_IM_DSP_IRQ2_EINT1: c_uint = 0x0002  /* IM_DSP_IRQ2_EINT1 */;
pub const ARIZONA_IM_DSP_IRQ2_EINT1_MASK: c_uint = 0x0002  /* IM_DSP_IRQ2_EINT1 */;

pub const ARIZONA_IM_DSP_IRQ1_EINT1: c_uint = 0x0001  /* IM_DSP_IRQ1_EINT1 */;
pub const ARIZONA_IM_DSP_IRQ1_EINT1_MASK: c_uint = 0x0001  /* IM_DSP_IRQ1_EINT1 */;

//
// R3338 (0xD0A) - Interrupt Status 3 Mask
//
pub const ARIZONA_IM_SPK_OVERHEAT_WARN_EINT1: c_uint = 0x8000  /* IM_SPK_OVERHEAT_WARN_EINT1 */;
pub const ARIZONA_IM_SPK_OVERHEAT_WARN_EINT1_MASK: c_uint = 0x8000  /* IM_SPK_OVERHEAT_WARN_EINT1 */;

pub const ARIZONA_IM_SPK_OVERHEAT_EINT1: c_uint = 0x4000  /* IM_SPK_OVERHEAT_EINT1 */;
pub const ARIZONA_IM_SPK_OVERHEAT_EINT1_MASK: c_uint = 0x4000  /* IM_SPK_OVERHEAT_EINT1 */;

pub const ARIZONA_IM_HPDET_EINT1: c_uint = 0x2000  /* IM_HPDET_EINT1 */;
pub const ARIZONA_IM_HPDET_EINT1_MASK: c_uint = 0x2000  /* IM_HPDET_EINT1 */;

pub const ARIZONA_IM_MICDET_EINT1: c_uint = 0x1000  /* IM_MICDET_EINT1 */;
pub const ARIZONA_IM_MICDET_EINT1_MASK: c_uint = 0x1000  /* IM_MICDET_EINT1 */;

pub const ARIZONA_IM_WSEQ_DONE_EINT1: c_uint = 0x0800  /* IM_WSEQ_DONE_EINT1 */;
pub const ARIZONA_IM_WSEQ_DONE_EINT1_MASK: c_uint = 0x0800  /* IM_WSEQ_DONE_EINT1 */;

pub const ARIZONA_IM_DRC2_SIG_DET_EINT1: c_uint = 0x0400  /* IM_DRC2_SIG_DET_EINT1 */;
pub const ARIZONA_IM_DRC2_SIG_DET_EINT1_MASK: c_uint = 0x0400  /* IM_DRC2_SIG_DET_EINT1 */;

pub const ARIZONA_IM_DRC1_SIG_DET_EINT1: c_uint = 0x0200  /* IM_DRC1_SIG_DET_EINT1 */;
pub const ARIZONA_IM_DRC1_SIG_DET_EINT1_MASK: c_uint = 0x0200  /* IM_DRC1_SIG_DET_EINT1 */;

pub const ARIZONA_IM_ASRC2_LOCK_EINT1: c_uint = 0x0100  /* IM_ASRC2_LOCK_EINT1 */;
pub const ARIZONA_IM_ASRC2_LOCK_EINT1_MASK: c_uint = 0x0100  /* IM_ASRC2_LOCK_EINT1 */;

pub const ARIZONA_IM_ASRC1_LOCK_EINT1: c_uint = 0x0080  /* IM_ASRC1_LOCK_EINT1 */;
pub const ARIZONA_IM_ASRC1_LOCK_EINT1_MASK: c_uint = 0x0080  /* IM_ASRC1_LOCK_EINT1 */;

pub const ARIZONA_IM_UNDERCLOCKED_EINT1: c_uint = 0x0040  /* IM_UNDERCLOCKED_EINT1 */;
pub const ARIZONA_IM_UNDERCLOCKED_EINT1_MASK: c_uint = 0x0040  /* IM_UNDERCLOCKED_EINT1 */;

pub const ARIZONA_IM_OVERCLOCKED_EINT1: c_uint = 0x0020  /* IM_OVERCLOCKED_EINT1 */;
pub const ARIZONA_IM_OVERCLOCKED_EINT1_MASK: c_uint = 0x0020  /* IM_OVERCLOCKED_EINT1 */;

pub const ARIZONA_IM_FLL2_LOCK_EINT1: c_uint = 0x0008  /* IM_FLL2_LOCK_EINT1 */;
pub const ARIZONA_IM_FLL2_LOCK_EINT1_MASK: c_uint = 0x0008  /* IM_FLL2_LOCK_EINT1 */;

pub const ARIZONA_IM_FLL1_LOCK_EINT1: c_uint = 0x0004  /* IM_FLL1_LOCK_EINT1 */;
pub const ARIZONA_IM_FLL1_LOCK_EINT1_MASK: c_uint = 0x0004  /* IM_FLL1_LOCK_EINT1 */;

pub const ARIZONA_IM_CLKGEN_ERR_EINT1: c_uint = 0x0002  /* IM_CLKGEN_ERR_EINT1 */;
pub const ARIZONA_IM_CLKGEN_ERR_EINT1_MASK: c_uint = 0x0002  /* IM_CLKGEN_ERR_EINT1 */;

pub const ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1: c_uint = 0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT1 */;
pub const ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT1_MASK: c_uint = 0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT1 */;

//
// R3339 (0xD0B) - Interrupt Status 4 Mask
//
pub const ARIZONA_IM_ASRC_CFG_ERR_EINT1: c_uint = 0x8000  /* IM_ASRC_CFG_ERR_EINT1 */;
pub const ARIZONA_IM_ASRC_CFG_ERR_EINT1_MASK: c_uint = 0x8000  /* IM_ASRC_CFG_ERR_EINT1 */;

pub const ARIZONA_IM_AIF3_ERR_EINT1: c_uint = 0x4000  /* IM_AIF3_ERR_EINT1 */;
pub const ARIZONA_IM_AIF3_ERR_EINT1_MASK: c_uint = 0x4000  /* IM_AIF3_ERR_EINT1 */;

pub const ARIZONA_IM_AIF2_ERR_EINT1: c_uint = 0x2000  /* IM_AIF2_ERR_EINT1 */;
pub const ARIZONA_IM_AIF2_ERR_EINT1_MASK: c_uint = 0x2000  /* IM_AIF2_ERR_EINT1 */;

pub const ARIZONA_IM_AIF1_ERR_EINT1: c_uint = 0x1000  /* IM_AIF1_ERR_EINT1 */;
pub const ARIZONA_IM_AIF1_ERR_EINT1_MASK: c_uint = 0x1000  /* IM_AIF1_ERR_EINT1 */;

pub const ARIZONA_IM_CTRLIF_ERR_EINT1: c_uint = 0x0800  /* IM_CTRLIF_ERR_EINT1 */;
pub const ARIZONA_IM_CTRLIF_ERR_EINT1_MASK: c_uint = 0x0800  /* IM_CTRLIF_ERR_EINT1 */;

pub const ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1: c_uint = 0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */;
pub const ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT1_MASK: c_uint = 0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */;

pub const ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1: c_uint = 0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */;
pub const ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT1_MASK: c_uint = 0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */;

pub const ARIZONA_IM_SYSCLK_ENA_LOW_EINT1: c_uint = 0x0100  /* IM_SYSCLK_ENA_LOW_EINT1 */;
pub const ARIZONA_IM_SYSCLK_ENA_LOW_EINT1_MASK: c_uint = 0x0100  /* IM_SYSCLK_ENA_LOW_EINT1 */;

pub const ARIZONA_IM_ISRC1_CFG_ERR_EINT1: c_uint = 0x0080  /* IM_ISRC1_CFG_ERR_EINT1 */;
pub const ARIZONA_IM_ISRC1_CFG_ERR_EINT1_MASK: c_uint = 0x0080  /* IM_ISRC1_CFG_ERR_EINT1 */;

pub const ARIZONA_IM_ISRC2_CFG_ERR_EINT1: c_uint = 0x0040  /* IM_ISRC2_CFG_ERR_EINT1 */;
pub const ARIZONA_IM_ISRC2_CFG_ERR_EINT1_MASK: c_uint = 0x0040  /* IM_ISRC2_CFG_ERR_EINT1 */;

pub const ARIZONA_IM_HP3R_DONE_EINT1: c_uint = 0x0020  /* IM_HP3R_DONE_EINT1 */;
pub const ARIZONA_IM_HP3R_DONE_EINT1_MASK: c_uint = 0x0020  /* IM_HP3R_DONE_EINT1 */;

pub const ARIZONA_IM_HP3L_DONE_EINT1: c_uint = 0x0010  /* IM_HP3L_DONE_EINT1 */;
pub const ARIZONA_IM_HP3L_DONE_EINT1_MASK: c_uint = 0x0010  /* IM_HP3L_DONE_EINT1 */;

pub const ARIZONA_IM_HP2R_DONE_EINT1: c_uint = 0x0008  /* IM_HP2R_DONE_EINT1 */;
pub const ARIZONA_IM_HP2R_DONE_EINT1_MASK: c_uint = 0x0008  /* IM_HP2R_DONE_EINT1 */;

pub const ARIZONA_IM_HP2L_DONE_EINT1: c_uint = 0x0004  /* IM_HP2L_DONE_EINT1 */;
pub const ARIZONA_IM_HP2L_DONE_EINT1_MASK: c_uint = 0x0004  /* IM_HP2L_DONE_EINT1 */;

pub const ARIZONA_IM_HP1R_DONE_EINT1: c_uint = 0x0002  /* IM_HP1R_DONE_EINT1 */;
pub const ARIZONA_IM_HP1R_DONE_EINT1_MASK: c_uint = 0x0002  /* IM_HP1R_DONE_EINT1 */;

pub const ARIZONA_IM_HP1L_DONE_EINT1: c_uint = 0x0001  /* IM_HP1L_DONE_EINT1 */;
pub const ARIZONA_IM_HP1L_DONE_EINT1_MASK: c_uint = 0x0001  /* IM_HP1L_DONE_EINT1 */;

//
// R3339 (0xD0B) - Interrupt Status 4 Mask (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_IM_AIF3_ERR_EINT1: c_uint = 0x8000  /* IM_AIF3_ERR_EINT1 */;
pub const ARIZONA_V2_IM_AIF3_ERR_EINT1_MASK: c_uint = 0x8000  /* IM_AIF3_ERR_EINT1 */;

pub const ARIZONA_V2_IM_AIF2_ERR_EINT1: c_uint = 0x4000  /* IM_AIF2_ERR_EINT1 */;
pub const ARIZONA_V2_IM_AIF2_ERR_EINT1_MASK: c_uint = 0x4000  /* IM_AIF2_ERR_EINT1 */;

pub const ARIZONA_V2_IM_AIF1_ERR_EINT1: c_uint = 0x2000  /* IM_AIF1_ERR_EINT1 */;
pub const ARIZONA_V2_IM_AIF1_ERR_EINT1_MASK: c_uint = 0x2000  /* IM_AIF1_ERR_EINT1 */;

pub const ARIZONA_V2_IM_CTRLIF_ERR_EINT1: c_uint = 0x1000  /* IM_CTRLIF_ERR_EINT1 */;
pub const ARIZONA_V2_IM_CTRLIF_ERR_EINT1_MASK: c_uint = 0x1000  /* IM_CTRLIF_ERR_EINT1 */;

pub const ARIZONA_V2_IM_MIXER_DROPPED_SAMPLE_EINT1: c_uint = 0x0800  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */;
pub const ARIZONA_V2_IM_MIXER_DROPPED_SAMPLE_EINT1_MASK: c_uint = 0x0800  /* IM_MIXER_DROPPED_SAMPLE_EINT1 */;

pub const ARIZONA_V2_IM_ASYNC_CLK_ENA_LOW_EINT1: c_uint = 0x0400  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */;
pub const ARIZONA_V2_IM_ASYNC_CLK_ENA_LOW_EINT1_MASK: c_uint = 0x0400  /* IM_ASYNC_CLK_ENA_LOW_EINT1 */;

pub const ARIZONA_V2_IM_SYSCLK_ENA_LOW_EINT1: c_uint = 0x0200  /* IM_SYSCLK_ENA_LOW_EINT1 */;
pub const ARIZONA_V2_IM_SYSCLK_ENA_LOW_EINT1_MASK: c_uint = 0x0200  /* IM_SYSCLK_ENA_LOW_EINT1 */;

pub const ARIZONA_V2_IM_ISRC1_CFG_ERR_EINT1: c_uint = 0x0100  /* IM_ISRC1_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_IM_ISRC1_CFG_ERR_EINT1_MASK: c_uint = 0x0100  /* IM_ISRC1_CFG_ERR_EINT1 */;

pub const ARIZONA_V2_IM_ISRC2_CFG_ERR_EINT1: c_uint = 0x0080  /* IM_ISRC2_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_IM_ISRC2_CFG_ERR_EINT1_MASK: c_uint = 0x0080  /* IM_ISRC2_CFG_ERR_EINT1 */;

pub const ARIZONA_V2_IM_ISRC3_CFG_ERR_EINT1: c_uint = 0x0040  /* IM_ISRC3_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_IM_ISRC3_CFG_ERR_EINT1_MASK: c_uint = 0x0040  /* IM_ISRC3_CFG_ERR_EINT1 */;

//
// R3340 (0xD0C) - Interrupt Status 5 Mask
//
pub const ARIZONA_IM_BOOT_DONE_EINT1: c_uint = 0x0100  /* IM_BOOT_DONE_EINT1 */;
pub const ARIZONA_IM_BOOT_DONE_EINT1_MASK: c_uint = 0x0100  /* IM_BOOT_DONE_EINT1 */;

pub const ARIZONA_IM_DCS_DAC_DONE_EINT1: c_uint = 0x0080  /* IM_DCS_DAC_DONE_EINT1 */;
pub const ARIZONA_IM_DCS_DAC_DONE_EINT1_MASK: c_uint = 0x0080  /* IM_DCS_DAC_DONE_EINT1 */;

pub const ARIZONA_IM_DCS_HP_DONE_EINT1: c_uint = 0x0040  /* IM_DCS_HP_DONE_EINT1 */;
pub const ARIZONA_IM_DCS_HP_DONE_EINT1_MASK: c_uint = 0x0040  /* IM_DCS_HP_DONE_EINT1 */;

pub const ARIZONA_IM_FLL2_CLOCK_OK_EINT1: c_uint = 0x0002  /* IM_FLL2_CLOCK_OK_EINT1 */;
pub const ARIZONA_IM_FLL2_CLOCK_OK_EINT1_MASK: c_uint = 0x0002  /* IM_FLL2_CLOCK_OK_EINT1 */;

pub const ARIZONA_IM_FLL1_CLOCK_OK_EINT1: c_uint = 0x0001  /* IM_FLL1_CLOCK_OK_EINT1 */;
pub const ARIZONA_IM_FLL1_CLOCK_OK_EINT1_MASK: c_uint = 0x0001  /* IM_FLL1_CLOCK_OK_EINT1 */;

//
// R3340 (0xD0C) - Interrupt Status 5 Mask (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_IM_ASRC_CFG_ERR_EINT1: c_uint = 0x0008  /* IM_ASRC_CFG_ERR_EINT1 */;
pub const ARIZONA_V2_IM_ASRC_CFG_ERR_EINT1_MASK: c_uint = 0x0008  /* IM_ASRC_CFG_ERR_EINT1 */;

//
// R3341 (0xD0D) - Interrupt Status 6 Mask
//
pub const ARIZONA_IM_DSP_SHARED_WR_COLL_EINT1: c_uint = 0x8000  /* IM_DSP_SHARED_WR_COLL_EINT1 */;
pub const ARIZONA_IM_DSP_SHARED_WR_COLL_EINT1_MASK: c_uint = 0x8000  /* IM_DSP_SHARED_WR_COLL_EINT1 */;

pub const ARIZONA_IM_SPK_SHUTDOWN_EINT1: c_uint = 0x4000  /* IM_SPK_SHUTDOWN_EINT1 */;
pub const ARIZONA_IM_SPK_SHUTDOWN_EINT1_MASK: c_uint = 0x4000  /* IM_SPK_SHUTDOWN_EINT1 */;

pub const ARIZONA_IM_SPK1R_SHORT_EINT1: c_uint = 0x2000  /* IM_SPK1R_SHORT_EINT1 */;
pub const ARIZONA_IM_SPK1R_SHORT_EINT1_MASK: c_uint = 0x2000  /* IM_SPK1R_SHORT_EINT1 */;

pub const ARIZONA_IM_SPK1L_SHORT_EINT1: c_uint = 0x1000  /* IM_SPK1L_SHORT_EINT1 */;
pub const ARIZONA_IM_SPK1L_SHORT_EINT1_MASK: c_uint = 0x1000  /* IM_SPK1L_SHORT_EINT1 */;

pub const ARIZONA_IM_HP3R_SC_NEG_EINT1: c_uint = 0x0800  /* IM_HP3R_SC_NEG_EINT1 */;
pub const ARIZONA_IM_HP3R_SC_NEG_EINT1_MASK: c_uint = 0x0800  /* IM_HP3R_SC_NEG_EINT1 */;

pub const ARIZONA_IM_HP3R_SC_POS_EINT1: c_uint = 0x0400  /* IM_HP3R_SC_POS_EINT1 */;
pub const ARIZONA_IM_HP3R_SC_POS_EINT1_MASK: c_uint = 0x0400  /* IM_HP3R_SC_POS_EINT1 */;

pub const ARIZONA_IM_HP3L_SC_NEG_EINT1: c_uint = 0x0200  /* IM_HP3L_SC_NEG_EINT1 */;
pub const ARIZONA_IM_HP3L_SC_NEG_EINT1_MASK: c_uint = 0x0200  /* IM_HP3L_SC_NEG_EINT1 */;

pub const ARIZONA_IM_HP3L_SC_POS_EINT1: c_uint = 0x0100  /* IM_HP3L_SC_POS_EINT1 */;
pub const ARIZONA_IM_HP3L_SC_POS_EINT1_MASK: c_uint = 0x0100  /* IM_HP3L_SC_POS_EINT1 */;

pub const ARIZONA_IM_HP2R_SC_NEG_EINT1: c_uint = 0x0080  /* IM_HP2R_SC_NEG_EINT1 */;
pub const ARIZONA_IM_HP2R_SC_NEG_EINT1_MASK: c_uint = 0x0080  /* IM_HP2R_SC_NEG_EINT1 */;

pub const ARIZONA_IM_HP2R_SC_POS_EINT1: c_uint = 0x0040  /* IM_HP2R_SC_POS_EINT1 */;
pub const ARIZONA_IM_HP2R_SC_POS_EINT1_MASK: c_uint = 0x0040  /* IM_HP2R_SC_POS_EINT1 */;

pub const ARIZONA_IM_HP2L_SC_NEG_EINT1: c_uint = 0x0020  /* IM_HP2L_SC_NEG_EINT1 */;
pub const ARIZONA_IM_HP2L_SC_NEG_EINT1_MASK: c_uint = 0x0020  /* IM_HP2L_SC_NEG_EINT1 */;

pub const ARIZONA_IM_HP2L_SC_POS_EINT1: c_uint = 0x0010  /* IM_HP2L_SC_POS_EINT1 */;
pub const ARIZONA_IM_HP2L_SC_POS_EINT1_MASK: c_uint = 0x0010  /* IM_HP2L_SC_POS_EINT1 */;

pub const ARIZONA_IM_HP1R_SC_NEG_EINT1: c_uint = 0x0008  /* IM_HP1R_SC_NEG_EINT1 */;
pub const ARIZONA_IM_HP1R_SC_NEG_EINT1_MASK: c_uint = 0x0008  /* IM_HP1R_SC_NEG_EINT1 */;

pub const ARIZONA_IM_HP1R_SC_POS_EINT1: c_uint = 0x0004  /* IM_HP1R_SC_POS_EINT1 */;
pub const ARIZONA_IM_HP1R_SC_POS_EINT1_MASK: c_uint = 0x0004  /* IM_HP1R_SC_POS_EINT1 */;

pub const ARIZONA_IM_HP1L_SC_NEG_EINT1: c_uint = 0x0002  /* IM_HP1L_SC_NEG_EINT1 */;
pub const ARIZONA_IM_HP1L_SC_NEG_EINT1_MASK: c_uint = 0x0002  /* IM_HP1L_SC_NEG_EINT1 */;

pub const ARIZONA_IM_HP1L_SC_POS_EINT1: c_uint = 0x0001  /* IM_HP1L_SC_POS_EINT1 */;
pub const ARIZONA_IM_HP1L_SC_POS_EINT1_MASK: c_uint = 0x0001  /* IM_HP1L_SC_POS_EINT1 */;

//
// R3343 (0xD0F) - Interrupt Control
//
pub const ARIZONA_IM_IRQ1: c_uint = 0x0001  /* IM_IRQ1 */;
pub const ARIZONA_IM_IRQ1_MASK: c_uint = 0x0001  /* IM_IRQ1 */;

//
// R3344 (0xD10) - IRQ2 Status 1
//
pub const ARIZONA_GP4_EINT2: c_uint = 0x0008  /* GP4_EINT2 */;
pub const ARIZONA_GP4_EINT2_MASK: c_uint = 0x0008  /* GP4_EINT2 */;

pub const ARIZONA_GP3_EINT2: c_uint = 0x0004  /* GP3_EINT2 */;
pub const ARIZONA_GP3_EINT2_MASK: c_uint = 0x0004  /* GP3_EINT2 */;

pub const ARIZONA_GP2_EINT2: c_uint = 0x0002  /* GP2_EINT2 */;
pub const ARIZONA_GP2_EINT2_MASK: c_uint = 0x0002  /* GP2_EINT2 */;

pub const ARIZONA_GP1_EINT2: c_uint = 0x0001  /* GP1_EINT2 */;
pub const ARIZONA_GP1_EINT2_MASK: c_uint = 0x0001  /* GP1_EINT2 */;

//
// R3345 (0xD11) - IRQ2 Status 2
//
pub const ARIZONA_DSP1_RAM_RDY_EINT2: c_uint = 0x0100  /* DSP1_RAM_RDY_EINT2 */;
pub const ARIZONA_DSP1_RAM_RDY_EINT2_MASK: c_uint = 0x0100  /* DSP1_RAM_RDY_EINT2 */;

pub const ARIZONA_DSP_IRQ2_EINT2: c_uint = 0x0002  /* DSP_IRQ2_EINT2 */;
pub const ARIZONA_DSP_IRQ2_EINT2_MASK: c_uint = 0x0002  /* DSP_IRQ2_EINT2 */;

pub const ARIZONA_DSP_IRQ1_EINT2: c_uint = 0x0001  /* DSP_IRQ1_EINT2 */;
pub const ARIZONA_DSP_IRQ1_EINT2_MASK: c_uint = 0x0001  /* DSP_IRQ1_EINT2 */;

//
// R3346 (0xD12) - IRQ2 Status 3
//
pub const ARIZONA_SPK_OVERHEAT_WARN_EINT2: c_uint = 0x8000  /* SPK_OVERHEAT_WARN_EINT2 */;
pub const ARIZONA_SPK_OVERHEAT_WARN_EINT2_MASK: c_uint = 0x8000  /* SPK_OVERHEAT_WARN_EINT2 */;

pub const ARIZONA_SPK_OVERHEAT_EINT2: c_uint = 0x4000  /* SPK_OVERHEAT_EINT2 */;
pub const ARIZONA_SPK_OVERHEAT_EINT2_MASK: c_uint = 0x4000  /* SPK_OVERHEAT_EINT2 */;

pub const ARIZONA_HPDET_EINT2: c_uint = 0x2000  /* HPDET_EINT2 */;
pub const ARIZONA_HPDET_EINT2_MASK: c_uint = 0x2000  /* HPDET_EINT2 */;

pub const ARIZONA_MICDET_EINT2: c_uint = 0x1000  /* MICDET_EINT2 */;
pub const ARIZONA_MICDET_EINT2_MASK: c_uint = 0x1000  /* MICDET_EINT2 */;

pub const ARIZONA_WSEQ_DONE_EINT2: c_uint = 0x0800  /* WSEQ_DONE_EINT2 */;
pub const ARIZONA_WSEQ_DONE_EINT2_MASK: c_uint = 0x0800  /* WSEQ_DONE_EINT2 */;

pub const ARIZONA_DRC2_SIG_DET_EINT2: c_uint = 0x0400  /* DRC2_SIG_DET_EINT2 */;
pub const ARIZONA_DRC2_SIG_DET_EINT2_MASK: c_uint = 0x0400  /* DRC2_SIG_DET_EINT2 */;

pub const ARIZONA_DRC1_SIG_DET_EINT2: c_uint = 0x0200  /* DRC1_SIG_DET_EINT2 */;
pub const ARIZONA_DRC1_SIG_DET_EINT2_MASK: c_uint = 0x0200  /* DRC1_SIG_DET_EINT2 */;

pub const ARIZONA_ASRC2_LOCK_EINT2: c_uint = 0x0100  /* ASRC2_LOCK_EINT2 */;
pub const ARIZONA_ASRC2_LOCK_EINT2_MASK: c_uint = 0x0100  /* ASRC2_LOCK_EINT2 */;

pub const ARIZONA_ASRC1_LOCK_EINT2: c_uint = 0x0080  /* ASRC1_LOCK_EINT2 */;
pub const ARIZONA_ASRC1_LOCK_EINT2_MASK: c_uint = 0x0080  /* ASRC1_LOCK_EINT2 */;

pub const ARIZONA_UNDERCLOCKED_EINT2: c_uint = 0x0040  /* UNDERCLOCKED_EINT2 */;
pub const ARIZONA_UNDERCLOCKED_EINT2_MASK: c_uint = 0x0040  /* UNDERCLOCKED_EINT2 */;

pub const ARIZONA_OVERCLOCKED_EINT2: c_uint = 0x0020  /* OVERCLOCKED_EINT2 */;
pub const ARIZONA_OVERCLOCKED_EINT2_MASK: c_uint = 0x0020  /* OVERCLOCKED_EINT2 */;

pub const ARIZONA_FLL2_LOCK_EINT2: c_uint = 0x0008  /* FLL2_LOCK_EINT2 */;
pub const ARIZONA_FLL2_LOCK_EINT2_MASK: c_uint = 0x0008  /* FLL2_LOCK_EINT2 */;

pub const ARIZONA_FLL1_LOCK_EINT2: c_uint = 0x0004  /* FLL1_LOCK_EINT2 */;
pub const ARIZONA_FLL1_LOCK_EINT2_MASK: c_uint = 0x0004  /* FLL1_LOCK_EINT2 */;

pub const ARIZONA_CLKGEN_ERR_EINT2: c_uint = 0x0002  /* CLKGEN_ERR_EINT2 */;
pub const ARIZONA_CLKGEN_ERR_EINT2_MASK: c_uint = 0x0002  /* CLKGEN_ERR_EINT2 */;

pub const ARIZONA_CLKGEN_ERR_ASYNC_EINT2: c_uint = 0x0001  /* CLKGEN_ERR_ASYNC_EINT2 */;
pub const ARIZONA_CLKGEN_ERR_ASYNC_EINT2_MASK: c_uint = 0x0001  /* CLKGEN_ERR_ASYNC_EINT2 */;

//
// R3347 (0xD13) - IRQ2 Status 4
//
pub const ARIZONA_ASRC_CFG_ERR_EINT2: c_uint = 0x8000  /* ASRC_CFG_ERR_EINT2 */;
pub const ARIZONA_ASRC_CFG_ERR_EINT2_MASK: c_uint = 0x8000  /* ASRC_CFG_ERR_EINT2 */;

pub const ARIZONA_AIF3_ERR_EINT2: c_uint = 0x4000  /* AIF3_ERR_EINT2 */;
pub const ARIZONA_AIF3_ERR_EINT2_MASK: c_uint = 0x4000  /* AIF3_ERR_EINT2 */;

pub const ARIZONA_AIF2_ERR_EINT2: c_uint = 0x2000  /* AIF2_ERR_EINT2 */;
pub const ARIZONA_AIF2_ERR_EINT2_MASK: c_uint = 0x2000  /* AIF2_ERR_EINT2 */;

pub const ARIZONA_AIF1_ERR_EINT2: c_uint = 0x1000  /* AIF1_ERR_EINT2 */;
pub const ARIZONA_AIF1_ERR_EINT2_MASK: c_uint = 0x1000  /* AIF1_ERR_EINT2 */;

pub const ARIZONA_CTRLIF_ERR_EINT2: c_uint = 0x0800  /* CTRLIF_ERR_EINT2 */;
pub const ARIZONA_CTRLIF_ERR_EINT2_MASK: c_uint = 0x0800  /* CTRLIF_ERR_EINT2 */;

pub const ARIZONA_MIXER_DROPPED_SAMPLE_EINT2: c_uint = 0x0400  /* MIXER_DROPPED_SAMPLE_EINT2 */;
pub const ARIZONA_MIXER_DROPPED_SAMPLE_EINT2_MASK: c_uint = 0x0400  /* MIXER_DROPPED_SAMPLE_EINT2 */;

pub const ARIZONA_ASYNC_CLK_ENA_LOW_EINT2: c_uint = 0x0200  /* ASYNC_CLK_ENA_LOW_EINT2 */;
pub const ARIZONA_ASYNC_CLK_ENA_LOW_EINT2_MASK: c_uint = 0x0200  /* ASYNC_CLK_ENA_LOW_EINT2 */;

pub const ARIZONA_SYSCLK_ENA_LOW_EINT2: c_uint = 0x0100  /* SYSCLK_ENA_LOW_EINT2 */;
pub const ARIZONA_SYSCLK_ENA_LOW_EINT2_MASK: c_uint = 0x0100  /* SYSCLK_ENA_LOW_EINT2 */;

pub const ARIZONA_ISRC1_CFG_ERR_EINT2: c_uint = 0x0080  /* ISRC1_CFG_ERR_EINT2 */;
pub const ARIZONA_ISRC1_CFG_ERR_EINT2_MASK: c_uint = 0x0080  /* ISRC1_CFG_ERR_EINT2 */;

pub const ARIZONA_ISRC2_CFG_ERR_EINT2: c_uint = 0x0040  /* ISRC2_CFG_ERR_EINT2 */;
pub const ARIZONA_ISRC2_CFG_ERR_EINT2_MASK: c_uint = 0x0040  /* ISRC2_CFG_ERR_EINT2 */;

pub const ARIZONA_HP3R_DONE_EINT2: c_uint = 0x0020  /* HP3R_DONE_EINT2 */;
pub const ARIZONA_HP3R_DONE_EINT2_MASK: c_uint = 0x0020  /* HP3R_DONE_EINT2 */;

pub const ARIZONA_HP3L_DONE_EINT2: c_uint = 0x0010  /* HP3L_DONE_EINT2 */;
pub const ARIZONA_HP3L_DONE_EINT2_MASK: c_uint = 0x0010  /* HP3L_DONE_EINT2 */;

pub const ARIZONA_HP2R_DONE_EINT2: c_uint = 0x0008  /* HP2R_DONE_EINT2 */;
pub const ARIZONA_HP2R_DONE_EINT2_MASK: c_uint = 0x0008  /* HP2R_DONE_EINT2 */;

pub const ARIZONA_HP2L_DONE_EINT2: c_uint = 0x0004  /* HP2L_DONE_EINT2 */;
pub const ARIZONA_HP2L_DONE_EINT2_MASK: c_uint = 0x0004  /* HP2L_DONE_EINT2 */;

pub const ARIZONA_HP1R_DONE_EINT2: c_uint = 0x0002  /* HP1R_DONE_EINT2 */;
pub const ARIZONA_HP1R_DONE_EINT2_MASK: c_uint = 0x0002  /* HP1R_DONE_EINT2 */;

pub const ARIZONA_HP1L_DONE_EINT2: c_uint = 0x0001  /* HP1L_DONE_EINT2 */;
pub const ARIZONA_HP1L_DONE_EINT2_MASK: c_uint = 0x0001  /* HP1L_DONE_EINT2 */;

//
// R3347 (0xD13) - IRQ2 Status 4 (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_AIF3_ERR_EINT2: c_uint = 0x8000  /* AIF3_ERR_EINT2 */;
pub const ARIZONA_V2_AIF3_ERR_EINT2_MASK: c_uint = 0x8000  /* AIF3_ERR_EINT2 */;

pub const ARIZONA_V2_AIF2_ERR_EINT2: c_uint = 0x4000  /* AIF2_ERR_EINT2 */;
pub const ARIZONA_V2_AIF2_ERR_EINT2_MASK: c_uint = 0x4000  /* AIF2_ERR_EINT2 */;

pub const ARIZONA_V2_AIF1_ERR_EINT2: c_uint = 0x2000  /* AIF1_ERR_EINT2 */;
pub const ARIZONA_V2_AIF1_ERR_EINT2_MASK: c_uint = 0x2000  /* AIF1_ERR_EINT2 */;

pub const ARIZONA_V2_CTRLIF_ERR_EINT2: c_uint = 0x1000  /* CTRLIF_ERR_EINT2 */;
pub const ARIZONA_V2_CTRLIF_ERR_EINT2_MASK: c_uint = 0x1000  /* CTRLIF_ERR_EINT2 */;

pub const ARIZONA_V2_MIXER_DROPPED_SAMPLE_EINT2: c_uint = 0x0800  /* MIXER_DROPPED_SAMPLE_EINT2 */;
pub const ARIZONA_V2_MIXER_DROPPED_SAMPLE_EINT2_MASK: c_uint = 0x0800  /* MIXER_DROPPED_SAMPLE_EINT2 */;

pub const ARIZONA_V2_ASYNC_CLK_ENA_LOW_EINT2: c_uint = 0x0400  /* ASYNC_CLK_ENA_LOW_EINT2 */;
pub const ARIZONA_V2_ASYNC_CLK_ENA_LOW_EINT2_MASK: c_uint = 0x0400  /* ASYNC_CLK_ENA_LOW_EINT2 */;

pub const ARIZONA_V2_SYSCLK_ENA_LOW_EINT2: c_uint = 0x0200  /* SYSCLK_ENA_LOW_EINT2 */;
pub const ARIZONA_V2_SYSCLK_ENA_LOW_EINT2_MASK: c_uint = 0x0200  /* SYSCLK_ENA_LOW_EINT2 */;

pub const ARIZONA_V2_ISRC1_CFG_ERR_EINT2: c_uint = 0x0100  /* ISRC1_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_ISRC1_CFG_ERR_EINT2_MASK: c_uint = 0x0100  /* ISRC1_CFG_ERR_EINT2 */;

pub const ARIZONA_V2_ISRC2_CFG_ERR_EINT2: c_uint = 0x0080  /* ISRC2_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_ISRC2_CFG_ERR_EINT2_MASK: c_uint = 0x0080  /* ISRC2_CFG_ERR_EINT2 */;

pub const ARIZONA_V2_ISRC3_CFG_ERR_EINT2: c_uint = 0x0040  /* ISRC3_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_ISRC3_CFG_ERR_EINT2_MASK: c_uint = 0x0040  /* ISRC3_CFG_ERR_EINT2 */;

//
// R3348 (0xD14) - IRQ2 Status 5
//
pub const ARIZONA_BOOT_DONE_EINT2: c_uint = 0x0100  /* BOOT_DONE_EINT2 */;
pub const ARIZONA_BOOT_DONE_EINT2_MASK: c_uint = 0x0100  /* BOOT_DONE_EINT2 */;

pub const ARIZONA_DCS_DAC_DONE_EINT2: c_uint = 0x0080  /* DCS_DAC_DONE_EINT2 */;
pub const ARIZONA_DCS_DAC_DONE_EINT2_MASK: c_uint = 0x0080  /* DCS_DAC_DONE_EINT2 */;

pub const ARIZONA_DCS_HP_DONE_EINT2: c_uint = 0x0040  /* DCS_HP_DONE_EINT2 */;
pub const ARIZONA_DCS_HP_DONE_EINT2_MASK: c_uint = 0x0040  /* DCS_HP_DONE_EINT2 */;

pub const ARIZONA_FLL2_CLOCK_OK_EINT2: c_uint = 0x0002  /* FLL2_CLOCK_OK_EINT2 */;
pub const ARIZONA_FLL2_CLOCK_OK_EINT2_MASK: c_uint = 0x0002  /* FLL2_CLOCK_OK_EINT2 */;

pub const ARIZONA_FLL1_CLOCK_OK_EINT2: c_uint = 0x0001  /* FLL1_CLOCK_OK_EINT2 */;
pub const ARIZONA_FLL1_CLOCK_OK_EINT2_MASK: c_uint = 0x0001  /* FLL1_CLOCK_OK_EINT2 */;

//
// R3348 (0xD14) - IRQ2 Status 5 (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_ASRC_CFG_ERR_EINT2: c_uint = 0x0008  /* ASRC_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_ASRC_CFG_ERR_EINT2_MASK: c_uint = 0x0008  /* ASRC_CFG_ERR_EINT2 */;

//
// R3349 (0xD15) - IRQ2 Status 6
//
pub const ARIZONA_DSP_SHARED_WR_COLL_EINT2: c_uint = 0x8000  /* DSP_SHARED_WR_COLL_EINT2 */;
pub const ARIZONA_DSP_SHARED_WR_COLL_EINT2_MASK: c_uint = 0x8000  /* DSP_SHARED_WR_COLL_EINT2 */;

pub const ARIZONA_SPK_SHUTDOWN_EINT2: c_uint = 0x4000  /* SPK_SHUTDOWN_EINT2 */;
pub const ARIZONA_SPK_SHUTDOWN_EINT2_MASK: c_uint = 0x4000  /* SPK_SHUTDOWN_EINT2 */;

pub const ARIZONA_SPK1R_SHORT_EINT2: c_uint = 0x2000  /* SPK1R_SHORT_EINT2 */;
pub const ARIZONA_SPK1R_SHORT_EINT2_MASK: c_uint = 0x2000  /* SPK1R_SHORT_EINT2 */;

pub const ARIZONA_SPK1L_SHORT_EINT2: c_uint = 0x1000  /* SPK1L_SHORT_EINT2 */;
pub const ARIZONA_SPK1L_SHORT_EINT2_MASK: c_uint = 0x1000  /* SPK1L_SHORT_EINT2 */;

pub const ARIZONA_HP3R_SC_NEG_EINT2: c_uint = 0x0800  /* HP3R_SC_NEG_EINT2 */;
pub const ARIZONA_HP3R_SC_NEG_EINT2_MASK: c_uint = 0x0800  /* HP3R_SC_NEG_EINT2 */;

pub const ARIZONA_HP3R_SC_POS_EINT2: c_uint = 0x0400  /* HP3R_SC_POS_EINT2 */;
pub const ARIZONA_HP3R_SC_POS_EINT2_MASK: c_uint = 0x0400  /* HP3R_SC_POS_EINT2 */;

pub const ARIZONA_HP3L_SC_NEG_EINT2: c_uint = 0x0200  /* HP3L_SC_NEG_EINT2 */;
pub const ARIZONA_HP3L_SC_NEG_EINT2_MASK: c_uint = 0x0200  /* HP3L_SC_NEG_EINT2 */;

pub const ARIZONA_HP3L_SC_POS_EINT2: c_uint = 0x0100  /* HP3L_SC_POS_EINT2 */;
pub const ARIZONA_HP3L_SC_POS_EINT2_MASK: c_uint = 0x0100  /* HP3L_SC_POS_EINT2 */;

pub const ARIZONA_HP2R_SC_NEG_EINT2: c_uint = 0x0080  /* HP2R_SC_NEG_EINT2 */;
pub const ARIZONA_HP2R_SC_NEG_EINT2_MASK: c_uint = 0x0080  /* HP2R_SC_NEG_EINT2 */;

pub const ARIZONA_HP2R_SC_POS_EINT2: c_uint = 0x0040  /* HP2R_SC_POS_EINT2 */;
pub const ARIZONA_HP2R_SC_POS_EINT2_MASK: c_uint = 0x0040  /* HP2R_SC_POS_EINT2 */;

pub const ARIZONA_HP2L_SC_NEG_EINT2: c_uint = 0x0020  /* HP2L_SC_NEG_EINT2 */;
pub const ARIZONA_HP2L_SC_NEG_EINT2_MASK: c_uint = 0x0020  /* HP2L_SC_NEG_EINT2 */;

pub const ARIZONA_HP2L_SC_POS_EINT2: c_uint = 0x0010  /* HP2L_SC_POS_EINT2 */;
pub const ARIZONA_HP2L_SC_POS_EINT2_MASK: c_uint = 0x0010  /* HP2L_SC_POS_EINT2 */;

pub const ARIZONA_HP1R_SC_NEG_EINT2: c_uint = 0x0008  /* HP1R_SC_NEG_EINT2 */;
pub const ARIZONA_HP1R_SC_NEG_EINT2_MASK: c_uint = 0x0008  /* HP1R_SC_NEG_EINT2 */;

pub const ARIZONA_HP1R_SC_POS_EINT2: c_uint = 0x0004  /* HP1R_SC_POS_EINT2 */;
pub const ARIZONA_HP1R_SC_POS_EINT2_MASK: c_uint = 0x0004  /* HP1R_SC_POS_EINT2 */;

pub const ARIZONA_HP1L_SC_NEG_EINT2: c_uint = 0x0002  /* HP1L_SC_NEG_EINT2 */;
pub const ARIZONA_HP1L_SC_NEG_EINT2_MASK: c_uint = 0x0002  /* HP1L_SC_NEG_EINT2 */;

pub const ARIZONA_HP1L_SC_POS_EINT2: c_uint = 0x0001  /* HP1L_SC_POS_EINT2 */;
pub const ARIZONA_HP1L_SC_POS_EINT2_MASK: c_uint = 0x0001  /* HP1L_SC_POS_EINT2 */;

//
// R3352 (0xD18) - IRQ2 Status 1 Mask
//
pub const ARIZONA_IM_GP4_EINT2: c_uint = 0x0008  /* IM_GP4_EINT2 */;
pub const ARIZONA_IM_GP4_EINT2_MASK: c_uint = 0x0008  /* IM_GP4_EINT2 */;

pub const ARIZONA_IM_GP3_EINT2: c_uint = 0x0004  /* IM_GP3_EINT2 */;
pub const ARIZONA_IM_GP3_EINT2_MASK: c_uint = 0x0004  /* IM_GP3_EINT2 */;

pub const ARIZONA_IM_GP2_EINT2: c_uint = 0x0002  /* IM_GP2_EINT2 */;
pub const ARIZONA_IM_GP2_EINT2_MASK: c_uint = 0x0002  /* IM_GP2_EINT2 */;

pub const ARIZONA_IM_GP1_EINT2: c_uint = 0x0001  /* IM_GP1_EINT2 */;
pub const ARIZONA_IM_GP1_EINT2_MASK: c_uint = 0x0001  /* IM_GP1_EINT2 */;

//
// R3353 (0xD19) - IRQ2 Status 2 Mask
//
pub const ARIZONA_IM_DSP1_RAM_RDY_EINT2: c_uint = 0x0100  /* IM_DSP1_RAM_RDY_EINT2 */;
pub const ARIZONA_IM_DSP1_RAM_RDY_EINT2_MASK: c_uint = 0x0100  /* IM_DSP1_RAM_RDY_EINT2 */;

pub const ARIZONA_IM_DSP_IRQ2_EINT2: c_uint = 0x0002  /* IM_DSP_IRQ2_EINT2 */;
pub const ARIZONA_IM_DSP_IRQ2_EINT2_MASK: c_uint = 0x0002  /* IM_DSP_IRQ2_EINT2 */;

pub const ARIZONA_IM_DSP_IRQ1_EINT2: c_uint = 0x0001  /* IM_DSP_IRQ1_EINT2 */;
pub const ARIZONA_IM_DSP_IRQ1_EINT2_MASK: c_uint = 0x0001  /* IM_DSP_IRQ1_EINT2 */;

//
// R3354 (0xD1A) - IRQ2 Status 3 Mask
//
pub const ARIZONA_IM_SPK_OVERHEAT_WARN_EINT2: c_uint = 0x8000  /* IM_SPK_OVERHEAT_WARN_EINT2 */;
pub const ARIZONA_IM_SPK_OVERHEAT_WARN_EINT2_MASK: c_uint = 0x8000  /* IM_SPK_OVERHEAT_WARN_EINT2 */;

pub const ARIZONA_IM_SPK_OVERHEAT_EINT2: c_uint = 0x4000  /* IM_SPK_OVERHEAT_EINT2 */;
pub const ARIZONA_IM_SPK_OVERHEAT_EINT2_MASK: c_uint = 0x4000  /* IM_SPK_OVERHEAT_EINT2 */;

pub const ARIZONA_IM_HPDET_EINT2: c_uint = 0x2000  /* IM_HPDET_EINT2 */;
pub const ARIZONA_IM_HPDET_EINT2_MASK: c_uint = 0x2000  /* IM_HPDET_EINT2 */;

pub const ARIZONA_IM_MICDET_EINT2: c_uint = 0x1000  /* IM_MICDET_EINT2 */;
pub const ARIZONA_IM_MICDET_EINT2_MASK: c_uint = 0x1000  /* IM_MICDET_EINT2 */;

pub const ARIZONA_IM_WSEQ_DONE_EINT2: c_uint = 0x0800  /* IM_WSEQ_DONE_EINT2 */;
pub const ARIZONA_IM_WSEQ_DONE_EINT2_MASK: c_uint = 0x0800  /* IM_WSEQ_DONE_EINT2 */;

pub const ARIZONA_IM_DRC2_SIG_DET_EINT2: c_uint = 0x0400  /* IM_DRC2_SIG_DET_EINT2 */;
pub const ARIZONA_IM_DRC2_SIG_DET_EINT2_MASK: c_uint = 0x0400  /* IM_DRC2_SIG_DET_EINT2 */;

pub const ARIZONA_IM_DRC1_SIG_DET_EINT2: c_uint = 0x0200  /* IM_DRC1_SIG_DET_EINT2 */;
pub const ARIZONA_IM_DRC1_SIG_DET_EINT2_MASK: c_uint = 0x0200  /* IM_DRC1_SIG_DET_EINT2 */;

pub const ARIZONA_IM_ASRC2_LOCK_EINT2: c_uint = 0x0100  /* IM_ASRC2_LOCK_EINT2 */;
pub const ARIZONA_IM_ASRC2_LOCK_EINT2_MASK: c_uint = 0x0100  /* IM_ASRC2_LOCK_EINT2 */;

pub const ARIZONA_IM_ASRC1_LOCK_EINT2: c_uint = 0x0080  /* IM_ASRC1_LOCK_EINT2 */;
pub const ARIZONA_IM_ASRC1_LOCK_EINT2_MASK: c_uint = 0x0080  /* IM_ASRC1_LOCK_EINT2 */;

pub const ARIZONA_IM_UNDERCLOCKED_EINT2: c_uint = 0x0040  /* IM_UNDERCLOCKED_EINT2 */;
pub const ARIZONA_IM_UNDERCLOCKED_EINT2_MASK: c_uint = 0x0040  /* IM_UNDERCLOCKED_EINT2 */;

pub const ARIZONA_IM_OVERCLOCKED_EINT2: c_uint = 0x0020  /* IM_OVERCLOCKED_EINT2 */;
pub const ARIZONA_IM_OVERCLOCKED_EINT2_MASK: c_uint = 0x0020  /* IM_OVERCLOCKED_EINT2 */;

pub const ARIZONA_IM_FLL2_LOCK_EINT2: c_uint = 0x0008  /* IM_FLL2_LOCK_EINT2 */;
pub const ARIZONA_IM_FLL2_LOCK_EINT2_MASK: c_uint = 0x0008  /* IM_FLL2_LOCK_EINT2 */;

pub const ARIZONA_IM_FLL1_LOCK_EINT2: c_uint = 0x0004  /* IM_FLL1_LOCK_EINT2 */;
pub const ARIZONA_IM_FLL1_LOCK_EINT2_MASK: c_uint = 0x0004  /* IM_FLL1_LOCK_EINT2 */;

pub const ARIZONA_IM_CLKGEN_ERR_EINT2: c_uint = 0x0002  /* IM_CLKGEN_ERR_EINT2 */;
pub const ARIZONA_IM_CLKGEN_ERR_EINT2_MASK: c_uint = 0x0002  /* IM_CLKGEN_ERR_EINT2 */;

pub const ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2: c_uint = 0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT2 */;
pub const ARIZONA_IM_CLKGEN_ERR_ASYNC_EINT2_MASK: c_uint = 0x0001  /* IM_CLKGEN_ERR_ASYNC_EINT2 */;

//
// R3355 (0xD1B) - IRQ2 Status 4 Mask
//
pub const ARIZONA_IM_ASRC_CFG_ERR_EINT2: c_uint = 0x8000  /* IM_ASRC_CFG_ERR_EINT2 */;
pub const ARIZONA_IM_ASRC_CFG_ERR_EINT2_MASK: c_uint = 0x8000  /* IM_ASRC_CFG_ERR_EINT2 */;

pub const ARIZONA_IM_AIF3_ERR_EINT2: c_uint = 0x4000  /* IM_AIF3_ERR_EINT2 */;
pub const ARIZONA_IM_AIF3_ERR_EINT2_MASK: c_uint = 0x4000  /* IM_AIF3_ERR_EINT2 */;

pub const ARIZONA_IM_AIF2_ERR_EINT2: c_uint = 0x2000  /* IM_AIF2_ERR_EINT2 */;
pub const ARIZONA_IM_AIF2_ERR_EINT2_MASK: c_uint = 0x2000  /* IM_AIF2_ERR_EINT2 */;

pub const ARIZONA_IM_AIF1_ERR_EINT2: c_uint = 0x1000  /* IM_AIF1_ERR_EINT2 */;
pub const ARIZONA_IM_AIF1_ERR_EINT2_MASK: c_uint = 0x1000  /* IM_AIF1_ERR_EINT2 */;

pub const ARIZONA_IM_CTRLIF_ERR_EINT2: c_uint = 0x0800  /* IM_CTRLIF_ERR_EINT2 */;
pub const ARIZONA_IM_CTRLIF_ERR_EINT2_MASK: c_uint = 0x0800  /* IM_CTRLIF_ERR_EINT2 */;

pub const ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2: c_uint = 0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */;
pub const ARIZONA_IM_MIXER_DROPPED_SAMPLE_EINT2_MASK: c_uint = 0x0400  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */;

pub const ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2: c_uint = 0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */;
pub const ARIZONA_IM_ASYNC_CLK_ENA_LOW_EINT2_MASK: c_uint = 0x0200  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */;

pub const ARIZONA_IM_SYSCLK_ENA_LOW_EINT2: c_uint = 0x0100  /* IM_SYSCLK_ENA_LOW_EINT2 */;
pub const ARIZONA_IM_SYSCLK_ENA_LOW_EINT2_MASK: c_uint = 0x0100  /* IM_SYSCLK_ENA_LOW_EINT2 */;

pub const ARIZONA_IM_ISRC1_CFG_ERR_EINT2: c_uint = 0x0080  /* IM_ISRC1_CFG_ERR_EINT2 */;
pub const ARIZONA_IM_ISRC1_CFG_ERR_EINT2_MASK: c_uint = 0x0080  /* IM_ISRC1_CFG_ERR_EINT2 */;

pub const ARIZONA_IM_ISRC2_CFG_ERR_EINT2: c_uint = 0x0040  /* IM_ISRC2_CFG_ERR_EINT2 */;
pub const ARIZONA_IM_ISRC2_CFG_ERR_EINT2_MASK: c_uint = 0x0040  /* IM_ISRC2_CFG_ERR_EINT2 */;

pub const ARIZONA_IM_HP3R_DONE_EINT2: c_uint = 0x0020  /* IM_HP3R_DONE_EINT2 */;
pub const ARIZONA_IM_HP3R_DONE_EINT2_MASK: c_uint = 0x0020  /* IM_HP3R_DONE_EINT2 */;

pub const ARIZONA_IM_HP3L_DONE_EINT2: c_uint = 0x0010  /* IM_HP3L_DONE_EINT2 */;
pub const ARIZONA_IM_HP3L_DONE_EINT2_MASK: c_uint = 0x0010  /* IM_HP3L_DONE_EINT2 */;

pub const ARIZONA_IM_HP2R_DONE_EINT2: c_uint = 0x0008  /* IM_HP2R_DONE_EINT2 */;
pub const ARIZONA_IM_HP2R_DONE_EINT2_MASK: c_uint = 0x0008  /* IM_HP2R_DONE_EINT2 */;

pub const ARIZONA_IM_HP2L_DONE_EINT2: c_uint = 0x0004  /* IM_HP2L_DONE_EINT2 */;
pub const ARIZONA_IM_HP2L_DONE_EINT2_MASK: c_uint = 0x0004  /* IM_HP2L_DONE_EINT2 */;

pub const ARIZONA_IM_HP1R_DONE_EINT2: c_uint = 0x0002  /* IM_HP1R_DONE_EINT2 */;
pub const ARIZONA_IM_HP1R_DONE_EINT2_MASK: c_uint = 0x0002  /* IM_HP1R_DONE_EINT2 */;

pub const ARIZONA_IM_HP1L_DONE_EINT2: c_uint = 0x0001  /* IM_HP1L_DONE_EINT2 */;
pub const ARIZONA_IM_HP1L_DONE_EINT2_MASK: c_uint = 0x0001  /* IM_HP1L_DONE_EINT2 */;

//
// R3355 (0xD1B) - IRQ2 Status 4 Mask (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_IM_AIF3_ERR_EINT2: c_uint = 0x8000  /* IM_AIF3_ERR_EINT2 */;
pub const ARIZONA_V2_IM_AIF3_ERR_EINT2_MASK: c_uint = 0x8000  /* IM_AIF3_ERR_EINT2 */;

pub const ARIZONA_V2_IM_AIF2_ERR_EINT2: c_uint = 0x4000  /* IM_AIF2_ERR_EINT2 */;
pub const ARIZONA_V2_IM_AIF2_ERR_EINT2_MASK: c_uint = 0x4000  /* IM_AIF2_ERR_EINT2 */;

pub const ARIZONA_V2_IM_AIF1_ERR_EINT2: c_uint = 0x2000  /* IM_AIF1_ERR_EINT2 */;
pub const ARIZONA_V2_IM_AIF1_ERR_EINT2_MASK: c_uint = 0x2000  /* IM_AIF1_ERR_EINT2 */;

pub const ARIZONA_V2_IM_CTRLIF_ERR_EINT2: c_uint = 0x1000  /* IM_CTRLIF_ERR_EINT2 */;
pub const ARIZONA_V2_IM_CTRLIF_ERR_EINT2_MASK: c_uint = 0x1000  /* IM_CTRLIF_ERR_EINT2 */;

pub const ARIZONA_V2_IM_MIXER_DROPPED_SAMPLE_EINT2: c_uint = 0x0800  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */;
pub const ARIZONA_V2_IM_MIXER_DROPPED_SAMPLE_EINT2_MASK: c_uint = 0x0800  /* IM_MIXER_DROPPED_SAMPLE_EINT2 */;

pub const ARIZONA_V2_IM_ASYNC_CLK_ENA_LOW_EINT2: c_uint = 0x0400  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */;
pub const ARIZONA_V2_IM_ASYNC_CLK_ENA_LOW_EINT2_MASK: c_uint = 0x0400  /* IM_ASYNC_CLK_ENA_LOW_EINT2 */;

pub const ARIZONA_V2_IM_SYSCLK_ENA_LOW_EINT2: c_uint = 0x0200  /* IM_SYSCLK_ENA_LOW_EINT2 */;
pub const ARIZONA_V2_IM_SYSCLK_ENA_LOW_EINT2_MASK: c_uint = 0x0200  /* IM_SYSCLK_ENA_LOW_EINT2 */;

pub const ARIZONA_V2_IM_ISRC1_CFG_ERR_EINT2: c_uint = 0x0100  /* IM_ISRC1_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_IM_ISRC1_CFG_ERR_EINT2_MASK: c_uint = 0x0100  /* IM_ISRC1_CFG_ERR_EINT2 */;

pub const ARIZONA_V2_IM_ISRC2_CFG_ERR_EINT2: c_uint = 0x0080  /* IM_ISRC2_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_IM_ISRC2_CFG_ERR_EINT2_MASK: c_uint = 0x0080  /* IM_ISRC2_CFG_ERR_EINT2 */;

pub const ARIZONA_V2_IM_ISRC3_CFG_ERR_EINT2: c_uint = 0x0040  /* IM_ISRC3_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_IM_ISRC3_CFG_ERR_EINT2_MASK: c_uint = 0x0040  /* IM_ISRC3_CFG_ERR_EINT2 */;

//
// R3356 (0xD1C) - IRQ2 Status 5 Mask
//
pub const ARIZONA_IM_BOOT_DONE_EINT2: c_uint = 0x0100  /* IM_BOOT_DONE_EINT2 */;
pub const ARIZONA_IM_BOOT_DONE_EINT2_MASK: c_uint = 0x0100  /* IM_BOOT_DONE_EINT2 */;

pub const ARIZONA_IM_DCS_DAC_DONE_EINT2: c_uint = 0x0080  /* IM_DCS_DAC_DONE_EINT2 */;
pub const ARIZONA_IM_DCS_DAC_DONE_EINT2_MASK: c_uint = 0x0080  /* IM_DCS_DAC_DONE_EINT2 */;

pub const ARIZONA_IM_DCS_HP_DONE_EINT2: c_uint = 0x0040  /* IM_DCS_HP_DONE_EINT2 */;
pub const ARIZONA_IM_DCS_HP_DONE_EINT2_MASK: c_uint = 0x0040  /* IM_DCS_HP_DONE_EINT2 */;

pub const ARIZONA_IM_FLL2_CLOCK_OK_EINT2: c_uint = 0x0002  /* IM_FLL2_CLOCK_OK_EINT2 */;
pub const ARIZONA_IM_FLL2_CLOCK_OK_EINT2_MASK: c_uint = 0x0002  /* IM_FLL2_CLOCK_OK_EINT2 */;

pub const ARIZONA_IM_FLL1_CLOCK_OK_EINT2: c_uint = 0x0001  /* IM_FLL1_CLOCK_OK_EINT2 */;
pub const ARIZONA_IM_FLL1_CLOCK_OK_EINT2_MASK: c_uint = 0x0001  /* IM_FLL1_CLOCK_OK_EINT2 */;

//
// R3340 (0xD0C) - Interrupt Status 5 Mask (Alternate layout)
//
// Alternate layout used on later devices, note only fields that have moved
// are specified
//
pub const ARIZONA_V2_IM_ASRC_CFG_ERR_EINT2: c_uint = 0x0008  /* IM_ASRC_CFG_ERR_EINT2 */;
pub const ARIZONA_V2_IM_ASRC_CFG_ERR_EINT2_MASK: c_uint = 0x0008  /* IM_ASRC_CFG_ERR_EINT2 */;

//
// R3357 (0xD1D) - IRQ2 Status 6 Mask
//
pub const ARIZONA_IM_DSP_SHARED_WR_COLL_EINT2: c_uint = 0x8000  /* IM_DSP_SHARED_WR_COLL_EINT2 */;
pub const ARIZONA_IM_DSP_SHARED_WR_COLL_EINT2_MASK: c_uint = 0x8000  /* IM_DSP_SHARED_WR_COLL_EINT2 */;

pub const ARIZONA_IM_SPK_SHUTDOWN_EINT2: c_uint = 0x4000  /* IM_SPK_SHUTDOWN_EINT2 */;
pub const ARIZONA_IM_SPK_SHUTDOWN_EINT2_MASK: c_uint = 0x4000  /* IM_SPK_SHUTDOWN_EINT2 */;

pub const ARIZONA_IM_SPK1R_SHORT_EINT2: c_uint = 0x2000  /* IM_SPK1R_SHORT_EINT2 */;
pub const ARIZONA_IM_SPK1R_SHORT_EINT2_MASK: c_uint = 0x2000  /* IM_SPK1R_SHORT_EINT2 */;

pub const ARIZONA_IM_SPK1L_SHORT_EINT2: c_uint = 0x1000  /* IM_SPK1L_SHORT_EINT2 */;
pub const ARIZONA_IM_SPK1L_SHORT_EINT2_MASK: c_uint = 0x1000  /* IM_SPK1L_SHORT_EINT2 */;

pub const ARIZONA_IM_HP3R_SC_NEG_EINT2: c_uint = 0x0800  /* IM_HP3R_SC_NEG_EINT2 */;
pub const ARIZONA_IM_HP3R_SC_NEG_EINT2_MASK: c_uint = 0x0800  /* IM_HP3R_SC_NEG_EINT2 */;

pub const ARIZONA_IM_HP3R_SC_POS_EINT2: c_uint = 0x0400  /* IM_HP3R_SC_POS_EINT2 */;
pub const ARIZONA_IM_HP3R_SC_POS_EINT2_MASK: c_uint = 0x0400  /* IM_HP3R_SC_POS_EINT2 */;

pub const ARIZONA_IM_HP3L_SC_NEG_EINT2: c_uint = 0x0200  /* IM_HP3L_SC_NEG_EINT2 */;
pub const ARIZONA_IM_HP3L_SC_NEG_EINT2_MASK: c_uint = 0x0200  /* IM_HP3L_SC_NEG_EINT2 */;

pub const ARIZONA_IM_HP3L_SC_POS_EINT2: c_uint = 0x0100  /* IM_HP3L_SC_POS_EINT2 */;
pub const ARIZONA_IM_HP3L_SC_POS_EINT2_MASK: c_uint = 0x0100  /* IM_HP3L_SC_POS_EINT2 */;

pub const ARIZONA_IM_HP2R_SC_NEG_EINT2: c_uint = 0x0080  /* IM_HP2R_SC_NEG_EINT2 */;
pub const ARIZONA_IM_HP2R_SC_NEG_EINT2_MASK: c_uint = 0x0080  /* IM_HP2R_SC_NEG_EINT2 */;

pub const ARIZONA_IM_HP2R_SC_POS_EINT2: c_uint = 0x0040  /* IM_HP2R_SC_POS_EINT2 */;
pub const ARIZONA_IM_HP2R_SC_POS_EINT2_MASK: c_uint = 0x0040  /* IM_HP2R_SC_POS_EINT2 */;

pub const ARIZONA_IM_HP2L_SC_NEG_EINT2: c_uint = 0x0020  /* IM_HP2L_SC_NEG_EINT2 */;
pub const ARIZONA_IM_HP2L_SC_NEG_EINT2_MASK: c_uint = 0x0020  /* IM_HP2L_SC_NEG_EINT2 */;

pub const ARIZONA_IM_HP2L_SC_POS_EINT2: c_uint = 0x0010  /* IM_HP2L_SC_POS_EINT2 */;
pub const ARIZONA_IM_HP2L_SC_POS_EINT2_MASK: c_uint = 0x0010  /* IM_HP2L_SC_POS_EINT2 */;

pub const ARIZONA_IM_HP1R_SC_NEG_EINT2: c_uint = 0x0008  /* IM_HP1R_SC_NEG_EINT2 */;
pub const ARIZONA_IM_HP1R_SC_NEG_EINT2_MASK: c_uint = 0x0008  /* IM_HP1R_SC_NEG_EINT2 */;

pub const ARIZONA_IM_HP1R_SC_POS_EINT2: c_uint = 0x0004  /* IM_HP1R_SC_POS_EINT2 */;
pub const ARIZONA_IM_HP1R_SC_POS_EINT2_MASK: c_uint = 0x0004  /* IM_HP1R_SC_POS_EINT2 */;

pub const ARIZONA_IM_HP1L_SC_NEG_EINT2: c_uint = 0x0002  /* IM_HP1L_SC_NEG_EINT2 */;
pub const ARIZONA_IM_HP1L_SC_NEG_EINT2_MASK: c_uint = 0x0002  /* IM_HP1L_SC_NEG_EINT2 */;

pub const ARIZONA_IM_HP1L_SC_POS_EINT2: c_uint = 0x0001  /* IM_HP1L_SC_POS_EINT2 */;
pub const ARIZONA_IM_HP1L_SC_POS_EINT2_MASK: c_uint = 0x0001  /* IM_HP1L_SC_POS_EINT2 */;

//
// R3359 (0xD1F) - IRQ2 Control
//
pub const ARIZONA_IM_IRQ2: c_uint = 0x0001  /* IM_IRQ2 */;
pub const ARIZONA_IM_IRQ2_MASK: c_uint = 0x0001  /* IM_IRQ2 */;

//
// R3360 (0xD20) - Interrupt Raw Status 2
//
pub const ARIZONA_DSP1_RAM_RDY_STS: c_uint = 0x0100  /* DSP1_RAM_RDY_STS */;
pub const ARIZONA_DSP1_RAM_RDY_STS_MASK: c_uint = 0x0100  /* DSP1_RAM_RDY_STS */;

pub const ARIZONA_DSP_IRQ2_STS: c_uint = 0x0002  /* DSP_IRQ2_STS */;
pub const ARIZONA_DSP_IRQ2_STS_MASK: c_uint = 0x0002  /* DSP_IRQ2_STS */;

pub const ARIZONA_DSP_IRQ1_STS: c_uint = 0x0001  /* DSP_IRQ1_STS */;
pub const ARIZONA_DSP_IRQ1_STS_MASK: c_uint = 0x0001  /* DSP_IRQ1_STS */;

//
// R3361 (0xD21) - Interrupt Raw Status 3
//
pub const ARIZONA_SPK_OVERHEAT_WARN_STS: c_uint = 0x8000  /* SPK_OVERHEAT_WARN_STS */;
pub const ARIZONA_SPK_OVERHEAT_WARN_STS_MASK: c_uint = 0x8000  /* SPK_OVERHEAT_WARN_STS */;

pub const ARIZONA_SPK_OVERHEAT_STS: c_uint = 0x4000  /* SPK_OVERHEAT_STS */;
pub const ARIZONA_SPK_OVERHEAT_STS_MASK: c_uint = 0x4000  /* SPK_OVERHEAT_STS */;

pub const ARIZONA_HPDET_STS: c_uint = 0x2000  /* HPDET_STS */;
pub const ARIZONA_HPDET_STS_MASK: c_uint = 0x2000  /* HPDET_STS */;

pub const ARIZONA_MICDET_STS: c_uint = 0x1000  /* MICDET_STS */;
pub const ARIZONA_MICDET_STS_MASK: c_uint = 0x1000  /* MICDET_STS */;

pub const ARIZONA_WSEQ_DONE_STS: c_uint = 0x0800  /* WSEQ_DONE_STS */;
pub const ARIZONA_WSEQ_DONE_STS_MASK: c_uint = 0x0800  /* WSEQ_DONE_STS */;

pub const ARIZONA_DRC2_SIG_DET_STS: c_uint = 0x0400  /* DRC2_SIG_DET_STS */;
pub const ARIZONA_DRC2_SIG_DET_STS_MASK: c_uint = 0x0400  /* DRC2_SIG_DET_STS */;

pub const ARIZONA_DRC1_SIG_DET_STS: c_uint = 0x0200  /* DRC1_SIG_DET_STS */;
pub const ARIZONA_DRC1_SIG_DET_STS_MASK: c_uint = 0x0200  /* DRC1_SIG_DET_STS */;

pub const ARIZONA_ASRC2_LOCK_STS: c_uint = 0x0100  /* ASRC2_LOCK_STS */;
pub const ARIZONA_ASRC2_LOCK_STS_MASK: c_uint = 0x0100  /* ASRC2_LOCK_STS */;

pub const ARIZONA_ASRC1_LOCK_STS: c_uint = 0x0080  /* ASRC1_LOCK_STS */;
pub const ARIZONA_ASRC1_LOCK_STS_MASK: c_uint = 0x0080  /* ASRC1_LOCK_STS */;

pub const ARIZONA_UNDERCLOCKED_STS: c_uint = 0x0040  /* UNDERCLOCKED_STS */;
pub const ARIZONA_UNDERCLOCKED_STS_MASK: c_uint = 0x0040  /* UNDERCLOCKED_STS */;

pub const ARIZONA_OVERCLOCKED_STS: c_uint = 0x0020  /* OVERCLOCKED_STS */;
pub const ARIZONA_OVERCLOCKED_STS_MASK: c_uint = 0x0020  /* OVERCLOCKED_STS */;

pub const ARIZONA_FLL2_LOCK_STS: c_uint = 0x0008  /* FLL2_LOCK_STS */;
pub const ARIZONA_FLL2_LOCK_STS_MASK: c_uint = 0x0008  /* FLL2_LOCK_STS */;

pub const ARIZONA_FLL1_LOCK_STS: c_uint = 0x0004  /* FLL1_LOCK_STS */;
pub const ARIZONA_FLL1_LOCK_STS_MASK: c_uint = 0x0004  /* FLL1_LOCK_STS */;

pub const ARIZONA_CLKGEN_ERR_STS: c_uint = 0x0002  /* CLKGEN_ERR_STS */;
pub const ARIZONA_CLKGEN_ERR_STS_MASK: c_uint = 0x0002  /* CLKGEN_ERR_STS */;

pub const ARIZONA_CLKGEN_ERR_ASYNC_STS: c_uint = 0x0001  /* CLKGEN_ERR_ASYNC_STS */;
pub const ARIZONA_CLKGEN_ERR_ASYNC_STS_MASK: c_uint = 0x0001  /* CLKGEN_ERR_ASYNC_STS */;

//
// R3362 (0xD22) - Interrupt Raw Status 4
//
pub const ARIZONA_ASRC_CFG_ERR_STS: c_uint = 0x8000  /* ASRC_CFG_ERR_STS */;
pub const ARIZONA_ASRC_CFG_ERR_STS_MASK: c_uint = 0x8000  /* ASRC_CFG_ERR_STS */;

pub const ARIZONA_AIF3_ERR_STS: c_uint = 0x4000  /* AIF3_ERR_STS */;
pub const ARIZONA_AIF3_ERR_STS_MASK: c_uint = 0x4000  /* AIF3_ERR_STS */;

pub const ARIZONA_AIF2_ERR_STS: c_uint = 0x2000  /* AIF2_ERR_STS */;
pub const ARIZONA_AIF2_ERR_STS_MASK: c_uint = 0x2000  /* AIF2_ERR_STS */;

pub const ARIZONA_AIF1_ERR_STS: c_uint = 0x1000  /* AIF1_ERR_STS */;
pub const ARIZONA_AIF1_ERR_STS_MASK: c_uint = 0x1000  /* AIF1_ERR_STS */;

pub const ARIZONA_CTRLIF_ERR_STS: c_uint = 0x0800  /* CTRLIF_ERR_STS */;
pub const ARIZONA_CTRLIF_ERR_STS_MASK: c_uint = 0x0800  /* CTRLIF_ERR_STS */;

pub const ARIZONA_MIXER_DROPPED_SAMPLE_STS: c_uint = 0x0400  /* MIXER_DROPPED_SAMPLE_STS */;
pub const ARIZONA_MIXER_DROPPED_SAMPLE_STS_MASK: c_uint = 0x0400  /* MIXER_DROPPED_SAMPLE_STS */;

pub const ARIZONA_ASYNC_CLK_ENA_LOW_STS: c_uint = 0x0200  /* ASYNC_CLK_ENA_LOW_STS */;
pub const ARIZONA_ASYNC_CLK_ENA_LOW_STS_MASK: c_uint = 0x0200  /* ASYNC_CLK_ENA_LOW_STS */;

pub const ARIZONA_SYSCLK_ENA_LOW_STS: c_uint = 0x0100  /* SYSCLK_ENA_LOW_STS */;
pub const ARIZONA_SYSCLK_ENA_LOW_STS_MASK: c_uint = 0x0100  /* SYSCLK_ENA_LOW_STS */;

pub const ARIZONA_ISRC1_CFG_ERR_STS: c_uint = 0x0080  /* ISRC1_CFG_ERR_STS */;
pub const ARIZONA_ISRC1_CFG_ERR_STS_MASK: c_uint = 0x0080  /* ISRC1_CFG_ERR_STS */;

pub const ARIZONA_ISRC2_CFG_ERR_STS: c_uint = 0x0040  /* ISRC2_CFG_ERR_STS */;
pub const ARIZONA_ISRC2_CFG_ERR_STS_MASK: c_uint = 0x0040  /* ISRC2_CFG_ERR_STS */;

pub const ARIZONA_HP3R_DONE_STS: c_uint = 0x0020  /* HP3R_DONE_STS */;
pub const ARIZONA_HP3R_DONE_STS_MASK: c_uint = 0x0020  /* HP3R_DONE_STS */;

pub const ARIZONA_HP3L_DONE_STS: c_uint = 0x0010  /* HP3L_DONE_STS */;
pub const ARIZONA_HP3L_DONE_STS_MASK: c_uint = 0x0010  /* HP3L_DONE_STS */;

pub const ARIZONA_HP2R_DONE_STS: c_uint = 0x0008  /* HP2R_DONE_STS */;
pub const ARIZONA_HP2R_DONE_STS_MASK: c_uint = 0x0008  /* HP2R_DONE_STS */;

pub const ARIZONA_HP2L_DONE_STS: c_uint = 0x0004  /* HP2L_DONE_STS */;
pub const ARIZONA_HP2L_DONE_STS_MASK: c_uint = 0x0004  /* HP2L_DONE_STS */;

pub const ARIZONA_HP1R_DONE_STS: c_uint = 0x0002  /* HP1R_DONE_STS */;
pub const ARIZONA_HP1R_DONE_STS_MASK: c_uint = 0x0002  /* HP1R_DONE_STS */;

pub const ARIZONA_HP1L_DONE_STS: c_uint = 0x0001  /* HP1L_DONE_STS */;
pub const ARIZONA_HP1L_DONE_STS_MASK: c_uint = 0x0001  /* HP1L_DONE_STS */;

//
// R3363 (0xD23) - Interrupt Raw Status 5
//
pub const ARIZONA_BOOT_DONE_STS: c_uint = 0x0100  /* BOOT_DONE_STS */;
pub const ARIZONA_BOOT_DONE_STS_MASK: c_uint = 0x0100  /* BOOT_DONE_STS */;

pub const ARIZONA_DCS_DAC_DONE_STS: c_uint = 0x0080  /* DCS_DAC_DONE_STS */;
pub const ARIZONA_DCS_DAC_DONE_STS_MASK: c_uint = 0x0080  /* DCS_DAC_DONE_STS */;

pub const ARIZONA_DCS_HP_DONE_STS: c_uint = 0x0040  /* DCS_HP_DONE_STS */;
pub const ARIZONA_DCS_HP_DONE_STS_MASK: c_uint = 0x0040  /* DCS_HP_DONE_STS */;

pub const ARIZONA_FLL2_CLOCK_OK_STS: c_uint = 0x0002  /* FLL2_CLOCK_OK_STS */;
pub const ARIZONA_FLL2_CLOCK_OK_STS_MASK: c_uint = 0x0002  /* FLL2_CLOCK_OK_STS */;

pub const ARIZONA_FLL1_CLOCK_OK_STS: c_uint = 0x0001  /* FLL1_CLOCK_OK_STS */;
pub const ARIZONA_FLL1_CLOCK_OK_STS_MASK: c_uint = 0x0001  /* FLL1_CLOCK_OK_STS */;

//
// R3364 (0xD24) - Interrupt Raw Status 6
//
pub const ARIZONA_PWM_OVERCLOCKED_STS: c_uint = 0x2000  /* PWM_OVERCLOCKED_STS */;
pub const ARIZONA_PWM_OVERCLOCKED_STS_MASK: c_uint = 0x2000  /* PWM_OVERCLOCKED_STS */;

pub const ARIZONA_FX_CORE_OVERCLOCKED_STS: c_uint = 0x1000  /* FX_CORE_OVERCLOCKED_STS */;
pub const ARIZONA_FX_CORE_OVERCLOCKED_STS_MASK: c_uint = 0x1000  /* FX_CORE_OVERCLOCKED_STS */;

pub const ARIZONA_DAC_SYS_OVERCLOCKED_STS: c_uint = 0x0400  /* DAC_SYS_OVERCLOCKED_STS */;
pub const ARIZONA_DAC_SYS_OVERCLOCKED_STS_MASK: c_uint = 0x0400  /* DAC_SYS_OVERCLOCKED_STS */;

pub const ARIZONA_DAC_WARP_OVERCLOCKED_STS: c_uint = 0x0200  /* DAC_WARP_OVERCLOCKED_STS */;
pub const ARIZONA_DAC_WARP_OVERCLOCKED_STS_MASK: c_uint = 0x0200  /* DAC_WARP_OVERCLOCKED_STS */;

pub const ARIZONA_ADC_OVERCLOCKED_STS: c_uint = 0x0100  /* ADC_OVERCLOCKED_STS */;
pub const ARIZONA_ADC_OVERCLOCKED_STS_MASK: c_uint = 0x0100  /* ADC_OVERCLOCKED_STS */;

pub const ARIZONA_MIXER_OVERCLOCKED_STS: c_uint = 0x0080  /* MIXER_OVERCLOCKED_STS */;
pub const ARIZONA_MIXER_OVERCLOCKED_STS_MASK: c_uint = 0x0080  /* MIXER_OVERCLOCKED_STS */;

pub const ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS: c_uint = 0x0040  /* AIF3_ASYNC_OVERCLOCKED_STS */;
pub const ARIZONA_AIF3_ASYNC_OVERCLOCKED_STS_MASK: c_uint = 0x0040  /* AIF3_ASYNC_OVERCLOCKED_STS */;

pub const ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS: c_uint = 0x0020  /* AIF2_ASYNC_OVERCLOCKED_STS */;
pub const ARIZONA_AIF2_ASYNC_OVERCLOCKED_STS_MASK: c_uint = 0x0020  /* AIF2_ASYNC_OVERCLOCKED_STS */;

pub const ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS: c_uint = 0x0010  /* AIF1_ASYNC_OVERCLOCKED_STS */;
pub const ARIZONA_AIF1_ASYNC_OVERCLOCKED_STS_MASK: c_uint = 0x0010  /* AIF1_ASYNC_OVERCLOCKED_STS */;

pub const ARIZONA_AIF3_SYNC_OVERCLOCKED_STS: c_uint = 0x0008  /* AIF3_SYNC_OVERCLOCKED_STS */;
pub const ARIZONA_AIF3_SYNC_OVERCLOCKED_STS_MASK: c_uint = 0x0008  /* AIF3_SYNC_OVERCLOCKED_STS */;

pub const ARIZONA_AIF2_SYNC_OVERCLOCKED_STS: c_uint = 0x0004  /* AIF2_SYNC_OVERCLOCKED_STS */;
pub const ARIZONA_AIF2_SYNC_OVERCLOCKED_STS_MASK: c_uint = 0x0004  /* AIF2_SYNC_OVERCLOCKED_STS */;

pub const ARIZONA_AIF1_SYNC_OVERCLOCKED_STS: c_uint = 0x0002  /* AIF1_SYNC_OVERCLOCKED_STS */;
pub const ARIZONA_AIF1_SYNC_OVERCLOCKED_STS_MASK: c_uint = 0x0002  /* AIF1_SYNC_OVERCLOCKED_STS */;

pub const ARIZONA_PAD_CTRL_OVERCLOCKED_STS: c_uint = 0x0001  /* PAD_CTRL_OVERCLOCKED_STS */;
pub const ARIZONA_PAD_CTRL_OVERCLOCKED_STS_MASK: c_uint = 0x0001  /* PAD_CTRL_OVERCLOCKED_STS */;

//
// R3365 (0xD25) - Interrupt Raw Status 7
//
pub const ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS: c_uint = 0x8000  /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */;
pub const ARIZONA_SLIMBUS_SUBSYS_OVERCLOCKED_STS_MASK: c_uint = 0x8000  /* SLIMBUS_SUBSYS_OVERCLOCKED_STS */;

pub const ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS: c_uint = 0x4000  /* SLIMBUS_ASYNC_OVERCLOCKED_STS */;
pub const ARIZONA_SLIMBUS_ASYNC_OVERCLOCKED_STS_MASK: c_uint = 0x4000  /* SLIMBUS_ASYNC_OVERCLOCKED_STS */;

pub const ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS: c_uint = 0x2000  /* SLIMBUS_SYNC_OVERCLOCKED_STS */;
pub const ARIZONA_SLIMBUS_SYNC_OVERCLOCKED_STS_MASK: c_uint = 0x2000  /* SLIMBUS_SYNC_OVERCLOCKED_STS */;

pub const ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS: c_uint = 0x1000  /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */;
pub const ARIZONA_ASRC_ASYNC_SYS_OVERCLOCKED_STS_MASK: c_uint = 0x1000  /* ASRC_ASYNC_SYS_OVERCLOCKED_STS */;

pub const ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS: c_uint = 0x0800  /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */;
pub const ARIZONA_ASRC_ASYNC_WARP_OVERCLOCKED_STS_MASK: c_uint = 0x0800  /* ASRC_ASYNC_WARP_OVERCLOCKED_STS */;

pub const ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS: c_uint = 0x0400  /* ASRC_SYNC_SYS_OVERCLOCKED_STS */;
pub const ARIZONA_ASRC_SYNC_SYS_OVERCLOCKED_STS_MASK: c_uint = 0x0400  /* ASRC_SYNC_SYS_OVERCLOCKED_STS */;

pub const ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS: c_uint = 0x0200  /* ASRC_SYNC_WARP_OVERCLOCKED_STS */;
pub const ARIZONA_ASRC_SYNC_WARP_OVERCLOCKED_STS_MASK: c_uint = 0x0200  /* ASRC_SYNC_WARP_OVERCLOCKED_STS */;

pub const ARIZONA_ADSP2_1_OVERCLOCKED_STS: c_uint = 0x0008  /* ADSP2_1_OVERCLOCKED_STS */;
pub const ARIZONA_ADSP2_1_OVERCLOCKED_STS_MASK: c_uint = 0x0008  /* ADSP2_1_OVERCLOCKED_STS */;

pub const ARIZONA_ISRC3_OVERCLOCKED_STS: c_uint = 0x0004  /* ISRC3_OVERCLOCKED_STS */;
pub const ARIZONA_ISRC3_OVERCLOCKED_STS_MASK: c_uint = 0x0004  /* ISRC3_OVERCLOCKED_STS */;

pub const ARIZONA_ISRC2_OVERCLOCKED_STS: c_uint = 0x0002  /* ISRC2_OVERCLOCKED_STS */;
pub const ARIZONA_ISRC2_OVERCLOCKED_STS_MASK: c_uint = 0x0002  /* ISRC2_OVERCLOCKED_STS */;

pub const ARIZONA_ISRC1_OVERCLOCKED_STS: c_uint = 0x0001  /* ISRC1_OVERCLOCKED_STS */;
pub const ARIZONA_ISRC1_OVERCLOCKED_STS_MASK: c_uint = 0x0001  /* ISRC1_OVERCLOCKED_STS */;

//
// R3366 (0xD26) - Interrupt Raw Status 8
//
pub const ARIZONA_SPDIF_OVERCLOCKED_STS: c_uint = 0x8000  /* SPDIF_OVERCLOCKED_STS */;
pub const ARIZONA_SPDIF_OVERCLOCKED_STS_MASK: c_uint = 0x8000  /* SPDIF_OVERCLOCKED_STS */;

pub const ARIZONA_AIF3_UNDERCLOCKED_STS: c_uint = 0x0400  /* AIF3_UNDERCLOCKED_STS */;
pub const ARIZONA_AIF3_UNDERCLOCKED_STS_MASK: c_uint = 0x0400  /* AIF3_UNDERCLOCKED_STS */;

pub const ARIZONA_AIF2_UNDERCLOCKED_STS: c_uint = 0x0200  /* AIF2_UNDERCLOCKED_STS */;
pub const ARIZONA_AIF2_UNDERCLOCKED_STS_MASK: c_uint = 0x0200  /* AIF2_UNDERCLOCKED_STS */;

pub const ARIZONA_AIF1_UNDERCLOCKED_STS: c_uint = 0x0100  /* AIF1_UNDERCLOCKED_STS */;
pub const ARIZONA_AIF1_UNDERCLOCKED_STS_MASK: c_uint = 0x0100  /* AIF1_UNDERCLOCKED_STS */;

pub const ARIZONA_ISRC3_UNDERCLOCKED_STS: c_uint = 0x0080  /* ISRC3_UNDERCLOCKED_STS */;
pub const ARIZONA_ISRC3_UNDERCLOCKED_STS_MASK: c_uint = 0x0080  /* ISRC3_UNDERCLOCKED_STS */;

pub const ARIZONA_ISRC2_UNDERCLOCKED_STS: c_uint = 0x0040  /* ISRC2_UNDERCLOCKED_STS */;
pub const ARIZONA_ISRC2_UNDERCLOCKED_STS_MASK: c_uint = 0x0040  /* ISRC2_UNDERCLOCKED_STS */;

pub const ARIZONA_ISRC1_UNDERCLOCKED_STS: c_uint = 0x0020  /* ISRC1_UNDERCLOCKED_STS */;
pub const ARIZONA_ISRC1_UNDERCLOCKED_STS_MASK: c_uint = 0x0020  /* ISRC1_UNDERCLOCKED_STS */;

pub const ARIZONA_FX_UNDERCLOCKED_STS: c_uint = 0x0010  /* FX_UNDERCLOCKED_STS */;
pub const ARIZONA_FX_UNDERCLOCKED_STS_MASK: c_uint = 0x0010  /* FX_UNDERCLOCKED_STS */;

pub const ARIZONA_ASRC_UNDERCLOCKED_STS: c_uint = 0x0008  /* ASRC_UNDERCLOCKED_STS */;
pub const ARIZONA_ASRC_UNDERCLOCKED_STS_MASK: c_uint = 0x0008  /* ASRC_UNDERCLOCKED_STS */;

pub const ARIZONA_DAC_UNDERCLOCKED_STS: c_uint = 0x0004  /* DAC_UNDERCLOCKED_STS */;
pub const ARIZONA_DAC_UNDERCLOCKED_STS_MASK: c_uint = 0x0004  /* DAC_UNDERCLOCKED_STS */;

pub const ARIZONA_ADC_UNDERCLOCKED_STS: c_uint = 0x0002  /* ADC_UNDERCLOCKED_STS */;
pub const ARIZONA_ADC_UNDERCLOCKED_STS_MASK: c_uint = 0x0002  /* ADC_UNDERCLOCKED_STS */;

pub const ARIZONA_MIXER_UNDERCLOCKED_STS: c_uint = 0x0001  /* MIXER_UNDERCLOCKED_STS */;
pub const ARIZONA_MIXER_UNDERCLOCKED_STS_MASK: c_uint = 0x0001  /* MIXER_UNDERCLOCKED_STS */;

//
// R3368 (0xD28) - Interrupt Raw Status 9
//
pub const ARIZONA_DSP_SHARED_WR_COLL_STS: c_uint = 0x8000  /* DSP_SHARED_WR_COLL_STS */;
pub const ARIZONA_DSP_SHARED_WR_COLL_STS_MASK: c_uint = 0x8000  /* DSP_SHARED_WR_COLL_STS */;

pub const ARIZONA_SPK_SHUTDOWN_STS: c_uint = 0x4000  /* SPK_SHUTDOWN_STS */;
pub const ARIZONA_SPK_SHUTDOWN_STS_MASK: c_uint = 0x4000  /* SPK_SHUTDOWN_STS */;

pub const ARIZONA_SPK1R_SHORT_STS: c_uint = 0x2000  /* SPK1R_SHORT_STS */;
pub const ARIZONA_SPK1R_SHORT_STS_MASK: c_uint = 0x2000  /* SPK1R_SHORT_STS */;

pub const ARIZONA_SPK1L_SHORT_STS: c_uint = 0x1000  /* SPK1L_SHORT_STS */;
pub const ARIZONA_SPK1L_SHORT_STS_MASK: c_uint = 0x1000  /* SPK1L_SHORT_STS */;

pub const ARIZONA_HP3R_SC_NEG_STS: c_uint = 0x0800  /* HP3R_SC_NEG_STS */;
pub const ARIZONA_HP3R_SC_NEG_STS_MASK: c_uint = 0x0800  /* HP3R_SC_NEG_STS */;

pub const ARIZONA_HP3R_SC_POS_STS: c_uint = 0x0400  /* HP3R_SC_POS_STS */;
pub const ARIZONA_HP3R_SC_POS_STS_MASK: c_uint = 0x0400  /* HP3R_SC_POS_STS */;

pub const ARIZONA_HP3L_SC_NEG_STS: c_uint = 0x0200  /* HP3L_SC_NEG_STS */;
pub const ARIZONA_HP3L_SC_NEG_STS_MASK: c_uint = 0x0200  /* HP3L_SC_NEG_STS */;

pub const ARIZONA_HP3L_SC_POS_STS: c_uint = 0x0100  /* HP3L_SC_POS_STS */;
pub const ARIZONA_HP3L_SC_POS_STS_MASK: c_uint = 0x0100  /* HP3L_SC_POS_STS */;

pub const ARIZONA_HP2R_SC_NEG_STS: c_uint = 0x0080  /* HP2R_SC_NEG_STS */;
pub const ARIZONA_HP2R_SC_NEG_STS_MASK: c_uint = 0x0080  /* HP2R_SC_NEG_STS */;

pub const ARIZONA_HP2R_SC_POS_STS: c_uint = 0x0040  /* HP2R_SC_POS_STS */;
pub const ARIZONA_HP2R_SC_POS_STS_MASK: c_uint = 0x0040  /* HP2R_SC_POS_STS */;

pub const ARIZONA_HP2L_SC_NEG_STS: c_uint = 0x0020  /* HP2L_SC_NEG_STS */;
pub const ARIZONA_HP2L_SC_NEG_STS_MASK: c_uint = 0x0020  /* HP2L_SC_NEG_STS */;

pub const ARIZONA_HP2L_SC_POS_STS: c_uint = 0x0010  /* HP2L_SC_POS_STS */;
pub const ARIZONA_HP2L_SC_POS_STS_MASK: c_uint = 0x0010  /* HP2L_SC_POS_STS */;

pub const ARIZONA_HP1R_SC_NEG_STS: c_uint = 0x0008  /* HP1R_SC_NEG_STS */;
pub const ARIZONA_HP1R_SC_NEG_STS_MASK: c_uint = 0x0008  /* HP1R_SC_NEG_STS */;

pub const ARIZONA_HP1R_SC_POS_STS: c_uint = 0x0004  /* HP1R_SC_POS_STS */;
pub const ARIZONA_HP1R_SC_POS_STS_MASK: c_uint = 0x0004  /* HP1R_SC_POS_STS */;

pub const ARIZONA_HP1L_SC_NEG_STS: c_uint = 0x0002  /* HP1L_SC_NEG_STS */;
pub const ARIZONA_HP1L_SC_NEG_STS_MASK: c_uint = 0x0002  /* HP1L_SC_NEG_STS */;

pub const ARIZONA_HP1L_SC_POS_STS: c_uint = 0x0001  /* HP1L_SC_POS_STS */;
pub const ARIZONA_HP1L_SC_POS_STS_MASK: c_uint = 0x0001  /* HP1L_SC_POS_STS */;

//
// R3392 (0xD40) - IRQ Pin Status
//
pub const ARIZONA_IRQ2_STS: c_uint = 0x0002  /* IRQ2_STS */;
pub const ARIZONA_IRQ2_STS_MASK: c_uint = 0x0002  /* IRQ2_STS */;

pub const ARIZONA_IRQ1_STS: c_uint = 0x0001  /* IRQ1_STS */;
pub const ARIZONA_IRQ1_STS_MASK: c_uint = 0x0001  /* IRQ1_STS */;

//
// R3393 (0xD41) - ADSP2 IRQ0
//
pub const ARIZONA_DSP_IRQ2: c_uint = 0x0002  /* DSP_IRQ2 */;
pub const ARIZONA_DSP_IRQ2_MASK: c_uint = 0x0002  /* DSP_IRQ2 */;

pub const ARIZONA_DSP_IRQ1: c_uint = 0x0001  /* DSP_IRQ1 */;
pub const ARIZONA_DSP_IRQ1_MASK: c_uint = 0x0001  /* DSP_IRQ1 */;

//
// R3408 (0xD50) - AOD wkup and trig
//
pub const ARIZONA_MICD_CLAMP_FALL_TRIG_STS: c_uint = 0x0080  /* MICD_CLAMP_FALL_TRIG_STS */;
pub const ARIZONA_MICD_CLAMP_FALL_TRIG_STS_MASK: c_uint = 0x0080  /* MICD_CLAMP_FALL_TRIG_STS */;

pub const ARIZONA_MICD_CLAMP_RISE_TRIG_STS: c_uint = 0x0040  /* MICD_CLAMP_RISE_TRIG_STS */;
pub const ARIZONA_MICD_CLAMP_RISE_TRIG_STS_MASK: c_uint = 0x0040  /* MICD_CLAMP_RISE_TRIG_STS */;

pub const ARIZONA_GP5_FALL_TRIG_STS: c_uint = 0x0020  /* GP5_FALL_TRIG_STS */;
pub const ARIZONA_GP5_FALL_TRIG_STS_MASK: c_uint = 0x0020  /* GP5_FALL_TRIG_STS */;

pub const ARIZONA_GP5_RISE_TRIG_STS: c_uint = 0x0010  /* GP5_RISE_TRIG_STS */;
pub const ARIZONA_GP5_RISE_TRIG_STS_MASK: c_uint = 0x0010  /* GP5_RISE_TRIG_STS */;

pub const ARIZONA_JD1_FALL_TRIG_STS: c_uint = 0x0008  /* JD1_FALL_TRIG_STS */;
pub const ARIZONA_JD1_FALL_TRIG_STS_MASK: c_uint = 0x0008  /* JD1_FALL_TRIG_STS */;

pub const ARIZONA_JD1_RISE_TRIG_STS: c_uint = 0x0004  /* JD1_RISE_TRIG_STS */;
pub const ARIZONA_JD1_RISE_TRIG_STS_MASK: c_uint = 0x0004  /* JD1_RISE_TRIG_STS */;

pub const ARIZONA_JD2_FALL_TRIG_STS: c_uint = 0x0002  /* JD2_FALL_TRIG_STS */;
pub const ARIZONA_JD2_FALL_TRIG_STS_MASK: c_uint = 0x0002  /* JD2_FALL_TRIG_STS */;

pub const ARIZONA_JD2_RISE_TRIG_STS: c_uint = 0x0001  /* JD2_RISE_TRIG_STS */;
pub const ARIZONA_JD2_RISE_TRIG_STS_MASK: c_uint = 0x0001  /* JD2_RISE_TRIG_STS */;

//
// R3409 (0xD51) - AOD IRQ1
//
pub const ARIZONA_MICD_CLAMP_FALL_EINT1: c_uint = 0x0080  /* MICD_CLAMP_FALL_EINT1 */;
pub const ARIZONA_MICD_CLAMP_FALL_EINT1_MASK: c_uint = 0x0080  /* MICD_CLAMP_FALL_EINT1 */;

pub const ARIZONA_MICD_CLAMP_RISE_EINT1: c_uint = 0x0040  /* MICD_CLAMP_RISE_EINT1 */;
pub const ARIZONA_MICD_CLAMP_RISE_EINT1_MASK: c_uint = 0x0040  /* MICD_CLAMP_RISE_EINT1 */;

pub const ARIZONA_GP5_FALL_EINT1: c_uint = 0x0020  /* GP5_FALL_EINT1 */;
pub const ARIZONA_GP5_FALL_EINT1_MASK: c_uint = 0x0020  /* GP5_FALL_EINT1 */;

pub const ARIZONA_GP5_RISE_EINT1: c_uint = 0x0010  /* GP5_RISE_EINT1 */;
pub const ARIZONA_GP5_RISE_EINT1_MASK: c_uint = 0x0010  /* GP5_RISE_EINT1 */;

pub const ARIZONA_JD1_FALL_EINT1: c_uint = 0x0008  /* JD1_FALL_EINT1 */;
pub const ARIZONA_JD1_FALL_EINT1_MASK: c_uint = 0x0008  /* JD1_FALL_EINT1 */;

pub const ARIZONA_JD1_RISE_EINT1: c_uint = 0x0004  /* JD1_RISE_EINT1 */;
pub const ARIZONA_JD1_RISE_EINT1_MASK: c_uint = 0x0004  /* JD1_RISE_EINT1 */;

pub const ARIZONA_JD2_FALL_EINT1: c_uint = 0x0002  /* JD2_FALL_EINT1 */;
pub const ARIZONA_JD2_FALL_EINT1_MASK: c_uint = 0x0002  /* JD2_FALL_EINT1 */;

pub const ARIZONA_JD2_RISE_EINT1: c_uint = 0x0001  /* JD2_RISE_EINT1 */;
pub const ARIZONA_JD2_RISE_EINT1_MASK: c_uint = 0x0001  /* JD2_RISE_EINT1 */;

//
// R3410 (0xD52) - AOD IRQ2
//
pub const ARIZONA_MICD_CLAMP_FALL_EINT2: c_uint = 0x0080  /* MICD_CLAMP_FALL_EINT2 */;
pub const ARIZONA_MICD_CLAMP_FALL_EINT2_MASK: c_uint = 0x0080  /* MICD_CLAMP_FALL_EINT2 */;

pub const ARIZONA_MICD_CLAMP_RISE_EINT2: c_uint = 0x0040  /* MICD_CLAMP_RISE_EINT2 */;
pub const ARIZONA_MICD_CLAMP_RISE_EINT2_MASK: c_uint = 0x0040  /* MICD_CLAMP_RISE_EINT2 */;

pub const ARIZONA_GP5_FALL_EINT2: c_uint = 0x0020  /* GP5_FALL_EINT2 */;
pub const ARIZONA_GP5_FALL_EINT2_MASK: c_uint = 0x0020  /* GP5_FALL_EINT2 */;

pub const ARIZONA_GP5_RISE_EINT2: c_uint = 0x0010  /* GP5_RISE_EINT2 */;
pub const ARIZONA_GP5_RISE_EINT2_MASK: c_uint = 0x0010  /* GP5_RISE_EINT2 */;

pub const ARIZONA_JD1_FALL_EINT2: c_uint = 0x0008  /* JD1_FALL_EINT2 */;
pub const ARIZONA_JD1_FALL_EINT2_MASK: c_uint = 0x0008  /* JD1_FALL_EINT2 */;

pub const ARIZONA_JD1_RISE_EINT2: c_uint = 0x0004  /* JD1_RISE_EINT2 */;
pub const ARIZONA_JD1_RISE_EINT2_MASK: c_uint = 0x0004  /* JD1_RISE_EINT2 */;

pub const ARIZONA_JD2_FALL_EINT2: c_uint = 0x0002  /* JD2_FALL_EINT2 */;
pub const ARIZONA_JD2_FALL_EINT2_MASK: c_uint = 0x0002  /* JD2_FALL_EINT2 */;

pub const ARIZONA_JD2_RISE_EINT2: c_uint = 0x0001  /* JD2_RISE_EINT2 */;
pub const ARIZONA_JD2_RISE_EINT2_MASK: c_uint = 0x0001  /* JD2_RISE_EINT2 */;

//
// R3411 (0xD53) - AOD IRQ Mask IRQ1
//
pub const ARIZONA_IM_GP5_FALL_EINT1: c_uint = 0x0020  /* IM_GP5_FALL_EINT1 */;
pub const ARIZONA_IM_GP5_FALL_EINT1_MASK: c_uint = 0x0020  /* IM_GP5_FALL_EINT1 */;

pub const ARIZONA_IM_GP5_RISE_EINT1: c_uint = 0x0010  /* IM_GP5_RISE_EINT1 */;
pub const ARIZONA_IM_GP5_RISE_EINT1_MASK: c_uint = 0x0010  /* IM_GP5_RISE_EINT1 */;

pub const ARIZONA_IM_JD1_FALL_EINT1: c_uint = 0x0008  /* IM_JD1_FALL_EINT1 */;
pub const ARIZONA_IM_JD1_FALL_EINT1_MASK: c_uint = 0x0008  /* IM_JD1_FALL_EINT1 */;

pub const ARIZONA_IM_JD1_RISE_EINT1: c_uint = 0x0004  /* IM_JD1_RISE_EINT1 */;
pub const ARIZONA_IM_JD1_RISE_EINT1_MASK: c_uint = 0x0004  /* IM_JD1_RISE_EINT1 */;

pub const ARIZONA_IM_JD2_FALL_EINT1: c_uint = 0x0002  /* IM_JD2_FALL_EINT1 */;
pub const ARIZONA_IM_JD2_FALL_EINT1_MASK: c_uint = 0x0002  /* IM_JD2_FALL_EINT1 */;

pub const ARIZONA_IM_JD2_RISE_EINT1: c_uint = 0x0001  /* IM_JD2_RISE_EINT1 */;
pub const ARIZONA_IM_JD2_RISE_EINT1_MASK: c_uint = 0x0001  /* IM_JD2_RISE_EINT1 */;

//
// R3412 (0xD54) - AOD IRQ Mask IRQ2
//
pub const ARIZONA_IM_GP5_FALL_EINT2: c_uint = 0x0020  /* IM_GP5_FALL_EINT2 */;
pub const ARIZONA_IM_GP5_FALL_EINT2_MASK: c_uint = 0x0020  /* IM_GP5_FALL_EINT2 */;

pub const ARIZONA_IM_GP5_RISE_EINT2: c_uint = 0x0010  /* IM_GP5_RISE_EINT2 */;
pub const ARIZONA_IM_GP5_RISE_EINT2_MASK: c_uint = 0x0010  /* IM_GP5_RISE_EINT2 */;

pub const ARIZONA_IM_JD1_FALL_EINT2: c_uint = 0x0008  /* IM_JD1_FALL_EINT2 */;
pub const ARIZONA_IM_JD1_FALL_EINT2_MASK: c_uint = 0x0008  /* IM_JD1_FALL_EINT2 */;

pub const ARIZONA_IM_JD1_RISE_EINT2: c_uint = 0x0004  /* IM_JD1_RISE_EINT2 */;
pub const ARIZONA_IM_JD1_RISE_EINT2_MASK: c_uint = 0x0004  /* IM_JD1_RISE_EINT2 */;

pub const ARIZONA_IM_JD2_FALL_EINT2: c_uint = 0x0002  /* IM_JD2_FALL_EINT2 */;
pub const ARIZONA_IM_JD2_FALL_EINT2_MASK: c_uint = 0x0002  /* IM_JD2_FALL_EINT2 */;

pub const ARIZONA_IM_JD2_RISE_EINT2: c_uint = 0x0001  /* IM_JD2_RISE_EINT2 */;
pub const ARIZONA_IM_JD2_RISE_EINT2_MASK: c_uint = 0x0001  /* IM_JD2_RISE_EINT2 */;

//
// R3413 (0xD55) - AOD IRQ Raw Status
//
pub const ARIZONA_MICD_CLAMP_STS: c_uint = 0x0008  /* MICD_CLAMP_STS */;
pub const ARIZONA_MICD_CLAMP_STS_MASK: c_uint = 0x0008  /* MICD_CLAMP_STS */;

pub const ARIZONA_GP5_STS: c_uint = 0x0004  /* GP5_STS */;
pub const ARIZONA_GP5_STS_MASK: c_uint = 0x0004  /* GP5_STS */;

pub const ARIZONA_JD2_STS: c_uint = 0x0002  /* JD2_STS */;
pub const ARIZONA_JD2_STS_MASK: c_uint = 0x0002  /* JD2_STS */;

pub const ARIZONA_JD1_STS: c_uint = 0x0001  /* JD1_STS */;
pub const ARIZONA_JD1_STS_MASK: c_uint = 0x0001  /* JD1_STS */;

//
// R3414 (0xD56) - Jack detect debounce
//
pub const ARIZONA_MICD_CLAMP_DB: c_uint = 0x0008  /* MICD_CLAMP_DB */;
pub const ARIZONA_MICD_CLAMP_DB_MASK: c_uint = 0x0008  /* MICD_CLAMP_DB */;

pub const ARIZONA_JD2_DB: c_uint = 0x0002  /* JD2_DB */;
pub const ARIZONA_JD2_DB_MASK: c_uint = 0x0002  /* JD2_DB */;

pub const ARIZONA_JD1_DB: c_uint = 0x0001  /* JD1_DB */;
pub const ARIZONA_JD1_DB_MASK: c_uint = 0x0001  /* JD1_DB */;

//
// R3584 (0xE00) - FX_Ctrl1
//
pub const ARIZONA_FX_RATE_MASK: c_uint = 0x7800  /* FX_RATE - [14:11] */;

//
// R3585 (0xE01) - FX_Ctrl2
//
pub const ARIZONA_FX_STS_MASK: c_uint = 0xFFF0  /* FX_STS - [15:4] */;

//
// R3600 (0xE10) - EQ1_1
//
pub const ARIZONA_EQ1_B1_GAIN_MASK: c_uint = 0xF800  /* EQ1_B1_GAIN - [15:11] */;

pub const ARIZONA_EQ1_B2_GAIN_MASK: c_uint = 0x07C0  /* EQ1_B2_GAIN - [10:6] */;

pub const ARIZONA_EQ1_B3_GAIN_MASK: c_uint = 0x003E  /* EQ1_B3_GAIN - [5:1] */;

pub const ARIZONA_EQ1_ENA: c_uint = 0x0001  /* EQ1_ENA */;
pub const ARIZONA_EQ1_ENA_MASK: c_uint = 0x0001  /* EQ1_ENA */;

//
// R3601 (0xE11) - EQ1_2
//
pub const ARIZONA_EQ1_B4_GAIN_MASK: c_uint = 0xF800  /* EQ1_B4_GAIN - [15:11] */;

pub const ARIZONA_EQ1_B5_GAIN_MASK: c_uint = 0x07C0  /* EQ1_B5_GAIN - [10:6] */;

pub const ARIZONA_EQ1_B1_MODE: c_uint = 0x0001  /* EQ1_B1_MODE */;
pub const ARIZONA_EQ1_B1_MODE_MASK: c_uint = 0x0001  /* EQ1_B1_MODE */;

//
// R3602 (0xE12) - EQ1_3
//
pub const ARIZONA_EQ1_B1_A_MASK: c_uint = 0xFFFF  /* EQ1_B1_A - [15:0] */;

//
// R3603 (0xE13) - EQ1_4
//
pub const ARIZONA_EQ1_B1_B_MASK: c_uint = 0xFFFF  /* EQ1_B1_B - [15:0] */;

//
// R3604 (0xE14) - EQ1_5
//
pub const ARIZONA_EQ1_B1_PG_MASK: c_uint = 0xFFFF  /* EQ1_B1_PG - [15:0] */;

//
// R3605 (0xE15) - EQ1_6
//
pub const ARIZONA_EQ1_B2_A_MASK: c_uint = 0xFFFF  /* EQ1_B2_A - [15:0] */;

//
// R3606 (0xE16) - EQ1_7
//
pub const ARIZONA_EQ1_B2_B_MASK: c_uint = 0xFFFF  /* EQ1_B2_B - [15:0] */;

//
// R3607 (0xE17) - EQ1_8
//
pub const ARIZONA_EQ1_B2_C_MASK: c_uint = 0xFFFF  /* EQ1_B2_C - [15:0] */;

//
// R3608 (0xE18) - EQ1_9
//
pub const ARIZONA_EQ1_B2_PG_MASK: c_uint = 0xFFFF  /* EQ1_B2_PG - [15:0] */;

//
// R3609 (0xE19) - EQ1_10
//
pub const ARIZONA_EQ1_B3_A_MASK: c_uint = 0xFFFF  /* EQ1_B3_A - [15:0] */;

//
// R3610 (0xE1A) - EQ1_11
//
pub const ARIZONA_EQ1_B3_B_MASK: c_uint = 0xFFFF  /* EQ1_B3_B - [15:0] */;

//
// R3611 (0xE1B) - EQ1_12
//
pub const ARIZONA_EQ1_B3_C_MASK: c_uint = 0xFFFF  /* EQ1_B3_C - [15:0] */;

//
// R3612 (0xE1C) - EQ1_13
//
pub const ARIZONA_EQ1_B3_PG_MASK: c_uint = 0xFFFF  /* EQ1_B3_PG - [15:0] */;

//
// R3613 (0xE1D) - EQ1_14
//
pub const ARIZONA_EQ1_B4_A_MASK: c_uint = 0xFFFF  /* EQ1_B4_A - [15:0] */;

//
// R3614 (0xE1E) - EQ1_15
//
pub const ARIZONA_EQ1_B4_B_MASK: c_uint = 0xFFFF  /* EQ1_B4_B - [15:0] */;

//
// R3615 (0xE1F) - EQ1_16
//
pub const ARIZONA_EQ1_B4_C_MASK: c_uint = 0xFFFF  /* EQ1_B4_C - [15:0] */;

//
// R3616 (0xE20) - EQ1_17
//
pub const ARIZONA_EQ1_B4_PG_MASK: c_uint = 0xFFFF  /* EQ1_B4_PG - [15:0] */;

//
// R3617 (0xE21) - EQ1_18
//
pub const ARIZONA_EQ1_B5_A_MASK: c_uint = 0xFFFF  /* EQ1_B5_A - [15:0] */;

//
// R3618 (0xE22) - EQ1_19
//
pub const ARIZONA_EQ1_B5_B_MASK: c_uint = 0xFFFF  /* EQ1_B5_B - [15:0] */;

//
// R3619 (0xE23) - EQ1_20
//
pub const ARIZONA_EQ1_B5_PG_MASK: c_uint = 0xFFFF  /* EQ1_B5_PG - [15:0] */;

//
// R3620 (0xE24) - EQ1_21
//
pub const ARIZONA_EQ1_B1_C_MASK: c_uint = 0xFFFF  /* EQ1_B1_C - [15:0] */;

//
// R3622 (0xE26) - EQ2_1
//
pub const ARIZONA_EQ2_B1_GAIN_MASK: c_uint = 0xF800  /* EQ2_B1_GAIN - [15:11] */;

pub const ARIZONA_EQ2_B2_GAIN_MASK: c_uint = 0x07C0  /* EQ2_B2_GAIN - [10:6] */;

pub const ARIZONA_EQ2_B3_GAIN_MASK: c_uint = 0x003E  /* EQ2_B3_GAIN - [5:1] */;

pub const ARIZONA_EQ2_ENA: c_uint = 0x0001  /* EQ2_ENA */;
pub const ARIZONA_EQ2_ENA_MASK: c_uint = 0x0001  /* EQ2_ENA */;

//
// R3623 (0xE27) - EQ2_2
//
pub const ARIZONA_EQ2_B4_GAIN_MASK: c_uint = 0xF800  /* EQ2_B4_GAIN - [15:11] */;

pub const ARIZONA_EQ2_B5_GAIN_MASK: c_uint = 0x07C0  /* EQ2_B5_GAIN - [10:6] */;

pub const ARIZONA_EQ2_B1_MODE: c_uint = 0x0001  /* EQ2_B1_MODE */;
pub const ARIZONA_EQ2_B1_MODE_MASK: c_uint = 0x0001  /* EQ2_B1_MODE */;

//
// R3624 (0xE28) - EQ2_3
//
pub const ARIZONA_EQ2_B1_A_MASK: c_uint = 0xFFFF  /* EQ2_B1_A - [15:0] */;

//
// R3625 (0xE29) - EQ2_4
//
pub const ARIZONA_EQ2_B1_B_MASK: c_uint = 0xFFFF  /* EQ2_B1_B - [15:0] */;

//
// R3626 (0xE2A) - EQ2_5
//
pub const ARIZONA_EQ2_B1_PG_MASK: c_uint = 0xFFFF  /* EQ2_B1_PG - [15:0] */;

//
// R3627 (0xE2B) - EQ2_6
//
pub const ARIZONA_EQ2_B2_A_MASK: c_uint = 0xFFFF  /* EQ2_B2_A - [15:0] */;

//
// R3628 (0xE2C) - EQ2_7
//
pub const ARIZONA_EQ2_B2_B_MASK: c_uint = 0xFFFF  /* EQ2_B2_B - [15:0] */;

//
// R3629 (0xE2D) - EQ2_8
//
pub const ARIZONA_EQ2_B2_C_MASK: c_uint = 0xFFFF  /* EQ2_B2_C - [15:0] */;

//
// R3630 (0xE2E) - EQ2_9
//
pub const ARIZONA_EQ2_B2_PG_MASK: c_uint = 0xFFFF  /* EQ2_B2_PG - [15:0] */;

//
// R3631 (0xE2F) - EQ2_10
//
pub const ARIZONA_EQ2_B3_A_MASK: c_uint = 0xFFFF  /* EQ2_B3_A - [15:0] */;

//
// R3632 (0xE30) - EQ2_11
//
pub const ARIZONA_EQ2_B3_B_MASK: c_uint = 0xFFFF  /* EQ2_B3_B - [15:0] */;

//
// R3633 (0xE31) - EQ2_12
//
pub const ARIZONA_EQ2_B3_C_MASK: c_uint = 0xFFFF  /* EQ2_B3_C - [15:0] */;

//
// R3634 (0xE32) - EQ2_13
//
pub const ARIZONA_EQ2_B3_PG_MASK: c_uint = 0xFFFF  /* EQ2_B3_PG - [15:0] */;

//
// R3635 (0xE33) - EQ2_14
//
pub const ARIZONA_EQ2_B4_A_MASK: c_uint = 0xFFFF  /* EQ2_B4_A - [15:0] */;

//
// R3636 (0xE34) - EQ2_15
//
pub const ARIZONA_EQ2_B4_B_MASK: c_uint = 0xFFFF  /* EQ2_B4_B - [15:0] */;

//
// R3637 (0xE35) - EQ2_16
//
pub const ARIZONA_EQ2_B4_C_MASK: c_uint = 0xFFFF  /* EQ2_B4_C - [15:0] */;

//
// R3638 (0xE36) - EQ2_17
//
pub const ARIZONA_EQ2_B4_PG_MASK: c_uint = 0xFFFF  /* EQ2_B4_PG - [15:0] */;

//
// R3639 (0xE37) - EQ2_18
//
pub const ARIZONA_EQ2_B5_A_MASK: c_uint = 0xFFFF  /* EQ2_B5_A - [15:0] */;

//
// R3640 (0xE38) - EQ2_19
//
pub const ARIZONA_EQ2_B5_B_MASK: c_uint = 0xFFFF  /* EQ2_B5_B - [15:0] */;

//
// R3641 (0xE39) - EQ2_20
//
pub const ARIZONA_EQ2_B5_PG_MASK: c_uint = 0xFFFF  /* EQ2_B5_PG - [15:0] */;

//
// R3642 (0xE3A) - EQ2_21
//
pub const ARIZONA_EQ2_B1_C_MASK: c_uint = 0xFFFF  /* EQ2_B1_C - [15:0] */;

//
// R3644 (0xE3C) - EQ3_1
//
pub const ARIZONA_EQ3_B1_GAIN_MASK: c_uint = 0xF800  /* EQ3_B1_GAIN - [15:11] */;

pub const ARIZONA_EQ3_B2_GAIN_MASK: c_uint = 0x07C0  /* EQ3_B2_GAIN - [10:6] */;

pub const ARIZONA_EQ3_B3_GAIN_MASK: c_uint = 0x003E  /* EQ3_B3_GAIN - [5:1] */;

pub const ARIZONA_EQ3_ENA: c_uint = 0x0001  /* EQ3_ENA */;
pub const ARIZONA_EQ3_ENA_MASK: c_uint = 0x0001  /* EQ3_ENA */;

//
// R3645 (0xE3D) - EQ3_2
//
pub const ARIZONA_EQ3_B4_GAIN_MASK: c_uint = 0xF800  /* EQ3_B4_GAIN - [15:11] */;

pub const ARIZONA_EQ3_B5_GAIN_MASK: c_uint = 0x07C0  /* EQ3_B5_GAIN - [10:6] */;

pub const ARIZONA_EQ3_B1_MODE: c_uint = 0x0001  /* EQ3_B1_MODE */;
pub const ARIZONA_EQ3_B1_MODE_MASK: c_uint = 0x0001  /* EQ3_B1_MODE */;

//
// R3646 (0xE3E) - EQ3_3
//
pub const ARIZONA_EQ3_B1_A_MASK: c_uint = 0xFFFF  /* EQ3_B1_A - [15:0] */;

//
// R3647 (0xE3F) - EQ3_4
//
pub const ARIZONA_EQ3_B1_B_MASK: c_uint = 0xFFFF  /* EQ3_B1_B - [15:0] */;

//
// R3648 (0xE40) - EQ3_5
//
pub const ARIZONA_EQ3_B1_PG_MASK: c_uint = 0xFFFF  /* EQ3_B1_PG - [15:0] */;

//
// R3649 (0xE41) - EQ3_6
//
pub const ARIZONA_EQ3_B2_A_MASK: c_uint = 0xFFFF  /* EQ3_B2_A - [15:0] */;

//
// R3650 (0xE42) - EQ3_7
//
pub const ARIZONA_EQ3_B2_B_MASK: c_uint = 0xFFFF  /* EQ3_B2_B - [15:0] */;

//
// R3651 (0xE43) - EQ3_8
//
pub const ARIZONA_EQ3_B2_C_MASK: c_uint = 0xFFFF  /* EQ3_B2_C - [15:0] */;

//
// R3652 (0xE44) - EQ3_9
//
pub const ARIZONA_EQ3_B2_PG_MASK: c_uint = 0xFFFF  /* EQ3_B2_PG - [15:0] */;

//
// R3653 (0xE45) - EQ3_10
//
pub const ARIZONA_EQ3_B3_A_MASK: c_uint = 0xFFFF  /* EQ3_B3_A - [15:0] */;

//
// R3654 (0xE46) - EQ3_11
//
pub const ARIZONA_EQ3_B3_B_MASK: c_uint = 0xFFFF  /* EQ3_B3_B - [15:0] */;

//
// R3655 (0xE47) - EQ3_12
//
pub const ARIZONA_EQ3_B3_C_MASK: c_uint = 0xFFFF  /* EQ3_B3_C - [15:0] */;

//
// R3656 (0xE48) - EQ3_13
//
pub const ARIZONA_EQ3_B3_PG_MASK: c_uint = 0xFFFF  /* EQ3_B3_PG - [15:0] */;

//
// R3657 (0xE49) - EQ3_14
//
pub const ARIZONA_EQ3_B4_A_MASK: c_uint = 0xFFFF  /* EQ3_B4_A - [15:0] */;

//
// R3658 (0xE4A) - EQ3_15
//
pub const ARIZONA_EQ3_B4_B_MASK: c_uint = 0xFFFF  /* EQ3_B4_B - [15:0] */;

//
// R3659 (0xE4B) - EQ3_16
//
pub const ARIZONA_EQ3_B4_C_MASK: c_uint = 0xFFFF  /* EQ3_B4_C - [15:0] */;

//
// R3660 (0xE4C) - EQ3_17
//
pub const ARIZONA_EQ3_B4_PG_MASK: c_uint = 0xFFFF  /* EQ3_B4_PG - [15:0] */;

//
// R3661 (0xE4D) - EQ3_18
//
pub const ARIZONA_EQ3_B5_A_MASK: c_uint = 0xFFFF  /* EQ3_B5_A - [15:0] */;

//
// R3662 (0xE4E) - EQ3_19
//
pub const ARIZONA_EQ3_B5_B_MASK: c_uint = 0xFFFF  /* EQ3_B5_B - [15:0] */;

//
// R3663 (0xE4F) - EQ3_20
//
pub const ARIZONA_EQ3_B5_PG_MASK: c_uint = 0xFFFF  /* EQ3_B5_PG - [15:0] */;

//
// R3664 (0xE50) - EQ3_21
//
pub const ARIZONA_EQ3_B1_C_MASK: c_uint = 0xFFFF  /* EQ3_B1_C - [15:0] */;

//
// R3666 (0xE52) - EQ4_1
//
pub const ARIZONA_EQ4_B1_GAIN_MASK: c_uint = 0xF800  /* EQ4_B1_GAIN - [15:11] */;

pub const ARIZONA_EQ4_B2_GAIN_MASK: c_uint = 0x07C0  /* EQ4_B2_GAIN - [10:6] */;

pub const ARIZONA_EQ4_B3_GAIN_MASK: c_uint = 0x003E  /* EQ4_B3_GAIN - [5:1] */;

pub const ARIZONA_EQ4_ENA: c_uint = 0x0001  /* EQ4_ENA */;
pub const ARIZONA_EQ4_ENA_MASK: c_uint = 0x0001  /* EQ4_ENA */;

//
// R3667 (0xE53) - EQ4_2
//
pub const ARIZONA_EQ4_B4_GAIN_MASK: c_uint = 0xF800  /* EQ4_B4_GAIN - [15:11] */;

pub const ARIZONA_EQ4_B5_GAIN_MASK: c_uint = 0x07C0  /* EQ4_B5_GAIN - [10:6] */;

pub const ARIZONA_EQ4_B1_MODE: c_uint = 0x0001  /* EQ4_B1_MODE */;
pub const ARIZONA_EQ4_B1_MODE_MASK: c_uint = 0x0001  /* EQ4_B1_MODE */;

//
// R3668 (0xE54) - EQ4_3
//
pub const ARIZONA_EQ4_B1_A_MASK: c_uint = 0xFFFF  /* EQ4_B1_A - [15:0] */;

//
// R3669 (0xE55) - EQ4_4
//
pub const ARIZONA_EQ4_B1_B_MASK: c_uint = 0xFFFF  /* EQ4_B1_B - [15:0] */;

//
// R3670 (0xE56) - EQ4_5
//
pub const ARIZONA_EQ4_B1_PG_MASK: c_uint = 0xFFFF  /* EQ4_B1_PG - [15:0] */;

//
// R3671 (0xE57) - EQ4_6
//
pub const ARIZONA_EQ4_B2_A_MASK: c_uint = 0xFFFF  /* EQ4_B2_A - [15:0] */;

//
// R3672 (0xE58) - EQ4_7
//
pub const ARIZONA_EQ4_B2_B_MASK: c_uint = 0xFFFF  /* EQ4_B2_B - [15:0] */;

//
// R3673 (0xE59) - EQ4_8
//
pub const ARIZONA_EQ4_B2_C_MASK: c_uint = 0xFFFF  /* EQ4_B2_C - [15:0] */;

//
// R3674 (0xE5A) - EQ4_9
//
pub const ARIZONA_EQ4_B2_PG_MASK: c_uint = 0xFFFF  /* EQ4_B2_PG - [15:0] */;

//
// R3675 (0xE5B) - EQ4_10
//
pub const ARIZONA_EQ4_B3_A_MASK: c_uint = 0xFFFF  /* EQ4_B3_A - [15:0] */;

//
// R3676 (0xE5C) - EQ4_11
//
pub const ARIZONA_EQ4_B3_B_MASK: c_uint = 0xFFFF  /* EQ4_B3_B - [15:0] */;

//
// R3677 (0xE5D) - EQ4_12
//
pub const ARIZONA_EQ4_B3_C_MASK: c_uint = 0xFFFF  /* EQ4_B3_C - [15:0] */;

//
// R3678 (0xE5E) - EQ4_13
//
pub const ARIZONA_EQ4_B3_PG_MASK: c_uint = 0xFFFF  /* EQ4_B3_PG - [15:0] */;

//
// R3679 (0xE5F) - EQ4_14
//
pub const ARIZONA_EQ4_B4_A_MASK: c_uint = 0xFFFF  /* EQ4_B4_A - [15:0] */;

//
// R3680 (0xE60) - EQ4_15
//
pub const ARIZONA_EQ4_B4_B_MASK: c_uint = 0xFFFF  /* EQ4_B4_B - [15:0] */;

//
// R3681 (0xE61) - EQ4_16
//
pub const ARIZONA_EQ4_B4_C_MASK: c_uint = 0xFFFF  /* EQ4_B4_C - [15:0] */;

//
// R3682 (0xE62) - EQ4_17
//
pub const ARIZONA_EQ4_B4_PG_MASK: c_uint = 0xFFFF  /* EQ4_B4_PG - [15:0] */;

//
// R3683 (0xE63) - EQ4_18
//
pub const ARIZONA_EQ4_B5_A_MASK: c_uint = 0xFFFF  /* EQ4_B5_A - [15:0] */;

//
// R3684 (0xE64) - EQ4_19
//
pub const ARIZONA_EQ4_B5_B_MASK: c_uint = 0xFFFF  /* EQ4_B5_B - [15:0] */;

//
// R3685 (0xE65) - EQ4_20
//
pub const ARIZONA_EQ4_B5_PG_MASK: c_uint = 0xFFFF  /* EQ4_B5_PG - [15:0] */;

//
// R3686 (0xE66) - EQ4_21
//
pub const ARIZONA_EQ4_B1_C_MASK: c_uint = 0xFFFF  /* EQ4_B1_C - [15:0] */;

//
// R3712 (0xE80) - DRC1 ctrl1
//
pub const ARIZONA_DRC1_SIG_DET_RMS_MASK: c_uint = 0xF800  /* DRC1_SIG_DET_RMS - [15:11] */;

pub const ARIZONA_DRC1_SIG_DET_PK_MASK: c_uint = 0x0600  /* DRC1_SIG_DET_PK - [10:9] */;

pub const ARIZONA_DRC1_NG_ENA: c_uint = 0x0100  /* DRC1_NG_ENA */;
pub const ARIZONA_DRC1_NG_ENA_MASK: c_uint = 0x0100  /* DRC1_NG_ENA */;

pub const ARIZONA_DRC1_SIG_DET_MODE: c_uint = 0x0080  /* DRC1_SIG_DET_MODE */;
pub const ARIZONA_DRC1_SIG_DET_MODE_MASK: c_uint = 0x0080  /* DRC1_SIG_DET_MODE */;

pub const ARIZONA_DRC1_SIG_DET: c_uint = 0x0040  /* DRC1_SIG_DET */;
pub const ARIZONA_DRC1_SIG_DET_MASK: c_uint = 0x0040  /* DRC1_SIG_DET */;

pub const ARIZONA_DRC1_KNEE2_OP_ENA: c_uint = 0x0020  /* DRC1_KNEE2_OP_ENA */;
pub const ARIZONA_DRC1_KNEE2_OP_ENA_MASK: c_uint = 0x0020  /* DRC1_KNEE2_OP_ENA */;

pub const ARIZONA_DRC1_QR: c_uint = 0x0010  /* DRC1_QR */;
pub const ARIZONA_DRC1_QR_MASK: c_uint = 0x0010  /* DRC1_QR */;

pub const ARIZONA_DRC1_ANTICLIP: c_uint = 0x0008  /* DRC1_ANTICLIP */;
pub const ARIZONA_DRC1_ANTICLIP_MASK: c_uint = 0x0008  /* DRC1_ANTICLIP */;

pub const ARIZONA_DRC1L_ENA: c_uint = 0x0002  /* DRC1L_ENA */;
pub const ARIZONA_DRC1L_ENA_MASK: c_uint = 0x0002  /* DRC1L_ENA */;

pub const ARIZONA_DRC1R_ENA: c_uint = 0x0001  /* DRC1R_ENA */;
pub const ARIZONA_DRC1R_ENA_MASK: c_uint = 0x0001  /* DRC1R_ENA */;

//
// R3713 (0xE81) - DRC1 ctrl2
//
pub const ARIZONA_DRC1_ATK_MASK: c_uint = 0x1E00  /* DRC1_ATK - [12:9] */;

pub const ARIZONA_DRC1_DCY_MASK: c_uint = 0x01E0  /* DRC1_DCY - [8:5] */;

pub const ARIZONA_DRC1_MINGAIN_MASK: c_uint = 0x001C  /* DRC1_MINGAIN - [4:2] */;

pub const ARIZONA_DRC1_MAXGAIN_MASK: c_uint = 0x0003  /* DRC1_MAXGAIN - [1:0] */;

//
// R3714 (0xE82) - DRC1 ctrl3
//
pub const ARIZONA_DRC1_NG_MINGAIN_MASK: c_uint = 0xF000  /* DRC1_NG_MINGAIN - [15:12] */;

pub const ARIZONA_DRC1_NG_EXP_MASK: c_uint = 0x0C00  /* DRC1_NG_EXP - [11:10] */;

pub const ARIZONA_DRC1_QR_THR_MASK: c_uint = 0x0300  /* DRC1_QR_THR - [9:8] */;

pub const ARIZONA_DRC1_QR_DCY_MASK: c_uint = 0x00C0  /* DRC1_QR_DCY - [7:6] */;

pub const ARIZONA_DRC1_HI_COMP_MASK: c_uint = 0x0038  /* DRC1_HI_COMP - [5:3] */;

pub const ARIZONA_DRC1_LO_COMP_MASK: c_uint = 0x0007  /* DRC1_LO_COMP - [2:0] */;

//
// R3715 (0xE83) - DRC1 ctrl4
//
pub const ARIZONA_DRC1_KNEE_IP_MASK: c_uint = 0x07E0  /* DRC1_KNEE_IP - [10:5] */;

pub const ARIZONA_DRC1_KNEE_OP_MASK: c_uint = 0x001F  /* DRC1_KNEE_OP - [4:0] */;

//
// R3716 (0xE84) - DRC1 ctrl5
//
pub const ARIZONA_DRC1_KNEE2_IP_MASK: c_uint = 0x03E0  /* DRC1_KNEE2_IP - [9:5] */;

pub const ARIZONA_DRC1_KNEE2_OP_MASK: c_uint = 0x001F  /* DRC1_KNEE2_OP - [4:0] */;

//
// R3721 (0xE89) - DRC2 ctrl1
//
pub const ARIZONA_DRC2_SIG_DET_RMS_MASK: c_uint = 0xF800  /* DRC2_SIG_DET_RMS - [15:11] */;

pub const ARIZONA_DRC2_SIG_DET_PK_MASK: c_uint = 0x0600  /* DRC2_SIG_DET_PK - [10:9] */;

pub const ARIZONA_DRC2_NG_ENA: c_uint = 0x0100  /* DRC2_NG_ENA */;
pub const ARIZONA_DRC2_NG_ENA_MASK: c_uint = 0x0100  /* DRC2_NG_ENA */;

pub const ARIZONA_DRC2_SIG_DET_MODE: c_uint = 0x0080  /* DRC2_SIG_DET_MODE */;
pub const ARIZONA_DRC2_SIG_DET_MODE_MASK: c_uint = 0x0080  /* DRC2_SIG_DET_MODE */;

pub const ARIZONA_DRC2_SIG_DET: c_uint = 0x0040  /* DRC2_SIG_DET */;
pub const ARIZONA_DRC2_SIG_DET_MASK: c_uint = 0x0040  /* DRC2_SIG_DET */;

pub const ARIZONA_DRC2_KNEE2_OP_ENA: c_uint = 0x0020  /* DRC2_KNEE2_OP_ENA */;
pub const ARIZONA_DRC2_KNEE2_OP_ENA_MASK: c_uint = 0x0020  /* DRC2_KNEE2_OP_ENA */;

pub const ARIZONA_DRC2_QR: c_uint = 0x0010  /* DRC2_QR */;
pub const ARIZONA_DRC2_QR_MASK: c_uint = 0x0010  /* DRC2_QR */;

pub const ARIZONA_DRC2_ANTICLIP: c_uint = 0x0008  /* DRC2_ANTICLIP */;
pub const ARIZONA_DRC2_ANTICLIP_MASK: c_uint = 0x0008  /* DRC2_ANTICLIP */;

pub const ARIZONA_DRC2L_ENA: c_uint = 0x0002  /* DRC2L_ENA */;
pub const ARIZONA_DRC2L_ENA_MASK: c_uint = 0x0002  /* DRC2L_ENA */;

pub const ARIZONA_DRC2R_ENA: c_uint = 0x0001  /* DRC2R_ENA */;
pub const ARIZONA_DRC2R_ENA_MASK: c_uint = 0x0001  /* DRC2R_ENA */;

//
// R3722 (0xE8A) - DRC2 ctrl2
//
pub const ARIZONA_DRC2_ATK_MASK: c_uint = 0x1E00  /* DRC2_ATK - [12:9] */;

pub const ARIZONA_DRC2_DCY_MASK: c_uint = 0x01E0  /* DRC2_DCY - [8:5] */;

pub const ARIZONA_DRC2_MINGAIN_MASK: c_uint = 0x001C  /* DRC2_MINGAIN - [4:2] */;

pub const ARIZONA_DRC2_MAXGAIN_MASK: c_uint = 0x0003  /* DRC2_MAXGAIN - [1:0] */;

//
// R3723 (0xE8B) - DRC2 ctrl3
//
pub const ARIZONA_DRC2_NG_MINGAIN_MASK: c_uint = 0xF000  /* DRC2_NG_MINGAIN - [15:12] */;

pub const ARIZONA_DRC2_NG_EXP_MASK: c_uint = 0x0C00  /* DRC2_NG_EXP - [11:10] */;

pub const ARIZONA_DRC2_QR_THR_MASK: c_uint = 0x0300  /* DRC2_QR_THR - [9:8] */;

pub const ARIZONA_DRC2_QR_DCY_MASK: c_uint = 0x00C0  /* DRC2_QR_DCY - [7:6] */;

pub const ARIZONA_DRC2_HI_COMP_MASK: c_uint = 0x0038  /* DRC2_HI_COMP - [5:3] */;

pub const ARIZONA_DRC2_LO_COMP_MASK: c_uint = 0x0007  /* DRC2_LO_COMP - [2:0] */;

//
// R3724 (0xE8C) - DRC2 ctrl4
//
pub const ARIZONA_DRC2_KNEE_IP_MASK: c_uint = 0x07E0  /* DRC2_KNEE_IP - [10:5] */;

pub const ARIZONA_DRC2_KNEE_OP_MASK: c_uint = 0x001F  /* DRC2_KNEE_OP - [4:0] */;

//
// R3725 (0xE8D) - DRC2 ctrl5
//
pub const ARIZONA_DRC2_KNEE2_IP_MASK: c_uint = 0x03E0  /* DRC2_KNEE2_IP - [9:5] */;

pub const ARIZONA_DRC2_KNEE2_OP_MASK: c_uint = 0x001F  /* DRC2_KNEE2_OP - [4:0] */;

//
// R3776 (0xEC0) - HPLPF1_1
//
pub const ARIZONA_LHPF1_MODE: c_uint = 0x0002  /* LHPF1_MODE */;
pub const ARIZONA_LHPF1_MODE_MASK: c_uint = 0x0002  /* LHPF1_MODE */;

pub const ARIZONA_LHPF1_ENA: c_uint = 0x0001  /* LHPF1_ENA */;
pub const ARIZONA_LHPF1_ENA_MASK: c_uint = 0x0001  /* LHPF1_ENA */;

//
// R3777 (0xEC1) - HPLPF1_2
//
pub const ARIZONA_LHPF1_COEFF_MASK: c_uint = 0xFFFF  /* LHPF1_COEFF - [15:0] */;

//
// R3780 (0xEC4) - HPLPF2_1
//
pub const ARIZONA_LHPF2_MODE: c_uint = 0x0002  /* LHPF2_MODE */;
pub const ARIZONA_LHPF2_MODE_MASK: c_uint = 0x0002  /* LHPF2_MODE */;

pub const ARIZONA_LHPF2_ENA: c_uint = 0x0001  /* LHPF2_ENA */;
pub const ARIZONA_LHPF2_ENA_MASK: c_uint = 0x0001  /* LHPF2_ENA */;

//
// R3781 (0xEC5) - HPLPF2_2
//
pub const ARIZONA_LHPF2_COEFF_MASK: c_uint = 0xFFFF  /* LHPF2_COEFF - [15:0] */;

//
// R3784 (0xEC8) - HPLPF3_1
//
pub const ARIZONA_LHPF3_MODE: c_uint = 0x0002  /* LHPF3_MODE */;
pub const ARIZONA_LHPF3_MODE_MASK: c_uint = 0x0002  /* LHPF3_MODE */;

pub const ARIZONA_LHPF3_ENA: c_uint = 0x0001  /* LHPF3_ENA */;
pub const ARIZONA_LHPF3_ENA_MASK: c_uint = 0x0001  /* LHPF3_ENA */;

//
// R3785 (0xEC9) - HPLPF3_2
//
pub const ARIZONA_LHPF3_COEFF_MASK: c_uint = 0xFFFF  /* LHPF3_COEFF - [15:0] */;

//
// R3788 (0xECC) - HPLPF4_1
//
pub const ARIZONA_LHPF4_MODE: c_uint = 0x0002  /* LHPF4_MODE */;
pub const ARIZONA_LHPF4_MODE_MASK: c_uint = 0x0002  /* LHPF4_MODE */;

pub const ARIZONA_LHPF4_ENA: c_uint = 0x0001  /* LHPF4_ENA */;
pub const ARIZONA_LHPF4_ENA_MASK: c_uint = 0x0001  /* LHPF4_ENA */;

//
// R3789 (0xECD) - HPLPF4_2
//
pub const ARIZONA_LHPF4_COEFF_MASK: c_uint = 0xFFFF  /* LHPF4_COEFF - [15:0] */;

//
// R3808 (0xEE0) - ASRC_ENABLE
//
pub const ARIZONA_ASRC2L_ENA: c_uint = 0x0008  /* ASRC2L_ENA */;
pub const ARIZONA_ASRC2L_ENA_MASK: c_uint = 0x0008  /* ASRC2L_ENA */;

pub const ARIZONA_ASRC2R_ENA: c_uint = 0x0004  /* ASRC2R_ENA */;
pub const ARIZONA_ASRC2R_ENA_MASK: c_uint = 0x0004  /* ASRC2R_ENA */;

pub const ARIZONA_ASRC1L_ENA: c_uint = 0x0002  /* ASRC1L_ENA */;
pub const ARIZONA_ASRC1L_ENA_MASK: c_uint = 0x0002  /* ASRC1L_ENA */;

pub const ARIZONA_ASRC1R_ENA: c_uint = 0x0001  /* ASRC1R_ENA */;
pub const ARIZONA_ASRC1R_ENA_MASK: c_uint = 0x0001  /* ASRC1R_ENA */;

//
// R3810 (0xEE2) - ASRC_RATE1
//
pub const ARIZONA_ASRC_RATE1_MASK: c_uint = 0x7800  /* ASRC_RATE1 - [14:11] */;

//
// R3811 (0xEE3) - ASRC_RATE2
//
pub const ARIZONA_ASRC_RATE2_MASK: c_uint = 0x7800  /* ASRC_RATE2 - [14:11] */;

//
// R3824 (0xEF0) - ISRC 1 CTRL 1
//
pub const ARIZONA_ISRC1_FSH_MASK: c_uint = 0x7800  /* ISRC1_FSH - [14:11] */;

pub const ARIZONA_ISRC1_CLK_SEL_MASK: c_uint = 0x0700  /* ISRC1_CLK_SEL - [10:8] */;

//
// R3825 (0xEF1) - ISRC 1 CTRL 2
//
pub const ARIZONA_ISRC1_FSL_MASK: c_uint = 0x7800  /* ISRC1_FSL - [14:11] */;

//
// R3826 (0xEF2) - ISRC 1 CTRL 3
//
pub const ARIZONA_ISRC1_INT0_ENA: c_uint = 0x8000  /* ISRC1_INT0_ENA */;
pub const ARIZONA_ISRC1_INT0_ENA_MASK: c_uint = 0x8000  /* ISRC1_INT0_ENA */;

pub const ARIZONA_ISRC1_INT1_ENA: c_uint = 0x4000  /* ISRC1_INT1_ENA */;
pub const ARIZONA_ISRC1_INT1_ENA_MASK: c_uint = 0x4000  /* ISRC1_INT1_ENA */;

pub const ARIZONA_ISRC1_INT2_ENA: c_uint = 0x2000  /* ISRC1_INT2_ENA */;
pub const ARIZONA_ISRC1_INT2_ENA_MASK: c_uint = 0x2000  /* ISRC1_INT2_ENA */;

pub const ARIZONA_ISRC1_INT3_ENA: c_uint = 0x1000  /* ISRC1_INT3_ENA */;
pub const ARIZONA_ISRC1_INT3_ENA_MASK: c_uint = 0x1000  /* ISRC1_INT3_ENA */;

pub const ARIZONA_ISRC1_DEC0_ENA: c_uint = 0x0200  /* ISRC1_DEC0_ENA */;
pub const ARIZONA_ISRC1_DEC0_ENA_MASK: c_uint = 0x0200  /* ISRC1_DEC0_ENA */;

pub const ARIZONA_ISRC1_DEC1_ENA: c_uint = 0x0100  /* ISRC1_DEC1_ENA */;
pub const ARIZONA_ISRC1_DEC1_ENA_MASK: c_uint = 0x0100  /* ISRC1_DEC1_ENA */;

pub const ARIZONA_ISRC1_DEC2_ENA: c_uint = 0x0080  /* ISRC1_DEC2_ENA */;
pub const ARIZONA_ISRC1_DEC2_ENA_MASK: c_uint = 0x0080  /* ISRC1_DEC2_ENA */;

pub const ARIZONA_ISRC1_DEC3_ENA: c_uint = 0x0040  /* ISRC1_DEC3_ENA */;
pub const ARIZONA_ISRC1_DEC3_ENA_MASK: c_uint = 0x0040  /* ISRC1_DEC3_ENA */;

pub const ARIZONA_ISRC1_NOTCH_ENA: c_uint = 0x0001  /* ISRC1_NOTCH_ENA */;
pub const ARIZONA_ISRC1_NOTCH_ENA_MASK: c_uint = 0x0001  /* ISRC1_NOTCH_ENA */;

//
// R3827 (0xEF3) - ISRC 2 CTRL 1
//
pub const ARIZONA_ISRC2_FSH_MASK: c_uint = 0x7800  /* ISRC2_FSH - [14:11] */;

pub const ARIZONA_ISRC2_CLK_SEL_MASK: c_uint = 0x0700  /* ISRC2_CLK_SEL - [10:8] */;

//
// R3828 (0xEF4) - ISRC 2 CTRL 2
//
pub const ARIZONA_ISRC2_FSL_MASK: c_uint = 0x7800  /* ISRC2_FSL - [14:11] */;

//
// R3829 (0xEF5) - ISRC 2 CTRL 3
//
pub const ARIZONA_ISRC2_INT0_ENA: c_uint = 0x8000  /* ISRC2_INT0_ENA */;
pub const ARIZONA_ISRC2_INT0_ENA_MASK: c_uint = 0x8000  /* ISRC2_INT0_ENA */;

pub const ARIZONA_ISRC2_INT1_ENA: c_uint = 0x4000  /* ISRC2_INT1_ENA */;
pub const ARIZONA_ISRC2_INT1_ENA_MASK: c_uint = 0x4000  /* ISRC2_INT1_ENA */;

pub const ARIZONA_ISRC2_INT2_ENA: c_uint = 0x2000  /* ISRC2_INT2_ENA */;
pub const ARIZONA_ISRC2_INT2_ENA_MASK: c_uint = 0x2000  /* ISRC2_INT2_ENA */;

pub const ARIZONA_ISRC2_INT3_ENA: c_uint = 0x1000  /* ISRC2_INT3_ENA */;
pub const ARIZONA_ISRC2_INT3_ENA_MASK: c_uint = 0x1000  /* ISRC2_INT3_ENA */;

pub const ARIZONA_ISRC2_DEC0_ENA: c_uint = 0x0200  /* ISRC2_DEC0_ENA */;
pub const ARIZONA_ISRC2_DEC0_ENA_MASK: c_uint = 0x0200  /* ISRC2_DEC0_ENA */;

pub const ARIZONA_ISRC2_DEC1_ENA: c_uint = 0x0100  /* ISRC2_DEC1_ENA */;
pub const ARIZONA_ISRC2_DEC1_ENA_MASK: c_uint = 0x0100  /* ISRC2_DEC1_ENA */;

pub const ARIZONA_ISRC2_DEC2_ENA: c_uint = 0x0080  /* ISRC2_DEC2_ENA */;
pub const ARIZONA_ISRC2_DEC2_ENA_MASK: c_uint = 0x0080  /* ISRC2_DEC2_ENA */;

pub const ARIZONA_ISRC2_DEC3_ENA: c_uint = 0x0040  /* ISRC2_DEC3_ENA */;
pub const ARIZONA_ISRC2_DEC3_ENA_MASK: c_uint = 0x0040  /* ISRC2_DEC3_ENA */;

pub const ARIZONA_ISRC2_NOTCH_ENA: c_uint = 0x0001  /* ISRC2_NOTCH_ENA */;
pub const ARIZONA_ISRC2_NOTCH_ENA_MASK: c_uint = 0x0001  /* ISRC2_NOTCH_ENA */;

//
// R3830 (0xEF6) - ISRC 3 CTRL 1
//
pub const ARIZONA_ISRC3_FSH_MASK: c_uint = 0x7800  /* ISRC3_FSH - [14:11] */;

pub const ARIZONA_ISRC3_CLK_SEL_MASK: c_uint = 0x0700  /* ISRC3_CLK_SEL - [10:8] */;

//
// R3831 (0xEF7) - ISRC 3 CTRL 2
//
pub const ARIZONA_ISRC3_FSL_MASK: c_uint = 0x7800  /* ISRC3_FSL - [14:11] */;

//
// R3832 (0xEF8) - ISRC 3 CTRL 3
//
pub const ARIZONA_ISRC3_INT0_ENA: c_uint = 0x8000  /* ISRC3_INT0_ENA */;
pub const ARIZONA_ISRC3_INT0_ENA_MASK: c_uint = 0x8000  /* ISRC3_INT0_ENA */;

pub const ARIZONA_ISRC3_INT1_ENA: c_uint = 0x4000  /* ISRC3_INT1_ENA */;
pub const ARIZONA_ISRC3_INT1_ENA_MASK: c_uint = 0x4000  /* ISRC3_INT1_ENA */;

pub const ARIZONA_ISRC3_INT2_ENA: c_uint = 0x2000  /* ISRC3_INT2_ENA */;
pub const ARIZONA_ISRC3_INT2_ENA_MASK: c_uint = 0x2000  /* ISRC3_INT2_ENA */;

pub const ARIZONA_ISRC3_INT3_ENA: c_uint = 0x1000  /* ISRC3_INT3_ENA */;
pub const ARIZONA_ISRC3_INT3_ENA_MASK: c_uint = 0x1000  /* ISRC3_INT3_ENA */;

pub const ARIZONA_ISRC3_DEC0_ENA: c_uint = 0x0200  /* ISRC3_DEC0_ENA */;
pub const ARIZONA_ISRC3_DEC0_ENA_MASK: c_uint = 0x0200  /* ISRC3_DEC0_ENA */;

pub const ARIZONA_ISRC3_DEC1_ENA: c_uint = 0x0100  /* ISRC3_DEC1_ENA */;
pub const ARIZONA_ISRC3_DEC1_ENA_MASK: c_uint = 0x0100  /* ISRC3_DEC1_ENA */;

pub const ARIZONA_ISRC3_DEC2_ENA: c_uint = 0x0080  /* ISRC3_DEC2_ENA */;
pub const ARIZONA_ISRC3_DEC2_ENA_MASK: c_uint = 0x0080  /* ISRC3_DEC2_ENA */;

pub const ARIZONA_ISRC3_DEC3_ENA: c_uint = 0x0040  /* ISRC3_DEC3_ENA */;
pub const ARIZONA_ISRC3_DEC3_ENA_MASK: c_uint = 0x0040  /* ISRC3_DEC3_ENA */;

pub const ARIZONA_ISRC3_NOTCH_ENA: c_uint = 0x0001  /* ISRC3_NOTCH_ENA */;
pub const ARIZONA_ISRC3_NOTCH_ENA_MASK: c_uint = 0x0001  /* ISRC3_NOTCH_ENA */;

//
// R3840 (0xF00) - Clock Control
//
pub const ARIZONA_EXT_NG_SEL_CLR: c_uint = 0x0080  /* EXT_NG_SEL_CLR */;
pub const ARIZONA_EXT_NG_SEL_CLR_MASK: c_uint = 0x0080  /* EXT_NG_SEL_CLR */;

pub const ARIZONA_EXT_NG_SEL_SET: c_uint = 0x0040  /* EXT_NG_SEL_SET */;
pub const ARIZONA_EXT_NG_SEL_SET_MASK: c_uint = 0x0040  /* EXT_NG_SEL_SET */;

pub const ARIZONA_CLK_R_ENA_CLR: c_uint = 0x0020  /* CLK_R_ENA_CLR */;
pub const ARIZONA_CLK_R_ENA_CLR_MASK: c_uint = 0x0020  /* CLK_R_ENA_CLR */;

pub const ARIZONA_CLK_R_ENA_SET: c_uint = 0x0010  /* CLK_R_ENA_SET */;
pub const ARIZONA_CLK_R_ENA_SET_MASK: c_uint = 0x0010  /* CLK_R_ENA_SET */;

pub const ARIZONA_CLK_NG_ENA_CLR: c_uint = 0x0008  /* CLK_NG_ENA_CLR */;
pub const ARIZONA_CLK_NG_ENA_CLR_MASK: c_uint = 0x0008  /* CLK_NG_ENA_CLR */;

pub const ARIZONA_CLK_NG_ENA_SET: c_uint = 0x0004  /* CLK_NG_ENA_SET */;
pub const ARIZONA_CLK_NG_ENA_SET_MASK: c_uint = 0x0004  /* CLK_NG_ENA_SET */;

pub const ARIZONA_CLK_L_ENA_CLR: c_uint = 0x0002  /* CLK_L_ENA_CLR */;
pub const ARIZONA_CLK_L_ENA_CLR_MASK: c_uint = 0x0002  /* CLK_L_ENA_CLR */;

pub const ARIZONA_CLK_L_ENA_SET: c_uint = 0x0001  /* CLK_L_ENA_SET */;
pub const ARIZONA_CLK_L_ENA_SET_MASK: c_uint = 0x0001  /* CLK_L_ENA_SET */;

//
// R3841 (0xF01) - ANC SRC
//
pub const ARIZONA_IN_RXANCR_SEL_MASK: c_uint = 0x0070  /* IN_RXANCR_SEL - [4:6] */;

pub const ARIZONA_IN_RXANCL_SEL_MASK: c_uint = 0x0007  /* IN_RXANCL_SEL - [0:2] */;

//
// R3863 (0xF17) - FCL ADC Reformatter Control
//
pub const ARIZONA_FCL_MIC_MODE_SEL: c_uint = 0x000C  /* FCL_MIC_MODE_SEL - [2:3] */;

//
// R3954 (0xF72) - FCR ADC Reformatter Control
//
pub const ARIZONA_FCR_MIC_MODE_SEL: c_uint = 0x000C  /* FCR_MIC_MODE_SEL - [2:3] */;

//
// R4352 (0x1100) - DSP1 Control 1
//
pub const ARIZONA_DSP1_RATE_MASK: c_uint = 0x7800  /* DSP1_RATE - [14:11] */;

pub const ARIZONA_DSP1_MEM_ENA: c_uint = 0x0010  /* DSP1_MEM_ENA */;
pub const ARIZONA_DSP1_MEM_ENA_MASK: c_uint = 0x0010  /* DSP1_MEM_ENA */;

pub const ARIZONA_DSP1_SYS_ENA: c_uint = 0x0004  /* DSP1_SYS_ENA */;
pub const ARIZONA_DSP1_SYS_ENA_MASK: c_uint = 0x0004  /* DSP1_SYS_ENA */;

pub const ARIZONA_DSP1_CORE_ENA: c_uint = 0x0002  /* DSP1_CORE_ENA */;
pub const ARIZONA_DSP1_CORE_ENA_MASK: c_uint = 0x0002  /* DSP1_CORE_ENA */;

pub const ARIZONA_DSP1_START: c_uint = 0x0001  /* DSP1_START */;
pub const ARIZONA_DSP1_START_MASK: c_uint = 0x0001  /* DSP1_START */;

//
// R4353 (0x1101) - DSP1 Clocking 1
//
pub const ARIZONA_DSP1_CLK_SEL_MASK: c_uint = 0x0007  /* DSP1_CLK_SEL - [2:0] */;

//
// R4356 (0x1104) - DSP1 Status 1
//
pub const ARIZONA_DSP1_RAM_RDY: c_uint = 0x0001  /* DSP1_RAM_RDY */;
pub const ARIZONA_DSP1_RAM_RDY_MASK: c_uint = 0x0001  /* DSP1_RAM_RDY */;

//
// R4357 (0x1105) - DSP1 Status 2
//
pub const ARIZONA_DSP1_PING_FULL: c_uint = 0x8000  /* DSP1_PING_FULL */;
pub const ARIZONA_DSP1_PING_FULL_MASK: c_uint = 0x8000  /* DSP1_PING_FULL */;

pub const ARIZONA_DSP1_PONG_FULL: c_uint = 0x4000  /* DSP1_PONG_FULL */;
pub const ARIZONA_DSP1_PONG_FULL_MASK: c_uint = 0x4000  /* DSP1_PONG_FULL */;

pub const ARIZONA_DSP1_WDMA_ACTIVE_CHANNELS_MASK: c_uint = 0x00FF  /* DSP1_WDMA_ACTIVE_CHANNELS - [7:0] */;

