<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: cvm-oct-dev.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>cvm-oct-dev.h</h1><a href="cvm-oct-dev_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">/*! \file cvm-oct-dev.h</span>
<a name="l00005"></a>00005 <span class="comment">    \brief  Core Driver: Octeon device structure for core driver </span>
<a name="l00006"></a>00006 <span class="comment"> */</span>
<a name="l00007"></a>00007 
<a name="l00008"></a>00008 
<a name="l00009"></a>00009 <span class="preprocessor">#ifndef __CVM_OCT_DEV_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span><span class="preprocessor">#define __CVM_OCT_DEV_H__</span>
<a name="l00011"></a>00011 <span class="preprocessor"></span>
<a name="l00012"></a>00012 <span class="comment">/* CN63XX &amp; CN68XX supports upto 8 queues.</span>
<a name="l00013"></a>00013 <span class="comment">   CN56XX supports upto 5 dma queues. We'll save space for the max.</span>
<a name="l00014"></a>00014 <span class="comment">   possible. */</span>
<a name="l00015"></a>00015 <span class="preprocessor">#define   MAX_DMA_QS            8</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span>
<a name="l00017"></a>00017 <span class="comment">/* Max number of cores in a 56xx */</span>
<a name="l00018"></a>00018 <span class="preprocessor">#define   CN56XX_MAX_CORES           12</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span>
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="preprocessor">#define   CVM_DRV_INIT    1</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define   CVM_DRV_READY   2</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define   CVM_DRV_RESET   3</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 <span class="preprocessor">#define   CVM_DRV_PKO_STOP  0</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define   CVM_DRV_PKO_READY 1</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#define   MAX_OPCODES                32</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">//#define   DMA_CHUNK_LOCK_USE_TAG</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="preprocessor">#define   CVM_PCI_DMA_CHUNK_TAG(i)    (0x11001100 + i)</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span>
<a name="l00038"></a>00038 <span class="comment"></span>
<a name="l00039"></a>00039 <span class="comment">/** Core: The PCI DMA uses instruction chunks to read the DMA instructions</span>
<a name="l00040"></a>00040 <span class="comment"> *  posted by the driver. The chunks are a chained list of fixed-size</span>
<a name="l00041"></a>00041 <span class="comment"> *  buffers. This structure is used solely by the PCI core driver.</span>
<a name="l00042"></a>00042 <span class="comment"> */</span>
<a name="l00043"></a><a class="code" href="structcvm__oct__dma__chunk__t.html">00043</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="preprocessor">#ifdef  DMA_CHUNK_LOCK_USE_TAG</span>
<a name="l00046"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#7eb23c5eaa623f17a854a5f43bb5f569">00046</a> <span class="preprocessor"></span>  uint32_t            tag;
<a name="l00047"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#ba18fda85161ca17c9e14a97f3363ced">00047</a>   uint32_t            resvd_lock;
<a name="l00048"></a>00048 <span class="preprocessor">#else</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="comment">  /** Lock to control access to this structure. */</span>
<a name="l00050"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#f37243888d619cf48228ff344f4109db">00050</a>   cvmx_spinlock_t     lock;
<a name="l00051"></a>00051 <span class="preprocessor">#endif</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00053"></a>00053 <span class="comment">  /** Address of the current instruction chunk. */</span>
<a name="l00054"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#a596b7354e8a7f9b2880ed18a571243e">00054</a>   uint64_t            *buf;
<a name="l00055"></a>00055 <span class="comment"></span>
<a name="l00056"></a>00056 <span class="comment">  /** Size of chunk in the PCI DMA instruction chunked list. */</span>
<a name="l00057"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#41573a4585199ea166226bdfd450277f">00057</a>   uint32_t             chunk_size;
<a name="l00058"></a>00058 <span class="comment"></span>
<a name="l00059"></a>00059 <span class="comment">  /** The current offset into the current chunk where the next DMA</span>
<a name="l00060"></a>00060 <span class="comment">      instruction word is written by host. */</span>
<a name="l00061"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#df6e4e51b6de1f80d0b02e6ef932359c">00061</a>   uint32_t             current_word;
<a name="l00062"></a>00062 <span class="comment"></span>
<a name="l00063"></a>00063 <span class="comment">  /** Total words that can be written in the chunk's free space.  */</span>
<a name="l00064"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#b8318c2e3ed4f1b0272851f9cc653bc5">00064</a>   uint32_t             total_free_words;
<a name="l00065"></a>00065 <span class="comment"></span>
<a name="l00066"></a>00066 <span class="comment">  /** Maximum words that can be written in this chunk. max_words = </span>
<a name="l00067"></a>00067 <span class="comment">      (chunk_size / word_size(8 bytes)) - 1 (for next pointer). */</span>
<a name="l00068"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#a5cd54fef7617e58de08597afc1a71c5">00068</a>   uint32_t             max_words;
<a name="l00069"></a>00069 
<a name="l00070"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#7e475dadcfeb4fc753f719861cb1ad3b">00070</a>   uint64_t             doorbell_reg;
<a name="l00071"></a>00071 <span class="comment"></span>
<a name="l00072"></a>00072 <span class="comment">  /** An extra buffer allocated so that chunks can be quickly chained. */</span>
<a name="l00073"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#11aa84a5bf525015a48718f3ddf35cb4">00073</a>   uint64_t             extra_buf;
<a name="l00074"></a>00074 <span class="comment"></span>
<a name="l00075"></a>00075 <span class="comment">  /** The pool from which the chunks are allocated by driver.</span>
<a name="l00076"></a>00076 <span class="comment">      The Hardware frees them to the same pool. */</span>
<a name="l00077"></a><a class="code" href="structcvm__oct__dma__chunk__t.html#4a4c15a32ccdac5ed82c89c88012be6b">00077</a>   uint32_t             pool;
<a name="l00078"></a>00078 
<a name="l00079"></a>00079 }  <a class="code" href="structcvm__oct__dma__chunk__t.html">cvm_oct_dma_chunk_t</a>;
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 
<a name="l00082"></a>00082 <span class="comment"></span>
<a name="l00083"></a>00083 <span class="comment">/** Core: Software defined PCI DMA Completion byte pool buffer format. */</span> 
<a name="l00084"></a><a class="code" href="structcvm__dma__comp__ptr__t.html">00084</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00085"></a><a class="code" href="structcvm__dma__comp__ptr__t.html#9fe7606082a8eb190344fc82e86a0a6a">00085</a>     uint8_t   comp_byte;
<a name="l00086"></a><a class="code" href="structcvm__dma__comp__ptr__t.html#6f0ca82ecddf1a5f61b08c40ec592b8e">00086</a>     uint8_t   in_use;
<a name="l00087"></a>00087 } <a class="code" href="structcvm__dma__comp__ptr__t.html">cvm_dma_comp_ptr_t</a>;
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="comment">/*</span>
<a name="l00090"></a>00090 <span class="comment">   Core driver allocates an array of type cvm_dma_comp_ptr_t as a free pool of</span>
<a name="l00091"></a>00091 <span class="comment">   completion pointer bytes. Application can call a function to get the next</span>
<a name="l00092"></a>00092 <span class="comment">   available comp_ptr_t. It can use the comp_byte as a completion byte to be</span>
<a name="l00093"></a>00093 <span class="comment">   passed to the DMA hardware. The in_use field is used by the core driver to</span>
<a name="l00094"></a>00094 <span class="comment">   keep track of the entries in the free pool.</span>
<a name="l00095"></a>00095 <span class="comment">*/</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="preprocessor">#define CVM_DMA_COMP_PTR_SIZE   (sizeof(cvm_dma_comp_ptr_t))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>
<a name="l00099"></a>00099 <span class="preprocessor">#define CVM_DMA_COMP_PTR_COUNT  1024</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVM_DMA_COMP_POOL_SIZE  (CVM_DMA_COMP_PTR_COUNT * CVM_DMA_COMP_PTR_SIZE)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a>00102 <span class="comment"></span>
<a name="l00103"></a>00103 <span class="comment">/** Core: Structure to manage software defined Completion byte buffer pool. */</span>
<a name="l00104"></a><a class="code" href="structcvm__oct__comp__ptr__pool__t.html">00104</a> <span class="keyword">typedef</span>  <span class="keyword">struct </span>{
<a name="l00105"></a>00105 <span class="comment"></span>
<a name="l00106"></a>00106 <span class="comment">    /** Lock for the completion words free pool. */</span>
<a name="l00107"></a><a class="code" href="structcvm__oct__comp__ptr__pool__t.html#bea1b74721e829872dafa06e8072a373">00107</a>     cvmx_spinlock_t         lock;
<a name="l00108"></a>00108 <span class="comment"></span>
<a name="l00109"></a>00109 <span class="comment">    /** The completion byte pool. */</span>
<a name="l00110"></a><a class="code" href="structcvm__oct__comp__ptr__pool__t.html#271037c3e613871ffcd612e80056f1d2">00110</a>     <a class="code" href="structcvm__dma__comp__ptr__t.html">cvm_dma_comp_ptr_t</a>     *list;
<a name="l00111"></a>00111 <span class="comment"></span>
<a name="l00112"></a>00112 <span class="comment">    /** The next entry in the completion byte free pool. */</span>
<a name="l00113"></a><a class="code" href="structcvm__oct__comp__ptr__pool__t.html#a344fb06d3bb88e5041508c142de536b">00113</a>     uint32_t                idx;
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 } <a class="code" href="structcvm__oct__comp__ptr__pool__t.html">cvm_oct_comp_ptr_pool_t</a>;
<a name="l00116"></a>00116 
<a name="l00117"></a>00117 
<a name="l00118"></a>00118 <span class="comment"></span>
<a name="l00119"></a>00119 <span class="comment">/** Core: Octeon PKO port and queue numbers corressponding to Octeon PCI output</span>
<a name="l00120"></a>00120 <span class="comment">   queues. */</span>
<a name="l00121"></a><a class="code" href="struct____cvm__pci__pko__qmap.html">00121</a> <span class="keyword">struct </span><a class="code" href="struct____cvm__pci__pko__qmap.html">__cvm_pci_pko_qmap</a> {
<a name="l00122"></a>00122 
<a name="l00123"></a><a class="code" href="struct____cvm__pci__pko__qmap.html#b4ab9bd01a45b80fc3be602d1a53fb21">00123</a>     uint8_t    <a class="code" href="struct____cvm__pci__pko__qmap.html#b4ab9bd01a45b80fc3be602d1a53fb21">active</a>;
<a name="l00124"></a><a class="code" href="struct____cvm__pci__pko__qmap.html#ef68a046ffa99ad42372fd05b41777d0">00124</a>     uint8_t    <a class="code" href="struct____cvm__pci__pko__qmap.html#ef68a046ffa99ad42372fd05b41777d0">rsvd</a>[3];
<a name="l00125"></a><a class="code" href="struct____cvm__pci__pko__qmap.html#2558c7cac3b7189ed975fc97b1fb8328">00125</a>     uint16_t   <a class="code" href="struct____cvm__pci__pko__qmap.html#2558c7cac3b7189ed975fc97b1fb8328">port</a>;
<a name="l00126"></a><a class="code" href="struct____cvm__pci__pko__qmap.html#8a4a158cc561be51835d82b83bfbf340">00126</a>     uint16_t   <a class="code" href="struct____cvm__pci__pko__qmap.html#8a4a158cc561be51835d82b83bfbf340">queue</a>;
<a name="l00127"></a>00127 };
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 <span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">/** Core: Structure that maintains information for the Octeon device in the</span>
<a name="l00133"></a>00133 <span class="comment">          core driver. */</span>
<a name="l00134"></a><a class="code" href="structcvm__oct__dev__t.html">00134</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00135"></a>00135 <span class="comment"></span>
<a name="l00136"></a>00136 <span class="comment">    /** Current core driver state */</span>
<a name="l00137"></a><a class="code" href="structcvm__oct__dev__t.html#4efd9670ea307709ee15b7d975291c1a">00137</a>     uint8_t                      state;
<a name="l00138"></a>00138 <span class="comment"></span>
<a name="l00139"></a>00139 <span class="comment">    /** Current software global PKO state */</span>
<a name="l00140"></a><a class="code" href="structcvm__oct__dev__t.html#2a5773a32ad3af8830bfc50f84ba29f3">00140</a>     uint8_t                      pko_state;
<a name="l00141"></a>00141 <span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">    /** Clock ticks per microsecond. */</span>
<a name="l00143"></a><a class="code" href="structcvm__oct__dev__t.html#ff31954c4447106345b2b51bfb331142">00143</a>     uint16_t                     clocks_per_us;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145 <span class="comment"></span>
<a name="l00146"></a>00146 <span class="comment">    /** This octeon device's id. Given to Octeon by the host driver. */</span>
<a name="l00147"></a><a class="code" href="structcvm__oct__dev__t.html#2675e350ab936411294701a329b5e040">00147</a>     uint8_t                      dev_id;
<a name="l00148"></a>00148 <span class="comment"></span>
<a name="l00149"></a>00149 <span class="comment">    /** The interface number for the PCI ports */</span>
<a name="l00150"></a><a class="code" href="structcvm__oct__dev__t.html#772aba0fcbb6312aef9375b902bfce96">00150</a>     uint8_t                      npi_if;
<a name="l00151"></a>00151 
<a name="l00152"></a><a class="code" href="structcvm__oct__dev__t.html#4bba8fdd44ab1b5736a62739a7cc3989">00152</a>     uint8_t                      reserved[3];
<a name="l00153"></a>00153 
<a name="l00154"></a>00154 <span class="comment"></span>
<a name="l00155"></a>00155 <span class="comment">    /** Max DMA engines in this Octeon device. */</span>
<a name="l00156"></a><a class="code" href="structcvm__oct__dev__t.html#f45601a63f7e9e9231e529222fc303ac">00156</a>     uint8_t                      max_dma_qs;
<a name="l00157"></a>00157 <span class="comment"></span>
<a name="l00158"></a>00158 <span class="comment">    /** Max local pointers supported by this Octeon device DMA engine. */</span>
<a name="l00159"></a><a class="code" href="structcvm__oct__dev__t.html#94313625a9f2d07356621cb5515714ef">00159</a>     uint8_t                      max_lptrs;
<a name="l00160"></a>00160 <span class="comment"></span>
<a name="l00161"></a>00161 <span class="comment">    /** Max remote pointers supported by this Octeon device DMA engine. */</span>
<a name="l00162"></a><a class="code" href="structcvm__oct__dev__t.html#25d28b95035fc8ff993814256e78449e">00162</a>     uint8_t                      max_rptrs;
<a name="l00163"></a>00163 <span class="comment"></span>
<a name="l00164"></a>00164 <span class="comment">    /** Sum of local and remote pointers */</span>
<a name="l00165"></a><a class="code" href="structcvm__oct__dev__t.html#aae5fc59cb2f79375668c63e1db41ebb">00165</a>     uint8_t                      max_dma_ptrs;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 
<a name="l00169"></a><a class="code" href="structcvm__oct__dev__t.html#4e33e99052dfdccd91c5700e49a84d76">00169</a>     <span class="keyword">struct </span><a class="code" href="struct____cvm__pci__pko__qmap.html">__cvm_pci_pko_qmap</a>   *pcipkomap;
<a name="l00170"></a>00170 <span class="comment"></span>
<a name="l00171"></a>00171 <span class="comment">    /** Address of the next chunk for each DMA engine. */</span>
<a name="l00172"></a><a class="code" href="structcvm__oct__dev__t.html#06835ac97d24bd350f7d6f0ebbe59953">00172</a>     <a class="code" href="structcvm__oct__dma__chunk__t.html">cvm_oct_dma_chunk_t</a>         *chunk[MAX_DMA_QS];
<a name="l00173"></a>00173 <span class="comment"></span>
<a name="l00174"></a>00174 <span class="comment">    /** Address of the completion byte software pool. */</span>
<a name="l00175"></a><a class="code" href="structcvm__oct__dev__t.html#7292986adb7176cc6afb20622944b675">00175</a>     <a class="code" href="structcvm__oct__comp__ptr__pool__t.html">cvm_oct_comp_ptr_pool_t</a>     *comp_ptr;
<a name="l00176"></a>00176 <span class="comment"></span>
<a name="l00177"></a>00177 <span class="comment">    /** Lookup table for opcodes. */</span>
<a name="l00178"></a>00178     int                         (*optable[MAX_OPCODES])(cvmx_wqe_t *);
<a name="l00179"></a>00179 
<a name="l00180"></a>00180 
<a name="l00181"></a>00181 <span class="comment"></span>
<a name="l00182"></a>00182 <span class="comment">    /** BAR0 PCI mapped address for this Octeon device. Provided by the host</span>
<a name="l00183"></a>00183 <span class="comment">        driver. */</span>
<a name="l00184"></a><a class="code" href="structcvm__oct__dev__t.html#35ba2f212f1a7b7670cfe662b68819b4">00184</a>     uint64_t                     bar0_addr;
<a name="l00185"></a>00185 <span class="comment"></span>
<a name="l00186"></a>00186 <span class="comment">    /** BAR1 PCI mapped address for this Octeon device. Provided by the host</span>
<a name="l00187"></a>00187 <span class="comment">        driver. */</span>
<a name="l00188"></a><a class="code" href="structcvm__oct__dev__t.html#235070391f7a36bae119229c1711e972">00188</a>     uint64_t                     bar1_addr;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="comment"></span>
<a name="l00192"></a>00192 <span class="comment">    /** Application code (identifies type of app running on Octeon). */</span>
<a name="l00193"></a><a class="code" href="structcvm__oct__dev__t.html#375d961799b54989be980e0485b1d14b">00193</a>     <span class="keywordtype">int</span>                          app_code;
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 <span class="preprocessor">#ifdef CN56XX_PEER_TO_PEER</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment">    /** Number of endpoints that are peers to this Octeon device. */</span>
<a name="l00197"></a><a class="code" href="structcvm__oct__dev__t.html#fc4ae0a567535490b3cf38b55c453bf3">00197</a>     <span class="keywordtype">int</span>                          max_peers;
<a name="l00198"></a>00198 <span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 } <a class="code" href="structcvm__oct__dev__t.html">cvm_oct_dev_t</a>;
<a name="l00201"></a>00201 
<a name="l00202"></a>00202 
<a name="l00203"></a>00203 
<a name="l00204"></a>00204 <span class="preprocessor">#define  cvm_oct_dev_get_chunk_ptr(oct, chunk_no)   \</span>
<a name="l00205"></a>00205 <span class="preprocessor">    (chunk_no &lt; oct-&gt;max_dma_qs)?(oct-&gt;chunk[chunk_no]):NULL)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a>00207 
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <span class="keywordtype">int</span> <a class="code" href="cvm-oct-dev_8h.html#ed528ba352261ce4544bfaa201069d11">octdev_get_device_id</a>(<span class="keywordtype">void</span>);
<a name="l00210"></a>00210 <span class="keywordtype">int</span> <a class="code" href="cvm-oct-dev_8h.html#6779c7ffce8c2188167b73dfcfb8b8a1">octdev_max_dma_localptrs</a>(<span class="keywordtype">void</span>);
<a name="l00211"></a>00211 <span class="keywordtype">int</span> <a class="code" href="cvm-oct-dev_8h.html#58da12a9eda4c67d72954611d203159e">octdev_max_dma_remoteptrs</a>(<span class="keywordtype">void</span>);
<a name="l00212"></a>00212 <span class="keywordtype">int</span> <a class="code" href="cvm-oct-dev_8h.html#409c54fc3073c57fd5f00c18a51b0502">octdev_max_dma_sumptrs</a>(<span class="keywordtype">void</span>);
<a name="l00213"></a>00213 <span class="keywordtype">int</span> <a class="code" href="cvm-oct-dev_8h.html#0f6d5e541f77985abd8c6553707eb3e7">octdev_get_state</a>(<span class="keywordtype">void</span>);
<a name="l00214"></a>00214 <span class="keywordtype">int</span> <a class="code" href="cvm-oct-dev_8h.html#877065c87f500278ab81dc309fcd8ccf">octdev_get_pko_state</a>(<span class="keywordtype">void</span>);
<a name="l00215"></a>00215 <span class="preprocessor">#ifdef CN56XX_PEER_TO_PEER</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="keywordtype">int</span> <a class="code" href="cvm-oct-dev_8h.html#a331e21d4dfdd24edc8f45e8b3bfb2d3">octdev_get_max_peers</a>(<span class="keywordtype">void</span>);
<a name="l00217"></a>00217 <span class="preprocessor">#endif</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="preprocessor">#endif</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00222"></a>00222 <span class="comment">/* $Id: cvm-oct-dev.h 63425 2011-08-11 22:56:32Z panicker $ */</span>
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:40:59 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
