// Seed: 1200520188
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_2 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8
);
  always begin
    if (1 + id_2 - 1'b0) begin
      id_1 = 1 - "";
    end
  end
  and (id_1, id_4, id_7, id_8, id_6, id_2, id_3);
  assign id_1 = 1'h0;
  module_0(
      id_3, id_8, id_1
  );
endmodule
