#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003A9000 .scope module, "Exemplo0043" "Exemplo0043" 2 57;
 .timescale 0 0;
v003A3770_0 .net "clock", 0 0, v003A4BF0_0; 1 drivers
v003A37C8_0 .net "p1", 0 0, v003A4B98_0; 1 drivers
v003A3820_0 .net "p2", 0 0, v003ADA40_0; 1 drivers
v003AEA48_0 .net "p3", 0 0, v003AE728_0; 1 drivers
v003AEAA0_0 .net "p4", 0 0, v005B02F8_0; 1 drivers
S_003A92A8 .scope module, "clk" "clock" 2 59, 3 9, S_003A9000;
 .timescale 0 0;
v003A4BF0_0 .var "clk", 0 0;
S_003A9220 .scope module, "pls1" "pulse1" 2 61, 2 10, S_003A9000;
 .timescale 0 0;
v003ADA98_0 .alias "clock", 0 0, v003A3770_0;
v003A4B98_0 .var "signal", 0 0;
S_003A9198 .scope module, "pls2" "pulse2" 2 62, 2 24, S_003A9000;
 .timescale 0 0;
v003AD9E8_0 .alias "clock", 0 0, v003A3770_0;
v003ADA40_0 .var "signal", 0 0;
E_005AFD50 .event posedge, v005AF948_0;
S_003A9110 .scope module, "pls3" "pulse3" 2 63, 2 34, S_003A9000;
 .timescale 0 0;
v003AE6D0_0 .alias "clock", 0 0, v003A3770_0;
v003AE728_0 .var "signal", 0 0;
S_003A9088 .scope module, "pls4" "pulse4" 2 64, 2 45, S_003A9000;
 .timescale 0 0;
v005AF948_0 .alias "clock", 0 0, v003A3770_0;
v005B02F8_0 .var "signal", 0 0;
E_003AF4F0 .event negedge, v005AF948_0;
    .scope S_003A92A8;
T_0 ;
    %set/v v003A4BF0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_003A92A8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v003A4BF0_0, 1;
    %inv 8, 1;
    %set/v v003A4BF0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003A9220;
T_2 ;
    %wait E_005AFD50;
    %set/v v003A4B98_0, 1, 1;
    %delay 4, 0;
    %set/v v003A4B98_0, 0, 1;
    %delay 4, 0;
    %set/v v003A4B98_0, 1, 1;
    %delay 4, 0;
    %set/v v003A4B98_0, 0, 1;
    %delay 4, 0;
    %set/v v003A4B98_0, 1, 1;
    %delay 4, 0;
    %set/v v003A4B98_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_003A9198;
T_3 ;
    %wait E_005AFD50;
    %set/v v003ADA40_0, 1, 1;
    %delay 5, 0;
    %set/v v003ADA40_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_003A9110;
T_4 ;
    %wait E_003AF4F0;
    %set/v v003AE728_0, 1, 1;
    %delay 15, 0;
    %set/v v003AE728_0, 0, 1;
    %delay 15, 0;
    %set/v v003AE728_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_003A9088;
T_5 ;
    %wait E_003AF4F0;
    %set/v v005B02F8_0, 1, 1;
    %delay 20, 0;
    %set/v v005B02F8_0, 0, 1;
    %delay 20, 0;
    %set/v v005B02F8_0, 1, 1;
    %delay 20, 0;
    %set/v v005B02F8_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_003A9000;
T_6 ;
    %vpi_call 2 66 "$dumpfile", " Exemplo0043.vcd";
    %vpi_call 2 67 "$dumpvars", 2'sb01, v003A3770_0, v003A37C8_0, v003A3820_0, v003AEA48_0, v003AEAA0_0;
    %delay 480, 0;
    %vpi_call 2 68 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "D:\Ciencias da Computação\Arquiterura de Computadores I\Guia06\Exemplo0043.v";
    "./clock.v";
