{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.542982",
   "Default View_TopLeft":"186,234",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 6 -x 1750 -y 490 -defaultsOSRD
preplace port clk_100MHz -pg 1 -lvl 0 -x -50 -y 950 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -lvl 0 -x -50 -y 1010 -defaultsOSRD
preplace port timer_1_pwm -pg 1 -lvl 6 -x 1750 -y 120 -defaultsOSRD
preplace port i2s_receiver_irq -pg 1 -lvl 6 -x 1750 -y 680 -defaultsOSRD
preplace port i2s_receiver_lrclk_out -pg 1 -lvl 6 -x 1750 -y 700 -defaultsOSRD
preplace port i2s_receiver_sclk_out -pg 1 -lvl 6 -x 1750 -y 720 -defaultsOSRD
preplace port i2s_transmitter_irq -pg 1 -lvl 6 -x 1750 -y 940 -defaultsOSRD
preplace port i2s_transmitter_sclk_out -pg 1 -lvl 6 -x 1750 -y 980 -defaultsOSRD
preplace port i2s_transmitter_lrclk_out -pg 1 -lvl 6 -x 1750 -y 960 -defaultsOSRD
preplace port i2s_transmitter_sdata_0_out -pg 1 -lvl 6 -x 1750 -y 1000 -defaultsOSRD
preplace port sdata_0_in_0 -pg 1 -lvl 0 -x -50 -y 760 -defaultsOSRD
preplace port s_axis_aud_tvalid_0 -pg 1 -lvl 0 -x -50 -y 20 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 770 -y 850 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 60 -y 940 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 5 -x 1550 -y 690 -defaultsOSRD
preplace inst i2s_transmitter_0 -pg 1 -lvl 5 -x 1550 -y 930 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1550 -y 500 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -x 1550 -y 310 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1190 -y 860 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 340 -y 850 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 2 -x 340 -y 1030 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -x 1190 -y 500 -defaultsOSRD
preplace inst axi_timer_1 -pg 1 -lvl 5 -x 1550 -y 110 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 1 4 170 930 520 940 1020 940 1370
preplace netloc clk_wiz_0_locked 1 1 1 150 950n
preplace netloc rst_clk_wiz_0_100M_mb_reset 1 2 1 530 880n
preplace netloc rst_clk_wiz_0_100M_bus_struct_reset 1 2 2 NJ 1010 1040
preplace netloc mdm_1_debug_sys_rst 1 0 3 -30 870 160 920 510
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 2 3 NJ 1070 1030 700 1380
preplace netloc clk_100MHz_1 1 0 1 NJ 950
preplace netloc rst_clk_wiz_0_100M_peripheral_reset 1 2 3 NJ 1030 NJ 1030 1390
preplace netloc axi_timer_0_pwm0 1 4 2 1400 420 1730
preplace netloc reset_rtl_0_1 1 0 2 NJ 1010 NJ
preplace netloc axi_timer_1_pwm0 1 5 1 NJ 120
preplace netloc i2s_receiver_0_irq 1 5 1 NJ 680
preplace netloc i2s_receiver_0_lrclk_out 1 5 1 NJ 700
preplace netloc i2s_receiver_0_sclk_out 1 5 1 NJ 720
preplace netloc i2s_transmitter_0_irq 1 5 1 1730J 900n
preplace netloc i2s_transmitter_0_sclk_out 1 5 1 1710J 940n
preplace netloc i2s_transmitter_0_lrclk_out 1 5 1 1720J 920n
preplace netloc i2s_transmitter_0_sdata_0_out 1 5 1 1700J 960n
preplace netloc i2s_receiver_sdata_0_in 1 0 5 NJ 760 NJ 760 NJ 760 NJ 760 NJ
preplace netloc microblaze_0_dlmb_1 1 3 1 N 830
preplace netloc microblaze_0_ilmb_1 1 3 1 N 850
preplace netloc microblaze_0_debug 1 2 1 N 840
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1010 360n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 1360 260n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 N 480
preplace netloc axi_uartlite_0_UART 1 5 1 NJ 490
preplace netloc microblaze_0_axi_periph_M02_AXI 1 4 1 1350 500n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 4 1 1360 520n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 4 1 1340 60n
levelinfo -pg 1 -50 60 340 770 1190 1550 1750
pagesize -pg 1 -db -bbox -sgen -230 0 1980 1460
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"5",
   "da_clkrst_cnt":"2",
   "da_mb_cnt":"1"
}
