{
    "id": "14360457",
    "title": "Using Flow Specifications of Parameterized Cache Coherence Protocols for Verifying Deadlock Freedom",
    "venue": "automated technology for verification and analysis",
    "year": 2014,
    "authors": [
        {
            "name": "Divjyot Sethi",
            "id": "2159957095",
            "org": "Princeton University"
        },
        {
            "name": "Muralidhar Talupur",
            "id": "2712683583",
            "org": "Intel Corporation"
        },
        {
            "name": "Sharad Malik",
            "id": "2156970971",
            "org": "Princeton University"
        }
    ],
    "fields_of_study": [
        "Cache",
        "Theoretical computer science",
        "Computer science",
        "Distributed computing",
        "Mutual exclusion",
        "Deadlock",
        "Cache coherence",
        "Parameterized complexity",
        "Model checking",
        "Deadlock prevention algorithms",
        "Real-time computing",
        "CPU cache"
    ],
    "references": [
        "70797468",
        "116067695",
        "153567890",
        "1485572331",
        "1496710542",
        "1497640022",
        "1518122051",
        "1532374416",
        "1536946401",
        "1544543122",
        "1546036076",
        "1547100201",
        "1554289869",
        "1555742330",
        "1556566737",
        "1561112849",
        "1561867409",
        "1589760516",
        "1592314966",
        "1762311305",
        "1861590051",
        "1879996931",
        "1917119721",
        "1926085771",
        "1964718922",
        "1966856316",
        "1982900911",
        "2022003997",
        "2090106217",
        "2093356672",
        "2148392844",
        "2151643528",
        "2152056423",
        "2166423938",
        "2293400264",
        "2296232480"
    ]
}