<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>RAM</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>BRAM_PORTA</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>douta</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dina</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wea</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>addra</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clka</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.BRAM_PORTA.MEM_SIZE">8192</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.BRAM_PORTA.MEM_WIDTH">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM_PORTA.MEM_ECC">NONE</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM_PORTA.MASTER_TYPE">OTHER</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.BRAM_PORTA.READ_LATENCY">1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>RAM</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>80157523</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>RAM</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c4a23f43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clka</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wea</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addra</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dina</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">8</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>douta</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>P.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/simPipeCPU_dist_mem_gen_0_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/RAM_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/simPipeCPU_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/stall.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/stall.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/synth/simPipeCPU_xlslice_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/sim/simPipeCPU_xlslice_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/synth/simPipeCPU_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/sim/simPipeCPU_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/sim/simPipeCPU_dist_mem_gen_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/synth/simPipeCPU_RAM_B_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/sim/simPipeCPU_RAM_B_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_Pipeline_CPU_0_0/synth/simPipeCPU_Pipeline_CPU_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_Pipeline_CPU_0_0/sim/simPipeCPU_Pipeline_CPU_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/synth/simPipeCPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/sim/simPipeCPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/SCPU_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/SCPU_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Regs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Regs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/REG32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/REG32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_IF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_IF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_CPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_CPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Mem_reg_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Mem_reg_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ImmGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/ImmGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/IF_reg_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/IF_reg_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ID_reg_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/ID_reg_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Ex_reg_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Ex_reg_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Ex_reg_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ID_reg_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/IF_reg_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ImmGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Mem_reg_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_CPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_IF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/REG32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Regs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/SCPU_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/simulation/blk_mem_gen_v8_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/datapath.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.sim/sim_1/behav/xsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/sim/simPipeCPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_Pipeline_CPU_0_0/sim/simPipeCPU_Pipeline_CPU_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/sim/simPipeCPU_RAM_B_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/sim/simPipeCPU_dist_mem_gen_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/hdl/simPipeCPU_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/sim/simPipeCPU_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/sim/simPipeCPU_xlslice_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/stall.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.srcs/sim_1/new/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/synth/RAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/0bf5/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/synth/simPipeCPU_dist_mem_gen_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_964c0672</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/mem_init_files/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/RAM.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/D_mem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/simPipeCPU_dist_mem_gen_0_0.mif</spirit:name>
        <spirit:userFileType>mif</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>P.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>h.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/stall.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/stall.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/synth/simPipeCPU_xlslice_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/sim/simPipeCPU_xlslice_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/synth/simPipeCPU_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/sim/simPipeCPU_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/sim/simPipeCPU_dist_mem_gen_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/synth/simPipeCPU_RAM_B_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/sim/simPipeCPU_RAM_B_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_Pipeline_CPU_0_0/synth/simPipeCPU_Pipeline_CPU_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_Pipeline_CPU_0_0/sim/simPipeCPU_Pipeline_CPU_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/synth/simPipeCPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/sim/simPipeCPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/SCPU_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/SCPU_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Regs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Regs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/REG32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/REG32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_IF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_IF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_CPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Pipeline_CPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Mem_reg_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Mem_reg_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ImmGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/ImmGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/IF_reg_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/IF_reg_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ID_reg_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/ID_reg_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Ex_reg_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/Ex_reg_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Ex_reg_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ID_reg_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/IF_reg_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/ImmGen.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Mem_reg_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_CPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Ex.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_ID.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_IF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_Mem.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Pipeline_WB.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/REG32.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/Regs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/SCPU_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/simulation/blk_mem_gen_v8_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.srcs/sources_1/new/datapath.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lab05_pipelinedCPU/lab05_pipelinedCPU.sim/sim_1/behav/xsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/sim/simPipeCPU.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_Pipeline_CPU_0_0/sim/simPipeCPU_Pipeline_CPU_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/sim/simPipeCPU_RAM_B_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/sim/simPipeCPU_dist_mem_gen_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/hdl/simPipeCPU_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_0/sim/simPipeCPU_xlslice_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_xlslice_0_1/sim/simPipeCPU_xlslice_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/bd/simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/ea2c/stall.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.srcs/sim_1/new/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/synth/RAM.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ipshared/0bf5/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.gen/sources_1/bd/simPipeCPU/ip/simPipeCPU_dist_mem_gen_0_0/synth/simPipeCPU_dist_mem_gen_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/activehdl/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/ies/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/modelsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/questa/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/riviera/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/vcs/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xcelium/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.ip_user_files/sim_scripts/simPipeCPU/xsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>simPipeCPU/simPipeCPU.sim/sim_1/behav/xsim/glbl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/RAM_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>RAM_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">RAM_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>RAM_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-06-21T09:07:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2689c4d1"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="78aebb01"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d692b0d6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="86a4ba41"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
