.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* HB25_PWM_cy_m0s8_tcpwm_1 */
.set HB25_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set HB25_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set HB25_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set HB25_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set HB25_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set HB25_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* HB25_PWM_Pin */
.set HB25_PWM_Pin__0__DR, CYREG_GPIO_PRT3_DR
.set HB25_PWM_Pin__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set HB25_PWM_Pin__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set HB25_PWM_Pin__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set HB25_PWM_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set HB25_PWM_Pin__0__HSIOM_MASK, 0x000F0000
.set HB25_PWM_Pin__0__HSIOM_SHIFT, 16
.set HB25_PWM_Pin__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_PWM_Pin__0__INTR, CYREG_GPIO_PRT3_INTR
.set HB25_PWM_Pin__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_PWM_Pin__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set HB25_PWM_Pin__0__MASK, 0x10
.set HB25_PWM_Pin__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set HB25_PWM_Pin__0__OUT_SEL_SHIFT, 8
.set HB25_PWM_Pin__0__OUT_SEL_VAL, 2
.set HB25_PWM_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set HB25_PWM_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set HB25_PWM_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set HB25_PWM_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set HB25_PWM_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set HB25_PWM_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set HB25_PWM_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set HB25_PWM_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set HB25_PWM_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set HB25_PWM_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set HB25_PWM_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set HB25_PWM_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set HB25_PWM_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set HB25_PWM_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set HB25_PWM_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set HB25_PWM_Pin__0__PC, CYREG_GPIO_PRT3_PC
.set HB25_PWM_Pin__0__PC2, CYREG_GPIO_PRT3_PC2
.set HB25_PWM_Pin__0__PORT, 3
.set HB25_PWM_Pin__0__PS, CYREG_GPIO_PRT3_PS
.set HB25_PWM_Pin__0__SHIFT, 4
.set HB25_PWM_Pin__DR, CYREG_GPIO_PRT3_DR
.set HB25_PWM_Pin__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set HB25_PWM_Pin__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set HB25_PWM_Pin__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set HB25_PWM_Pin__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_PWM_Pin__INTR, CYREG_GPIO_PRT3_INTR
.set HB25_PWM_Pin__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_PWM_Pin__INTSTAT, CYREG_GPIO_PRT3_INTR
.set HB25_PWM_Pin__MASK, 0x10
.set HB25_PWM_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
.set HB25_PWM_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
.set HB25_PWM_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
.set HB25_PWM_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
.set HB25_PWM_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
.set HB25_PWM_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
.set HB25_PWM_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
.set HB25_PWM_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
.set HB25_PWM_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
.set HB25_PWM_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
.set HB25_PWM_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
.set HB25_PWM_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
.set HB25_PWM_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
.set HB25_PWM_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
.set HB25_PWM_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
.set HB25_PWM_Pin__PC, CYREG_GPIO_PRT3_PC
.set HB25_PWM_Pin__PC2, CYREG_GPIO_PRT3_PC2
.set HB25_PWM_Pin__PORT, 3
.set HB25_PWM_Pin__PS, CYREG_GPIO_PRT3_PS
.set HB25_PWM_Pin__SHIFT, 4

/* PWM_1MHz */
.set PWM_1MHz__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set PWM_1MHz__DIV_ID, 0x00000046
.set PWM_1MHz__DIV_REGISTER, CYREG_PERI_DIV_16_CTL6
.set PWM_1MHz__PA_DIV_ID, 0x000000FF

/* Encoder_A */
.set Encoder_A__0__DR, CYREG_GPIO_PRT2_DR
.set Encoder_A__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Encoder_A__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Encoder_A__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Encoder_A__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Encoder_A__0__HSIOM_MASK, 0x000F0000
.set Encoder_A__0__HSIOM_SHIFT, 16
.set Encoder_A__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_A__0__INTR, CYREG_GPIO_PRT2_INTR
.set Encoder_A__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_A__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Encoder_A__0__MASK, 0x10
.set Encoder_A__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Encoder_A__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Encoder_A__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Encoder_A__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Encoder_A__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Encoder_A__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Encoder_A__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Encoder_A__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Encoder_A__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Encoder_A__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Encoder_A__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Encoder_A__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Encoder_A__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Encoder_A__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Encoder_A__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Encoder_A__0__PC, CYREG_GPIO_PRT2_PC
.set Encoder_A__0__PC2, CYREG_GPIO_PRT2_PC2
.set Encoder_A__0__PORT, 2
.set Encoder_A__0__PS, CYREG_GPIO_PRT2_PS
.set Encoder_A__0__SHIFT, 4
.set Encoder_A__DR, CYREG_GPIO_PRT2_DR
.set Encoder_A__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Encoder_A__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Encoder_A__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Encoder_A__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_A__INTR, CYREG_GPIO_PRT2_INTR
.set Encoder_A__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_A__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Encoder_A__MASK, 0x10
.set Encoder_A__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Encoder_A__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Encoder_A__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Encoder_A__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Encoder_A__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Encoder_A__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Encoder_A__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Encoder_A__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Encoder_A__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Encoder_A__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Encoder_A__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Encoder_A__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Encoder_A__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Encoder_A__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Encoder_A__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Encoder_A__PC, CYREG_GPIO_PRT2_PC
.set Encoder_A__PC2, CYREG_GPIO_PRT2_PC2
.set Encoder_A__PORT, 2
.set Encoder_A__PS, CYREG_GPIO_PRT2_PS
.set Encoder_A__SHIFT, 4

/* Encoder_B */
.set Encoder_B__0__DR, CYREG_GPIO_PRT2_DR
.set Encoder_B__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Encoder_B__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Encoder_B__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Encoder_B__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Encoder_B__0__HSIOM_MASK, 0x00F00000
.set Encoder_B__0__HSIOM_SHIFT, 20
.set Encoder_B__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_B__0__INTR, CYREG_GPIO_PRT2_INTR
.set Encoder_B__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_B__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Encoder_B__0__MASK, 0x20
.set Encoder_B__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Encoder_B__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Encoder_B__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Encoder_B__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Encoder_B__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Encoder_B__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Encoder_B__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Encoder_B__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Encoder_B__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Encoder_B__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Encoder_B__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Encoder_B__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Encoder_B__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Encoder_B__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Encoder_B__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Encoder_B__0__PC, CYREG_GPIO_PRT2_PC
.set Encoder_B__0__PC2, CYREG_GPIO_PRT2_PC2
.set Encoder_B__0__PORT, 2
.set Encoder_B__0__PS, CYREG_GPIO_PRT2_PS
.set Encoder_B__0__SHIFT, 5
.set Encoder_B__DR, CYREG_GPIO_PRT2_DR
.set Encoder_B__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Encoder_B__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Encoder_B__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Encoder_B__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_B__INTR, CYREG_GPIO_PRT2_INTR
.set Encoder_B__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Encoder_B__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Encoder_B__MASK, 0x20
.set Encoder_B__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Encoder_B__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Encoder_B__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Encoder_B__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Encoder_B__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Encoder_B__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Encoder_B__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Encoder_B__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Encoder_B__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Encoder_B__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Encoder_B__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Encoder_B__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Encoder_B__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Encoder_B__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Encoder_B__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Encoder_B__PC, CYREG_GPIO_PRT2_PC
.set Encoder_B__PC2, CYREG_GPIO_PRT2_PC2
.set Encoder_B__PORT, 2
.set Encoder_B__PS, CYREG_GPIO_PRT2_PS
.set Encoder_B__SHIFT, 5

/* UARTCOMMS_SCB */
.set UARTCOMMS_SCB__CTRL, CYREG_SCB1_CTRL
.set UARTCOMMS_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set UARTCOMMS_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set UARTCOMMS_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set UARTCOMMS_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set UARTCOMMS_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set UARTCOMMS_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set UARTCOMMS_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set UARTCOMMS_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set UARTCOMMS_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set UARTCOMMS_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set UARTCOMMS_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set UARTCOMMS_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set UARTCOMMS_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set UARTCOMMS_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set UARTCOMMS_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set UARTCOMMS_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set UARTCOMMS_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set UARTCOMMS_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set UARTCOMMS_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set UARTCOMMS_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set UARTCOMMS_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set UARTCOMMS_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set UARTCOMMS_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set UARTCOMMS_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set UARTCOMMS_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set UARTCOMMS_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set UARTCOMMS_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set UARTCOMMS_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set UARTCOMMS_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set UARTCOMMS_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set UARTCOMMS_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set UARTCOMMS_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set UARTCOMMS_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set UARTCOMMS_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set UARTCOMMS_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set UARTCOMMS_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set UARTCOMMS_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set UARTCOMMS_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set UARTCOMMS_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set UARTCOMMS_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set UARTCOMMS_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set UARTCOMMS_SCB__INTR_M, CYREG_SCB1_INTR_M
.set UARTCOMMS_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set UARTCOMMS_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set UARTCOMMS_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set UARTCOMMS_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set UARTCOMMS_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set UARTCOMMS_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set UARTCOMMS_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set UARTCOMMS_SCB__INTR_S, CYREG_SCB1_INTR_S
.set UARTCOMMS_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set UARTCOMMS_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set UARTCOMMS_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set UARTCOMMS_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set UARTCOMMS_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set UARTCOMMS_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set UARTCOMMS_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set UARTCOMMS_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set UARTCOMMS_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set UARTCOMMS_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set UARTCOMMS_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set UARTCOMMS_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set UARTCOMMS_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set UARTCOMMS_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set UARTCOMMS_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set UARTCOMMS_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set UARTCOMMS_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set UARTCOMMS_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set UARTCOMMS_SCB__SS0_POSISTION, 0
.set UARTCOMMS_SCB__SS1_POSISTION, 1
.set UARTCOMMS_SCB__SS2_POSISTION, 2
.set UARTCOMMS_SCB__SS3_POSISTION, 3
.set UARTCOMMS_SCB__STATUS, CYREG_SCB1_STATUS
.set UARTCOMMS_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set UARTCOMMS_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set UARTCOMMS_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set UARTCOMMS_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set UARTCOMMS_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set UARTCOMMS_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set UARTCOMMS_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set UARTCOMMS_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set UARTCOMMS_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* UARTCOMMS_SCB_IRQ */
.set UARTCOMMS_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UARTCOMMS_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UARTCOMMS_SCB_IRQ__INTC_MASK, 0x200
.set UARTCOMMS_SCB_IRQ__INTC_NUMBER, 9
.set UARTCOMMS_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
.set UARTCOMMS_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UARTCOMMS_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set UARTCOMMS_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UARTCOMMS_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* UARTCOMMS_SCBCLK */
.set UARTCOMMS_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set UARTCOMMS_SCBCLK__DIV_ID, 0x00000043
.set UARTCOMMS_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set UARTCOMMS_SCBCLK__PA_DIV_ID, 0x000000FF

/* UARTCOMMS_tx */
.set UARTCOMMS_tx__0__DR, CYREG_GPIO_PRT0_DR
.set UARTCOMMS_tx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UARTCOMMS_tx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UARTCOMMS_tx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UARTCOMMS_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UARTCOMMS_tx__0__HSIOM_MASK, 0x00F00000
.set UARTCOMMS_tx__0__HSIOM_SHIFT, 20
.set UARTCOMMS_tx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UARTCOMMS_tx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UARTCOMMS_tx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UARTCOMMS_tx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UARTCOMMS_tx__0__MASK, 0x20
.set UARTCOMMS_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set UARTCOMMS_tx__0__OUT_SEL_SHIFT, 10
.set UARTCOMMS_tx__0__OUT_SEL_VAL, -1
.set UARTCOMMS_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UARTCOMMS_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UARTCOMMS_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UARTCOMMS_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UARTCOMMS_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UARTCOMMS_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UARTCOMMS_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UARTCOMMS_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UARTCOMMS_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UARTCOMMS_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UARTCOMMS_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UARTCOMMS_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UARTCOMMS_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UARTCOMMS_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UARTCOMMS_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UARTCOMMS_tx__0__PC, CYREG_GPIO_PRT0_PC
.set UARTCOMMS_tx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UARTCOMMS_tx__0__PORT, 0
.set UARTCOMMS_tx__0__PS, CYREG_GPIO_PRT0_PS
.set UARTCOMMS_tx__0__SHIFT, 5
.set UARTCOMMS_tx__DR, CYREG_GPIO_PRT0_DR
.set UARTCOMMS_tx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UARTCOMMS_tx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UARTCOMMS_tx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UARTCOMMS_tx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UARTCOMMS_tx__INTR, CYREG_GPIO_PRT0_INTR
.set UARTCOMMS_tx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UARTCOMMS_tx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UARTCOMMS_tx__MASK, 0x20
.set UARTCOMMS_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UARTCOMMS_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UARTCOMMS_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UARTCOMMS_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UARTCOMMS_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UARTCOMMS_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UARTCOMMS_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UARTCOMMS_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UARTCOMMS_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UARTCOMMS_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UARTCOMMS_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UARTCOMMS_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UARTCOMMS_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UARTCOMMS_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UARTCOMMS_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UARTCOMMS_tx__PC, CYREG_GPIO_PRT0_PC
.set UARTCOMMS_tx__PC2, CYREG_GPIO_PRT0_PC2
.set UARTCOMMS_tx__PORT, 0
.set UARTCOMMS_tx__PS, CYREG_GPIO_PRT0_PS
.set UARTCOMMS_tx__SHIFT, 5

/* I2C_Master_SCB */
.set I2C_Master_SCB__CTRL, CYREG_SCB2_CTRL
.set I2C_Master_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set I2C_Master_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set I2C_Master_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set I2C_Master_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set I2C_Master_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set I2C_Master_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set I2C_Master_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set I2C_Master_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set I2C_Master_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set I2C_Master_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set I2C_Master_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set I2C_Master_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set I2C_Master_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set I2C_Master_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set I2C_Master_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set I2C_Master_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set I2C_Master_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set I2C_Master_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set I2C_Master_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set I2C_Master_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set I2C_Master_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set I2C_Master_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set I2C_Master_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set I2C_Master_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set I2C_Master_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set I2C_Master_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set I2C_Master_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set I2C_Master_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set I2C_Master_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set I2C_Master_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set I2C_Master_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set I2C_Master_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set I2C_Master_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set I2C_Master_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set I2C_Master_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set I2C_Master_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set I2C_Master_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set I2C_Master_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set I2C_Master_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set I2C_Master_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set I2C_Master_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set I2C_Master_SCB__INTR_M, CYREG_SCB2_INTR_M
.set I2C_Master_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set I2C_Master_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set I2C_Master_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set I2C_Master_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set I2C_Master_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set I2C_Master_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set I2C_Master_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set I2C_Master_SCB__INTR_S, CYREG_SCB2_INTR_S
.set I2C_Master_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set I2C_Master_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set I2C_Master_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set I2C_Master_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set I2C_Master_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set I2C_Master_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set I2C_Master_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set I2C_Master_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set I2C_Master_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set I2C_Master_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set I2C_Master_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set I2C_Master_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set I2C_Master_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set I2C_Master_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set I2C_Master_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set I2C_Master_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set I2C_Master_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set I2C_Master_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set I2C_Master_SCB__SS0_POSISTION, 0
.set I2C_Master_SCB__SS1_POSISTION, 1
.set I2C_Master_SCB__SS2_POSISTION, 2
.set I2C_Master_SCB__SS3_POSISTION, 3
.set I2C_Master_SCB__STATUS, CYREG_SCB2_STATUS
.set I2C_Master_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set I2C_Master_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set I2C_Master_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set I2C_Master_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set I2C_Master_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set I2C_Master_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set I2C_Master_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set I2C_Master_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set I2C_Master_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL

/* I2C_Master_SCB_IRQ */
.set I2C_Master_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_Master_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_Master_SCB_IRQ__INTC_MASK, 0x400
.set I2C_Master_SCB_IRQ__INTC_NUMBER, 10
.set I2C_Master_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set I2C_Master_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_Master_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_Master_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_Master_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_Master_SCBCLK */
.set I2C_Master_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set I2C_Master_SCBCLK__DIV_ID, 0x00000041
.set I2C_Master_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set I2C_Master_SCBCLK__PA_DIV_ID, 0x000000FF

/* I2C_Master_scl */
.set I2C_Master_scl__0__DR, CYREG_GPIO_PRT5_DR
.set I2C_Master_scl__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_Master_scl__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_Master_scl__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_Master_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set I2C_Master_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_Master_scl__0__HSIOM_SHIFT, 0
.set I2C_Master_scl__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_scl__0__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_Master_scl__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_scl__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_Master_scl__0__MASK, 0x01
.set I2C_Master_scl__0__PC, CYREG_GPIO_PRT5_PC
.set I2C_Master_scl__0__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_Master_scl__0__PORT, 5
.set I2C_Master_scl__0__PS, CYREG_GPIO_PRT5_PS
.set I2C_Master_scl__0__SHIFT, 0
.set I2C_Master_scl__DR, CYREG_GPIO_PRT5_DR
.set I2C_Master_scl__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_Master_scl__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_Master_scl__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_Master_scl__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_scl__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_Master_scl__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_scl__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_Master_scl__MASK, 0x01
.set I2C_Master_scl__PC, CYREG_GPIO_PRT5_PC
.set I2C_Master_scl__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_Master_scl__PORT, 5
.set I2C_Master_scl__PS, CYREG_GPIO_PRT5_PS
.set I2C_Master_scl__SHIFT, 0

/* I2C_Master_sda */
.set I2C_Master_sda__0__DR, CYREG_GPIO_PRT5_DR
.set I2C_Master_sda__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_Master_sda__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_Master_sda__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_Master_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set I2C_Master_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_Master_sda__0__HSIOM_SHIFT, 4
.set I2C_Master_sda__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_sda__0__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_Master_sda__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_sda__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_Master_sda__0__MASK, 0x02
.set I2C_Master_sda__0__PC, CYREG_GPIO_PRT5_PC
.set I2C_Master_sda__0__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_Master_sda__0__PORT, 5
.set I2C_Master_sda__0__PS, CYREG_GPIO_PRT5_PS
.set I2C_Master_sda__0__SHIFT, 1
.set I2C_Master_sda__DR, CYREG_GPIO_PRT5_DR
.set I2C_Master_sda__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set I2C_Master_sda__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set I2C_Master_sda__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set I2C_Master_sda__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_sda__INTR, CYREG_GPIO_PRT5_INTR
.set I2C_Master_sda__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set I2C_Master_sda__INTSTAT, CYREG_GPIO_PRT5_INTR
.set I2C_Master_sda__MASK, 0x02
.set I2C_Master_sda__PC, CYREG_GPIO_PRT5_PC
.set I2C_Master_sda__PC2, CYREG_GPIO_PRT5_PC2
.set I2C_Master_sda__PORT, 5
.set I2C_Master_sda__PS, CYREG_GPIO_PRT5_PS
.set I2C_Master_sda__SHIFT, 1

/* EZI2C_Slave_SCB */
.set EZI2C_Slave_SCB__CTRL, CYREG_SCB0_CTRL
.set EZI2C_Slave_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set EZI2C_Slave_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set EZI2C_Slave_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set EZI2C_Slave_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set EZI2C_Slave_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set EZI2C_Slave_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set EZI2C_Slave_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set EZI2C_Slave_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set EZI2C_Slave_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set EZI2C_Slave_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set EZI2C_Slave_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set EZI2C_Slave_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set EZI2C_Slave_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set EZI2C_Slave_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set EZI2C_Slave_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set EZI2C_Slave_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set EZI2C_Slave_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set EZI2C_Slave_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set EZI2C_Slave_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set EZI2C_Slave_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set EZI2C_Slave_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set EZI2C_Slave_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set EZI2C_Slave_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set EZI2C_Slave_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set EZI2C_Slave_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set EZI2C_Slave_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set EZI2C_Slave_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set EZI2C_Slave_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set EZI2C_Slave_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set EZI2C_Slave_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set EZI2C_Slave_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set EZI2C_Slave_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set EZI2C_Slave_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set EZI2C_Slave_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set EZI2C_Slave_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set EZI2C_Slave_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set EZI2C_Slave_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set EZI2C_Slave_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set EZI2C_Slave_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set EZI2C_Slave_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set EZI2C_Slave_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set EZI2C_Slave_SCB__INTR_M, CYREG_SCB0_INTR_M
.set EZI2C_Slave_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set EZI2C_Slave_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set EZI2C_Slave_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set EZI2C_Slave_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set EZI2C_Slave_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set EZI2C_Slave_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set EZI2C_Slave_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set EZI2C_Slave_SCB__INTR_S, CYREG_SCB0_INTR_S
.set EZI2C_Slave_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set EZI2C_Slave_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set EZI2C_Slave_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set EZI2C_Slave_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set EZI2C_Slave_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set EZI2C_Slave_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set EZI2C_Slave_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set EZI2C_Slave_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set EZI2C_Slave_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set EZI2C_Slave_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set EZI2C_Slave_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set EZI2C_Slave_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set EZI2C_Slave_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set EZI2C_Slave_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set EZI2C_Slave_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set EZI2C_Slave_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set EZI2C_Slave_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set EZI2C_Slave_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set EZI2C_Slave_SCB__SS0_POSISTION, 0
.set EZI2C_Slave_SCB__SS1_POSISTION, 1
.set EZI2C_Slave_SCB__SS2_POSISTION, 2
.set EZI2C_Slave_SCB__SS3_POSISTION, 3
.set EZI2C_Slave_SCB__STATUS, CYREG_SCB0_STATUS
.set EZI2C_Slave_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set EZI2C_Slave_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set EZI2C_Slave_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set EZI2C_Slave_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set EZI2C_Slave_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set EZI2C_Slave_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set EZI2C_Slave_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set EZI2C_Slave_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set EZI2C_Slave_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* EZI2C_Slave_SCB_IRQ */
.set EZI2C_Slave_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set EZI2C_Slave_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set EZI2C_Slave_SCB_IRQ__INTC_MASK, 0x100
.set EZI2C_Slave_SCB_IRQ__INTC_NUMBER, 8
.set EZI2C_Slave_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set EZI2C_Slave_SCB_IRQ__INTC_PRIOR_NUM, 3
.set EZI2C_Slave_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set EZI2C_Slave_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set EZI2C_Slave_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* EZI2C_Slave_SCBCLK */
.set EZI2C_Slave_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set EZI2C_Slave_SCBCLK__DIV_ID, 0x00000042
.set EZI2C_Slave_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set EZI2C_Slave_SCBCLK__PA_DIV_ID, 0x000000FF

/* EZI2C_Slave_scl */
.set EZI2C_Slave_scl__0__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_Slave_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_Slave_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_Slave_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_Slave_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EZI2C_Slave_scl__0__HSIOM_MASK, 0x0000000F
.set EZI2C_Slave_scl__0__HSIOM_SHIFT, 0
.set EZI2C_Slave_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_scl__0__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_scl__0__MASK, 0x01
.set EZI2C_Slave_scl__0__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_Slave_scl__0__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_Slave_scl__0__PORT, 4
.set EZI2C_Slave_scl__0__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_Slave_scl__0__SHIFT, 0
.set EZI2C_Slave_scl__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_Slave_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_Slave_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_Slave_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_Slave_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_scl__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_scl__MASK, 0x01
.set EZI2C_Slave_scl__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_Slave_scl__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_Slave_scl__PORT, 4
.set EZI2C_Slave_scl__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_Slave_scl__SHIFT, 0

/* EZI2C_Slave_sda */
.set EZI2C_Slave_sda__0__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_Slave_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_Slave_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_Slave_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_Slave_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set EZI2C_Slave_sda__0__HSIOM_MASK, 0x000000F0
.set EZI2C_Slave_sda__0__HSIOM_SHIFT, 4
.set EZI2C_Slave_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_sda__0__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_sda__0__MASK, 0x02
.set EZI2C_Slave_sda__0__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_Slave_sda__0__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_Slave_sda__0__PORT, 4
.set EZI2C_Slave_sda__0__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_Slave_sda__0__SHIFT, 1
.set EZI2C_Slave_sda__DR, CYREG_GPIO_PRT4_DR
.set EZI2C_Slave_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set EZI2C_Slave_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set EZI2C_Slave_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set EZI2C_Slave_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_sda__INTR, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set EZI2C_Slave_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
.set EZI2C_Slave_sda__MASK, 0x02
.set EZI2C_Slave_sda__PC, CYREG_GPIO_PRT4_PC
.set EZI2C_Slave_sda__PC2, CYREG_GPIO_PRT4_PC2
.set EZI2C_Slave_sda__PORT, 4
.set EZI2C_Slave_sda__PS, CYREG_GPIO_PRT4_PS
.set EZI2C_Slave_sda__SHIFT, 1

/* ADC_Infrared_cy_psoc4_sar */
.set ADC_Infrared_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_Infrared_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_Infrared_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_Infrared_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_Infrared_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_Infrared_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_Infrared_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_Infrared_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_Infrared_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_Infrared_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_Infrared_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_Infrared_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_Infrared_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_Infrared_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_Infrared_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_Infrared_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_Infrared_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_Infrared_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_Infrared_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_Infrared_cy_psoc4_sarmux_8 */
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_Infrared_cy_psoc4_sarmux_8__CH_3_PORT, 0
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_Infrared_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_Infrared_ExtVref */
.set ADC_Infrared_ExtVref__0__DR, CYREG_GPIO_PRT1_DR
.set ADC_Infrared_ExtVref__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ADC_Infrared_ExtVref__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ADC_Infrared_ExtVref__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ADC_Infrared_ExtVref__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ADC_Infrared_ExtVref__0__HSIOM_MASK, 0xF0000000
.set ADC_Infrared_ExtVref__0__HSIOM_SHIFT, 28
.set ADC_Infrared_ExtVref__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Infrared_ExtVref__0__INTR, CYREG_GPIO_PRT1_INTR
.set ADC_Infrared_ExtVref__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Infrared_ExtVref__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ADC_Infrared_ExtVref__0__MASK, 0x80
.set ADC_Infrared_ExtVref__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Infrared_ExtVref__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Infrared_ExtVref__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Infrared_ExtVref__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Infrared_ExtVref__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Infrared_ExtVref__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Infrared_ExtVref__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Infrared_ExtVref__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Infrared_ExtVref__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Infrared_ExtVref__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Infrared_ExtVref__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Infrared_ExtVref__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Infrared_ExtVref__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Infrared_ExtVref__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Infrared_ExtVref__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Infrared_ExtVref__0__PC, CYREG_GPIO_PRT1_PC
.set ADC_Infrared_ExtVref__0__PC2, CYREG_GPIO_PRT1_PC2
.set ADC_Infrared_ExtVref__0__PORT, 1
.set ADC_Infrared_ExtVref__0__PS, CYREG_GPIO_PRT1_PS
.set ADC_Infrared_ExtVref__0__SHIFT, 7
.set ADC_Infrared_ExtVref__DR, CYREG_GPIO_PRT1_DR
.set ADC_Infrared_ExtVref__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set ADC_Infrared_ExtVref__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set ADC_Infrared_ExtVref__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set ADC_Infrared_ExtVref__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Infrared_ExtVref__INTR, CYREG_GPIO_PRT1_INTR
.set ADC_Infrared_ExtVref__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set ADC_Infrared_ExtVref__INTSTAT, CYREG_GPIO_PRT1_INTR
.set ADC_Infrared_ExtVref__MASK, 0x80
.set ADC_Infrared_ExtVref__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ADC_Infrared_ExtVref__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ADC_Infrared_ExtVref__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ADC_Infrared_ExtVref__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ADC_Infrared_ExtVref__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ADC_Infrared_ExtVref__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ADC_Infrared_ExtVref__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ADC_Infrared_ExtVref__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ADC_Infrared_ExtVref__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ADC_Infrared_ExtVref__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ADC_Infrared_ExtVref__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ADC_Infrared_ExtVref__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ADC_Infrared_ExtVref__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ADC_Infrared_ExtVref__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ADC_Infrared_ExtVref__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ADC_Infrared_ExtVref__PC, CYREG_GPIO_PRT1_PC
.set ADC_Infrared_ExtVref__PC2, CYREG_GPIO_PRT1_PC2
.set ADC_Infrared_ExtVref__PORT, 1
.set ADC_Infrared_ExtVref__PS, CYREG_GPIO_PRT1_PS
.set ADC_Infrared_ExtVref__SHIFT, 7

/* ADC_Infrared_intClock */
.set ADC_Infrared_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set ADC_Infrared_intClock__DIV_ID, 0x00000044
.set ADC_Infrared_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set ADC_Infrared_intClock__PA_DIV_ID, 0x000000FF

/* ADC_Infrared_IRQ */
.set ADC_Infrared_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_Infrared_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_Infrared_IRQ__INTC_MASK, 0x10000
.set ADC_Infrared_IRQ__INTC_NUMBER, 16
.set ADC_Infrared_IRQ__INTC_PRIOR_MASK, 0xC0
.set ADC_Infrared_IRQ__INTC_PRIOR_NUM, 3
.set ADC_Infrared_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set ADC_Infrared_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_Infrared_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* HCSR04_Clock */
.set HCSR04_Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
.set HCSR04_Clock__DIV_ID, 0x00000045
.set HCSR04_Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set HCSR04_Clock__PA_DIV_ID, 0x000000FF

/* HCSR04_Timer_cy_m0s8_tcpwm_1 */
.set HCSR04_Timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set HCSR04_Timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set HCSR04_Timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set HCSR04_Timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set HCSR04_Timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* MainLoop_Pin */
.set MainLoop_Pin__0__DR, CYREG_GPIO_PRT0_DR
.set MainLoop_Pin__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MainLoop_Pin__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MainLoop_Pin__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MainLoop_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MainLoop_Pin__0__HSIOM_MASK, 0x0000000F
.set MainLoop_Pin__0__HSIOM_SHIFT, 0
.set MainLoop_Pin__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MainLoop_Pin__0__INTR, CYREG_GPIO_PRT0_INTR
.set MainLoop_Pin__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MainLoop_Pin__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MainLoop_Pin__0__MASK, 0x01
.set MainLoop_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MainLoop_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MainLoop_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MainLoop_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MainLoop_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MainLoop_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MainLoop_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MainLoop_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MainLoop_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MainLoop_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MainLoop_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MainLoop_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MainLoop_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MainLoop_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MainLoop_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MainLoop_Pin__0__PC, CYREG_GPIO_PRT0_PC
.set MainLoop_Pin__0__PC2, CYREG_GPIO_PRT0_PC2
.set MainLoop_Pin__0__PORT, 0
.set MainLoop_Pin__0__PS, CYREG_GPIO_PRT0_PS
.set MainLoop_Pin__0__SHIFT, 0
.set MainLoop_Pin__DR, CYREG_GPIO_PRT0_DR
.set MainLoop_Pin__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MainLoop_Pin__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MainLoop_Pin__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MainLoop_Pin__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MainLoop_Pin__INTR, CYREG_GPIO_PRT0_INTR
.set MainLoop_Pin__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MainLoop_Pin__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MainLoop_Pin__MASK, 0x01
.set MainLoop_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MainLoop_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MainLoop_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MainLoop_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MainLoop_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MainLoop_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MainLoop_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MainLoop_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MainLoop_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MainLoop_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MainLoop_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MainLoop_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MainLoop_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MainLoop_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MainLoop_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MainLoop_Pin__PC, CYREG_GPIO_PRT0_PC
.set MainLoop_Pin__PC2, CYREG_GPIO_PRT0_PC2
.set MainLoop_Pin__PORT, 0
.set MainLoop_Pin__PS, CYREG_GPIO_PRT0_PS
.set MainLoop_Pin__SHIFT, 0

/* HCSR04_Echo_0 */
.set HCSR04_Echo_0__0__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_0__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_0__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_0__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set HCSR04_Echo_0__0__HSIOM_MASK, 0x0000000F
.set HCSR04_Echo_0__0__HSIOM_SHIFT, 0
.set HCSR04_Echo_0__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_0__0__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_0__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_0__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_0__0__MASK, 0x01
.set HCSR04_Echo_0__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_0__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_0__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_0__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_0__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_0__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_0__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_0__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_0__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_0__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_0__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_0__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_0__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_0__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_0__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_0__0__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_0__0__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_0__0__PORT, 1
.set HCSR04_Echo_0__0__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_0__0__SHIFT, 0
.set HCSR04_Echo_0__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_0__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_0__MASK, 0x01
.set HCSR04_Echo_0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_0__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_0__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_0__PORT, 1
.set HCSR04_Echo_0__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_0__SHIFT, 0

/* HCSR04_Echo_1 */
.set HCSR04_Echo_1__0__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set HCSR04_Echo_1__0__HSIOM_MASK, 0x000000F0
.set HCSR04_Echo_1__0__HSIOM_SHIFT, 4
.set HCSR04_Echo_1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_1__0__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_1__0__MASK, 0x02
.set HCSR04_Echo_1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_1__0__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_1__0__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_1__0__PORT, 1
.set HCSR04_Echo_1__0__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_1__0__SHIFT, 1
.set HCSR04_Echo_1__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_1__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_1__MASK, 0x02
.set HCSR04_Echo_1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_1__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_1__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_1__PORT, 1
.set HCSR04_Echo_1__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_1__SHIFT, 1

/* HCSR04_Echo_2 */
.set HCSR04_Echo_2__0__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set HCSR04_Echo_2__0__HSIOM_MASK, 0x00000F00
.set HCSR04_Echo_2__0__HSIOM_SHIFT, 8
.set HCSR04_Echo_2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_2__0__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_2__0__MASK, 0x04
.set HCSR04_Echo_2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_2__0__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_2__0__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_2__0__PORT, 1
.set HCSR04_Echo_2__0__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_2__0__SHIFT, 2
.set HCSR04_Echo_2__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_2__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_2__MASK, 0x04
.set HCSR04_Echo_2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_2__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_2__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_2__PORT, 1
.set HCSR04_Echo_2__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_2__SHIFT, 2

/* HCSR04_Echo_3 */
.set HCSR04_Echo_3__0__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set HCSR04_Echo_3__0__HSIOM_MASK, 0x0000F000
.set HCSR04_Echo_3__0__HSIOM_SHIFT, 12
.set HCSR04_Echo_3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_3__0__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_3__0__MASK, 0x08
.set HCSR04_Echo_3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_3__0__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_3__0__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_3__0__PORT, 1
.set HCSR04_Echo_3__0__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_3__0__SHIFT, 3
.set HCSR04_Echo_3__DR, CYREG_GPIO_PRT1_DR
.set HCSR04_Echo_3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set HCSR04_Echo_3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set HCSR04_Echo_3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set HCSR04_Echo_3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_3__INTR, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set HCSR04_Echo_3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set HCSR04_Echo_3__MASK, 0x08
.set HCSR04_Echo_3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set HCSR04_Echo_3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set HCSR04_Echo_3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set HCSR04_Echo_3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set HCSR04_Echo_3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set HCSR04_Echo_3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set HCSR04_Echo_3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set HCSR04_Echo_3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set HCSR04_Echo_3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set HCSR04_Echo_3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set HCSR04_Echo_3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set HCSR04_Echo_3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set HCSR04_Echo_3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set HCSR04_Echo_3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set HCSR04_Echo_3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set HCSR04_Echo_3__PC, CYREG_GPIO_PRT1_PC
.set HCSR04_Echo_3__PC2, CYREG_GPIO_PRT1_PC2
.set HCSR04_Echo_3__PORT, 1
.set HCSR04_Echo_3__PS, CYREG_GPIO_PRT1_PS
.set HCSR04_Echo_3__SHIFT, 3

/* Phase_Counter_CounterUDB */
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_UDB_W8_A00
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_UDB_W8_A10
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_UDB_W8_D00
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_UDB_W8_D10
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_UDB_W8_F00
.set Phase_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_UDB_W8_F10
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_UDB_W8_A01
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_UDB_W8_A11
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_UDB_W8_D01
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_UDB_W8_D11
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_UDB_W8_F01
.set Phase_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_UDB_W8_F11
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_UDB_W8_A02
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_UDB_W8_A12
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_UDB_W8_D02
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_UDB_W8_D12
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_UDB_W8_F02
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_UDB_W8_F12
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Phase_Counter_CounterUDB_sC32_counterdp_u2__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_UDB_W8_A03
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_UDB_W8_A13
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_UDB_W8_D03
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_UDB_W8_D13
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_UDB_W8_F03
.set Phase_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_UDB_W8_F13
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST3

/* HCSR04_Control */
.set HCSR04_Control_Sync_ctrl_reg__0__MASK, 0x01
.set HCSR04_Control_Sync_ctrl_reg__0__POS, 0
.set HCSR04_Control_Sync_ctrl_reg__1__MASK, 0x02
.set HCSR04_Control_Sync_ctrl_reg__1__POS, 1
.set HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK2
.set HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK2
.set HCSR04_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set HCSR04_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL2
.set HCSR04_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set HCSR04_Control_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL2
.set HCSR04_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST2
.set HCSR04_Control_Sync_ctrl_reg__MASK, 0x03
.set HCSR04_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set HCSR04_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK2
.set HCSR04_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK2

/* HB25_Enable_Pin */
.set HB25_Enable_Pin__0__DR, CYREG_GPIO_PRT3_DR
.set HB25_Enable_Pin__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set HB25_Enable_Pin__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set HB25_Enable_Pin__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set HB25_Enable_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set HB25_Enable_Pin__0__HSIOM_MASK, 0x00F00000
.set HB25_Enable_Pin__0__HSIOM_SHIFT, 20
.set HB25_Enable_Pin__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_Enable_Pin__0__INTR, CYREG_GPIO_PRT3_INTR
.set HB25_Enable_Pin__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_Enable_Pin__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set HB25_Enable_Pin__0__MASK, 0x20
.set HB25_Enable_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set HB25_Enable_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set HB25_Enable_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set HB25_Enable_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set HB25_Enable_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set HB25_Enable_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set HB25_Enable_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set HB25_Enable_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set HB25_Enable_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set HB25_Enable_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set HB25_Enable_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set HB25_Enable_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set HB25_Enable_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set HB25_Enable_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set HB25_Enable_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set HB25_Enable_Pin__0__PC, CYREG_GPIO_PRT3_PC
.set HB25_Enable_Pin__0__PC2, CYREG_GPIO_PRT3_PC2
.set HB25_Enable_Pin__0__PORT, 3
.set HB25_Enable_Pin__0__PS, CYREG_GPIO_PRT3_PS
.set HB25_Enable_Pin__0__SHIFT, 5
.set HB25_Enable_Pin__DR, CYREG_GPIO_PRT3_DR
.set HB25_Enable_Pin__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set HB25_Enable_Pin__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set HB25_Enable_Pin__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set HB25_Enable_Pin__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_Enable_Pin__INTR, CYREG_GPIO_PRT3_INTR
.set HB25_Enable_Pin__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set HB25_Enable_Pin__INTSTAT, CYREG_GPIO_PRT3_INTR
.set HB25_Enable_Pin__MASK, 0x20
.set HB25_Enable_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
.set HB25_Enable_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
.set HB25_Enable_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
.set HB25_Enable_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
.set HB25_Enable_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
.set HB25_Enable_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
.set HB25_Enable_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
.set HB25_Enable_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
.set HB25_Enable_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
.set HB25_Enable_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
.set HB25_Enable_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
.set HB25_Enable_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
.set HB25_Enable_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
.set HB25_Enable_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
.set HB25_Enable_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
.set HB25_Enable_Pin__PC, CYREG_GPIO_PRT3_PC
.set HB25_Enable_Pin__PC2, CYREG_GPIO_PRT3_PC2
.set HB25_Enable_Pin__PORT, 3
.set HB25_Enable_Pin__PS, CYREG_GPIO_PRT3_PS
.set HB25_Enable_Pin__SHIFT, 5

/* HCSR04_Trigger_0 */
.set HCSR04_Trigger_0__0__DR, CYREG_GPIO_PRT5_DR
.set HCSR04_Trigger_0__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set HCSR04_Trigger_0__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set HCSR04_Trigger_0__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set HCSR04_Trigger_0__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set HCSR04_Trigger_0__0__HSIOM_MASK, 0x0000F000
.set HCSR04_Trigger_0__0__HSIOM_SHIFT, 12
.set HCSR04_Trigger_0__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_0__0__INTR, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_0__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_0__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_0__0__MASK, 0x08
.set HCSR04_Trigger_0__0__PC, CYREG_GPIO_PRT5_PC
.set HCSR04_Trigger_0__0__PC2, CYREG_GPIO_PRT5_PC2
.set HCSR04_Trigger_0__0__PORT, 5
.set HCSR04_Trigger_0__0__PS, CYREG_GPIO_PRT5_PS
.set HCSR04_Trigger_0__0__SHIFT, 3
.set HCSR04_Trigger_0__DR, CYREG_GPIO_PRT5_DR
.set HCSR04_Trigger_0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set HCSR04_Trigger_0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set HCSR04_Trigger_0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set HCSR04_Trigger_0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_0__INTR, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_0__MASK, 0x08
.set HCSR04_Trigger_0__PC, CYREG_GPIO_PRT5_PC
.set HCSR04_Trigger_0__PC2, CYREG_GPIO_PRT5_PC2
.set HCSR04_Trigger_0__PORT, 5
.set HCSR04_Trigger_0__PS, CYREG_GPIO_PRT5_PS
.set HCSR04_Trigger_0__SHIFT, 3

/* HCSR04_Trigger_1 */
.set HCSR04_Trigger_1__0__DR, CYREG_GPIO_PRT5_DR
.set HCSR04_Trigger_1__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set HCSR04_Trigger_1__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set HCSR04_Trigger_1__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set HCSR04_Trigger_1__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set HCSR04_Trigger_1__0__HSIOM_MASK, 0x00F00000
.set HCSR04_Trigger_1__0__HSIOM_SHIFT, 20
.set HCSR04_Trigger_1__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_1__0__INTR, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_1__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_1__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_1__0__MASK, 0x20
.set HCSR04_Trigger_1__0__PC, CYREG_GPIO_PRT5_PC
.set HCSR04_Trigger_1__0__PC2, CYREG_GPIO_PRT5_PC2
.set HCSR04_Trigger_1__0__PORT, 5
.set HCSR04_Trigger_1__0__PS, CYREG_GPIO_PRT5_PS
.set HCSR04_Trigger_1__0__SHIFT, 5
.set HCSR04_Trigger_1__DR, CYREG_GPIO_PRT5_DR
.set HCSR04_Trigger_1__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set HCSR04_Trigger_1__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set HCSR04_Trigger_1__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set HCSR04_Trigger_1__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_1__INTR, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_1__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set HCSR04_Trigger_1__INTSTAT, CYREG_GPIO_PRT5_INTR
.set HCSR04_Trigger_1__MASK, 0x20
.set HCSR04_Trigger_1__PC, CYREG_GPIO_PRT5_PC
.set HCSR04_Trigger_1__PC2, CYREG_GPIO_PRT5_PC2
.set HCSR04_Trigger_1__PORT, 5
.set HCSR04_Trigger_1__PS, CYREG_GPIO_PRT5_PS
.set HCSR04_Trigger_1__SHIFT, 5

/* HCSR04_Trigger_2 */
.set HCSR04_Trigger_2__0__DR, CYREG_GPIO_PRT0_DR
.set HCSR04_Trigger_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HCSR04_Trigger_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HCSR04_Trigger_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HCSR04_Trigger_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HCSR04_Trigger_2__0__HSIOM_MASK, 0x00000F00
.set HCSR04_Trigger_2__0__HSIOM_SHIFT, 8
.set HCSR04_Trigger_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_2__0__INTR, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_2__0__MASK, 0x04
.set HCSR04_Trigger_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HCSR04_Trigger_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HCSR04_Trigger_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HCSR04_Trigger_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HCSR04_Trigger_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HCSR04_Trigger_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HCSR04_Trigger_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HCSR04_Trigger_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HCSR04_Trigger_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HCSR04_Trigger_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HCSR04_Trigger_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HCSR04_Trigger_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HCSR04_Trigger_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HCSR04_Trigger_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HCSR04_Trigger_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HCSR04_Trigger_2__0__PC, CYREG_GPIO_PRT0_PC
.set HCSR04_Trigger_2__0__PC2, CYREG_GPIO_PRT0_PC2
.set HCSR04_Trigger_2__0__PORT, 0
.set HCSR04_Trigger_2__0__PS, CYREG_GPIO_PRT0_PS
.set HCSR04_Trigger_2__0__SHIFT, 2
.set HCSR04_Trigger_2__DR, CYREG_GPIO_PRT0_DR
.set HCSR04_Trigger_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HCSR04_Trigger_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HCSR04_Trigger_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HCSR04_Trigger_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_2__INTR, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_2__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_2__MASK, 0x04
.set HCSR04_Trigger_2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HCSR04_Trigger_2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HCSR04_Trigger_2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HCSR04_Trigger_2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HCSR04_Trigger_2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HCSR04_Trigger_2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HCSR04_Trigger_2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HCSR04_Trigger_2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HCSR04_Trigger_2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HCSR04_Trigger_2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HCSR04_Trigger_2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HCSR04_Trigger_2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HCSR04_Trigger_2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HCSR04_Trigger_2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HCSR04_Trigger_2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HCSR04_Trigger_2__PC, CYREG_GPIO_PRT0_PC
.set HCSR04_Trigger_2__PC2, CYREG_GPIO_PRT0_PC2
.set HCSR04_Trigger_2__PORT, 0
.set HCSR04_Trigger_2__PS, CYREG_GPIO_PRT0_PS
.set HCSR04_Trigger_2__SHIFT, 2

/* HCSR04_Trigger_3 */
.set HCSR04_Trigger_3__0__DR, CYREG_GPIO_PRT0_DR
.set HCSR04_Trigger_3__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HCSR04_Trigger_3__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HCSR04_Trigger_3__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HCSR04_Trigger_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set HCSR04_Trigger_3__0__HSIOM_MASK, 0x0000F000
.set HCSR04_Trigger_3__0__HSIOM_SHIFT, 12
.set HCSR04_Trigger_3__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_3__0__INTR, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_3__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_3__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_3__0__MASK, 0x08
.set HCSR04_Trigger_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HCSR04_Trigger_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HCSR04_Trigger_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HCSR04_Trigger_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HCSR04_Trigger_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HCSR04_Trigger_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HCSR04_Trigger_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HCSR04_Trigger_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HCSR04_Trigger_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HCSR04_Trigger_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HCSR04_Trigger_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HCSR04_Trigger_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HCSR04_Trigger_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HCSR04_Trigger_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HCSR04_Trigger_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HCSR04_Trigger_3__0__PC, CYREG_GPIO_PRT0_PC
.set HCSR04_Trigger_3__0__PC2, CYREG_GPIO_PRT0_PC2
.set HCSR04_Trigger_3__0__PORT, 0
.set HCSR04_Trigger_3__0__PS, CYREG_GPIO_PRT0_PS
.set HCSR04_Trigger_3__0__SHIFT, 3
.set HCSR04_Trigger_3__DR, CYREG_GPIO_PRT0_DR
.set HCSR04_Trigger_3__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set HCSR04_Trigger_3__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set HCSR04_Trigger_3__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set HCSR04_Trigger_3__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_3__INTR, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_3__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set HCSR04_Trigger_3__INTSTAT, CYREG_GPIO_PRT0_INTR
.set HCSR04_Trigger_3__MASK, 0x08
.set HCSR04_Trigger_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set HCSR04_Trigger_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set HCSR04_Trigger_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set HCSR04_Trigger_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set HCSR04_Trigger_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set HCSR04_Trigger_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set HCSR04_Trigger_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set HCSR04_Trigger_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set HCSR04_Trigger_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set HCSR04_Trigger_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set HCSR04_Trigger_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set HCSR04_Trigger_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set HCSR04_Trigger_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set HCSR04_Trigger_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set HCSR04_Trigger_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set HCSR04_Trigger_3__PC, CYREG_GPIO_PRT0_PC
.set HCSR04_Trigger_3__PC2, CYREG_GPIO_PRT0_PC2
.set HCSR04_Trigger_3__PORT, 0
.set HCSR04_Trigger_3__PS, CYREG_GPIO_PRT0_PS
.set HCSR04_Trigger_3__SHIFT, 3

/* Encoder_Count_Pin */
.set Encoder_Count_Pin__0__DR, CYREG_GPIO_PRT0_DR
.set Encoder_Count_Pin__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Encoder_Count_Pin__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Encoder_Count_Pin__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Encoder_Count_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Encoder_Count_Pin__0__HSIOM_MASK, 0x000000F0
.set Encoder_Count_Pin__0__HSIOM_SHIFT, 4
.set Encoder_Count_Pin__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Encoder_Count_Pin__0__INTR, CYREG_GPIO_PRT0_INTR
.set Encoder_Count_Pin__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Encoder_Count_Pin__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Encoder_Count_Pin__0__MASK, 0x02
.set Encoder_Count_Pin__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set Encoder_Count_Pin__0__OUT_SEL_SHIFT, 2
.set Encoder_Count_Pin__0__OUT_SEL_VAL, 3
.set Encoder_Count_Pin__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Encoder_Count_Pin__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Encoder_Count_Pin__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Encoder_Count_Pin__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Encoder_Count_Pin__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Encoder_Count_Pin__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Encoder_Count_Pin__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Encoder_Count_Pin__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Encoder_Count_Pin__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Encoder_Count_Pin__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Encoder_Count_Pin__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Encoder_Count_Pin__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Encoder_Count_Pin__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Encoder_Count_Pin__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Encoder_Count_Pin__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Encoder_Count_Pin__0__PC, CYREG_GPIO_PRT0_PC
.set Encoder_Count_Pin__0__PC2, CYREG_GPIO_PRT0_PC2
.set Encoder_Count_Pin__0__PORT, 0
.set Encoder_Count_Pin__0__PS, CYREG_GPIO_PRT0_PS
.set Encoder_Count_Pin__0__SHIFT, 1
.set Encoder_Count_Pin__DR, CYREG_GPIO_PRT0_DR
.set Encoder_Count_Pin__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Encoder_Count_Pin__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Encoder_Count_Pin__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Encoder_Count_Pin__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Encoder_Count_Pin__INTR, CYREG_GPIO_PRT0_INTR
.set Encoder_Count_Pin__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Encoder_Count_Pin__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Encoder_Count_Pin__MASK, 0x02
.set Encoder_Count_Pin__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Encoder_Count_Pin__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Encoder_Count_Pin__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Encoder_Count_Pin__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Encoder_Count_Pin__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Encoder_Count_Pin__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Encoder_Count_Pin__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Encoder_Count_Pin__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Encoder_Count_Pin__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Encoder_Count_Pin__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Encoder_Count_Pin__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Encoder_Count_Pin__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Encoder_Count_Pin__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Encoder_Count_Pin__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Encoder_Count_Pin__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Encoder_Count_Pin__PC, CYREG_GPIO_PRT0_PC
.set Encoder_Count_Pin__PC2, CYREG_GPIO_PRT0_PC2
.set Encoder_Count_Pin__PORT, 0
.set Encoder_Count_Pin__PS, CYREG_GPIO_PRT0_PS
.set Encoder_Count_Pin__SHIFT, 1

/* PhaseCounter_Intr */
.set PhaseCounter_Intr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PhaseCounter_Intr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PhaseCounter_Intr__INTC_MASK, 0x01
.set PhaseCounter_Intr__INTC_NUMBER, 0
.set PhaseCounter_Intr__INTC_PRIOR_MASK, 0xC0
.set PhaseCounter_Intr__INTC_PRIOR_NUM, 3
.set PhaseCounter_Intr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set PhaseCounter_Intr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PhaseCounter_Intr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* HCSR04_Timeout_Intr */
.set HCSR04_Timeout_Intr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set HCSR04_Timeout_Intr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set HCSR04_Timeout_Intr__INTC_MASK, 0x80000
.set HCSR04_Timeout_Intr__INTC_NUMBER, 19
.set HCSR04_Timeout_Intr__INTC_PRIOR_MASK, 0xC0000000
.set HCSR04_Timeout_Intr__INTC_PRIOR_NUM, 3
.set HCSR04_Timeout_Intr__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set HCSR04_Timeout_Intr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set HCSR04_Timeout_Intr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_InfraredDistance_0 */
.set Pin_InfraredDistance_0__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_0__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_0__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_0__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_InfraredDistance_0__0__HSIOM_MASK, 0x0000000F
.set Pin_InfraredDistance_0__0__HSIOM_SHIFT, 0
.set Pin_InfraredDistance_0__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_0__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_0__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_0__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_0__0__MASK, 0x01
.set Pin_InfraredDistance_0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_0__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_0__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_0__0__PORT, 2
.set Pin_InfraredDistance_0__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_0__0__SHIFT, 0
.set Pin_InfraredDistance_0__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_0__MASK, 0x01
.set Pin_InfraredDistance_0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_0__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_0__PORT, 2
.set Pin_InfraredDistance_0__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_0__SHIFT, 0

/* Pin_InfraredDistance_1 */
.set Pin_InfraredDistance_1__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_InfraredDistance_1__0__HSIOM_MASK, 0x000000F0
.set Pin_InfraredDistance_1__0__HSIOM_SHIFT, 4
.set Pin_InfraredDistance_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_1__0__MASK, 0x02
.set Pin_InfraredDistance_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_1__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_1__0__PORT, 2
.set Pin_InfraredDistance_1__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_1__0__SHIFT, 1
.set Pin_InfraredDistance_1__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_1__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_1__MASK, 0x02
.set Pin_InfraredDistance_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_1__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_1__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_1__PORT, 2
.set Pin_InfraredDistance_1__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_1__SHIFT, 1

/* Pin_InfraredDistance_2 */
.set Pin_InfraredDistance_2__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_InfraredDistance_2__0__HSIOM_MASK, 0x00000F00
.set Pin_InfraredDistance_2__0__HSIOM_SHIFT, 8
.set Pin_InfraredDistance_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_2__0__MASK, 0x04
.set Pin_InfraredDistance_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_2__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_2__0__PORT, 2
.set Pin_InfraredDistance_2__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_2__0__SHIFT, 2
.set Pin_InfraredDistance_2__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_2__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_2__MASK, 0x04
.set Pin_InfraredDistance_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_2__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_2__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_2__PORT, 2
.set Pin_InfraredDistance_2__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_2__SHIFT, 2

/* Pin_InfraredDistance_3 */
.set Pin_InfraredDistance_3__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_InfraredDistance_3__0__HSIOM_MASK, 0x0000F000
.set Pin_InfraredDistance_3__0__HSIOM_SHIFT, 12
.set Pin_InfraredDistance_3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_3__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_3__0__MASK, 0x08
.set Pin_InfraredDistance_3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_3__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_3__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_3__0__PORT, 2
.set Pin_InfraredDistance_3__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_3__0__SHIFT, 3
.set Pin_InfraredDistance_3__DR, CYREG_GPIO_PRT2_DR
.set Pin_InfraredDistance_3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_InfraredDistance_3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_InfraredDistance_3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_InfraredDistance_3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_3__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_InfraredDistance_3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_InfraredDistance_3__MASK, 0x08
.set Pin_InfraredDistance_3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_InfraredDistance_3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_InfraredDistance_3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_InfraredDistance_3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_InfraredDistance_3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_InfraredDistance_3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_InfraredDistance_3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_InfraredDistance_3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_InfraredDistance_3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_InfraredDistance_3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_InfraredDistance_3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_InfraredDistance_3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_InfraredDistance_3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_InfraredDistance_3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_InfraredDistance_3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_InfraredDistance_3__PC, CYREG_GPIO_PRT2_PC
.set Pin_InfraredDistance_3__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_InfraredDistance_3__PORT, 2
.set Pin_InfraredDistance_3__PS, CYREG_GPIO_PRT2_PS
.set Pin_InfraredDistance_3__SHIFT, 3

/* Quadrature_Decode_Clock */
.set Quadrature_Decode_Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set Quadrature_Decode_Clock__DIV_ID, 0x00000040
.set Quadrature_Decode_Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Quadrature_Decode_Clock__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x11E611A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
