<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board_part board_name="kc705" board_revision="1.1" board_part="part0" schema_version="1.1" vendor="xilinx.com" version="1.1" preset_file="preset.xml">

  <part_info part_name="xc7k325tffg900-2" jtag_position="1" silicon_version="1.0"/>

  <board_info description="Kintex-7 KC705 Evaluation Platform" display_name="Kintex-7 KC705 Evaluation Platform" url="www.xilinx.com/kc705"/>

  <interfaces>
    <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0">
      <preset_file name="mig.prj"/>
    </interface>
    <interface mode="master" name="dip_switches_4bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="master" name="gmii" type="xilinx.com:interface:gmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXD" physical_port="gmii_txd"/>
        <port_map logical_port="TX_EN" physical_port="gmii_tx_en"/>
        <port_map logical_port="TX_ER" physical_port="gmii_tx_er"/>
        <port_map logical_port="GTX_CLK" physical_port="gmii_gtx_clk"/>
        <port_map logical_port="TX_CLK" physical_port="gmii_tx_clk"/>
        <port_map logical_port="RXD" physical_port="gmii_rxd"/>
        <port_map logical_port="RX_DV" physical_port="gmii_rx_dv"/>
        <port_map logical_port="RX_ER" physical_port="gmii_rx_er"/>
        <port_map logical_port="RX_CLK" physical_port="gmii_rx_clk"/>
        <port_map logical_port="COL" physical_port="gmii_col"/>
        <port_map logical_port="CRS" physical_port="gmii_crs"/>
      </port_maps>
    </interface>
    <interface mode="master" name="iic_main" type="xilinx.com:interface:iic_rtl:1.0">
      <port_maps>
        <port_map logical_port="SDA_I" physical_port="iic_main_sda_i"/>
        <port_map logical_port="SDA_O" physical_port="iic_main_sda_o"/>
        <port_map logical_port="SDA_T" physical_port="iic_main_sda_t"/>
        <port_map logical_port="SCL_I" physical_port="iic_main_scl_i"/>
        <port_map logical_port="SCL_O" physical_port="iic_main_scl_o"/>
        <port_map logical_port="SCL_T" physical_port="iic_main_scl_t"/>
      </port_maps>
    </interface>
    <interface mode="master" name="lcd_7bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_O" physical_port="lcd_7bits_tri_o"/>
      </port_maps>
    </interface>
    <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o"/>
      </port_maps>
    </interface>
    <interface mode="master" name="linear_flash" type="xilinx.com:interface:emc_rtl:1.0" preset_proc_name="emc_preset">
      <port_maps>
        <port_map logical_port="ADDR" physical_port="linear_flash_addr"/>
        <port_map logical_port="DQ_O" physical_port="linear_flash_dq_o"/>
        <port_map logical_port="DQ_I" physical_port="linear_flash_dq_i"/>
        <port_map logical_port="DQ_T" physical_port="linear_flash_dq_t"/>
        <port_map logical_port="ADV_LDN" physical_port="linear_flash_adv_ldn"/>
        <port_map logical_port="OEN" physical_port="linear_flash_oen"/>
        <port_map logical_port="WEN" physical_port="linear_flash_wen"/>
        <port_map logical_port="CE_N" physical_port="linear_flash_ce_n"/>
      </port_maps>
    </interface>
    <interface mode="master" name="mdio_io" type="xilinx.com:interface:mdio_io:1.0">
      <port_maps>
        <port_map logical_port="IO" physical_port="mdio_io"/>
        <port_map logical_port="MDC" physical_port="mdio_io_mdc"/>
      </port_maps>
    </interface>
    <interface mode="master" name="mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0">
      <port_maps>
        <port_map logical_port="MDIO_I" physical_port="mdio_i"/>
        <port_map logical_port="MDIO_O" physical_port="mdio_o"/>
        <port_map logical_port="MDIO_T" physical_port="mdio_t"/>
        <port_map logical_port="MDC" physical_port="mdc"/>
      </port_maps>
    </interface>
    <interface mode="master" name="mii" type="xilinx.com:interface:mii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXD" physical_port="mii_txd"/>
        <port_map logical_port="TX_EN" physical_port="mii_tx_en"/>
        <port_map logical_port="TX_CLK" physical_port="mii_tx_clk"/>
        <port_map logical_port="COL" physical_port="mii_col"/>
        <port_map logical_port="RXD" physical_port="mii_rxd"/>
        <port_map logical_port="RX_ER" physical_port="mii_rx_er"/>
        <port_map logical_port="TX_ER" physical_port="mii_tx_er"/>
        <port_map logical_port="RX_CLK" physical_port="mii_rx_clk"/>
        <port_map logical_port="CRS" physical_port="mii_crs"/>
        <port_map logical_port="RX_DV" physical_port="mii_rx_dv"/>
        <port_map logical_port="RST_N" physical_port="mii_phy_rst_n"/>
      </port_maps>
    </interface>
    <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0">
      <port_maps>
        <port_map logical_port="RESET" physical_port="phy_rst_out"/>
      </port_maps>
    </interface>
    <interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0">
      <port_maps>
        <port_map logical_port="RST" physical_port="reset"/>
      </port_maps>
      <parameters>
        <parameter name="RST_POLARITY" value="1"/>
      </parameters>
    </interface>
    <interface mode="master" name="rgmii" type="xilinx.com:interface:rgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TD" physical_port="rgmii_td"/>
        <port_map logical_port="TX_CTL" physical_port="rgmii_tx_ctl"/>
        <port_map logical_port="TXC" physical_port="rgmii_txc"/>
        <port_map logical_port="RD" physical_port="rgmii_RD"/>
        <port_map logical_port="RX_CTL" physical_port="rgmii_RX_CTL"/>
        <port_map logical_port="RXC" physical_port="rgmii_RXC"/>
      </port_maps>
    </interface>
    <interface mode="master" name="rotary_switch" type="xilinx.com:interface:gpio_rtl:1.0">
      <port_maps>
        <port_map logical_port="TRI_I" physical_port="rotary_inca_push_incb_tri_i"/>
      </port_maps>
    </interface>
    <interface mode="master" name="rs232_uart" type="xilinx.com:interface:uart_rtl:1.0">
      <port_maps>
        <port_map logical_port="TxD" physical_port="rs232_uart_txd"/>
        <port_map logical_port="RxD" physical_port="rs232_uart_rxd"/>
      </port_maps>
    </interface>
    <interface mode="master" name="sfp" type="xilinx.com:interface:sfp_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sfp_txn"/>
        <port_map logical_port="TXP" physical_port="sfp_txp"/>
        <port_map logical_port="RXN" physical_port="sfp_rxn"/>
        <port_map logical_port="RXP" physical_port="sfp_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y10"/>
      </parameters>
    </interface>
    <interface mode="master" name="sfp_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sfp_sgmii_txn"/>
        <port_map logical_port="TXP" physical_port="sfp_sgmii_txp"/>
        <port_map logical_port="RXN" physical_port="sfp_sgmii_rxn"/>
        <port_map logical_port="RXP" physical_port="sfp_sgmii_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y10"/>
      </parameters>
    </interface>
    <interface mode="master" name="sgmii" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sgmii_txn"/>
        <port_map logical_port="TXP" physical_port="sgmii_txp"/>
        <port_map logical_port="RXN" physical_port="sgmii_rxn"/>
        <port_map logical_port="RXP" physical_port="sgmii_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y9"/>
      </parameters>
    </interface>
    <interface mode="slave" name="sgmii_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="sgmii_mgt_clkp"/>
        <port_map logical_port="CLK_N" physical_port="sgmii_mgt_clkn"/>
      </port_maps>
      <parameters>
        <parameter name="TYPE" value="ETH_MGT_CLK"/>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </interface>
    <interface mode="master" name="sma_lvds" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_lvds_txn"/>
        <port_map logical_port="TXP" physical_port="sma_lvds_txp"/>
        <port_map logical_port="RXN" physical_port="sma_lvds_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_lvds_rxp"/>
      </port_maps>
    </interface>
    <interface mode="slave" name="sma_mgt_clk" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="sma_mgt_clkp"/>
        <port_map logical_port="CLK_N" physical_port="sma_mgt_clkn"/>
      </port_maps>
      <parameters>
        <parameter name="TYPE" value="ETH_MGT_CLK"/>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </interface>
    <interface mode="master" name="sma_sfp" type="xilinx.com:interface:sfp_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_sfp_txn"/>
        <port_map logical_port="TXP" physical_port="sma_sfp_txp"/>
        <port_map logical_port="RXN" physical_port="sma_sfp_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_sfp_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y8"/>
      </parameters>
    </interface>
    <interface mode="master" name="sma_sgmii" type="xilinx.com:interface:sgmii_rtl:1.0">
      <port_maps>
        <port_map logical_port="TXN" physical_port="sma_sgmii_txn"/>
        <port_map logical_port="TXP" physical_port="sma_sgmii_txp"/>
        <port_map logical_port="RXN" physical_port="sma_sgmii_rxn"/>
        <port_map logical_port="RXP" physical_port="sma_sgmii_rxp"/>
      </port_maps>
      <parameters>
        <parameter name="GT_LOC" value="GTXE2_CHANNEL_X0Y8"/>
      </parameters>
    </interface>
    <interface mode="master" name="spi_flash" type="xilinx.com:interface:spi_rtl:1.0">
      <port_maps>
        <port_map logical_port="IO0_I" physical_port="spi_io0_i"/>
        <port_map logical_port="IO0_O" physical_port="spi_io0_o"/>
        <port_map logical_port="IO0_T" physical_port="spi_io0_t"/>
        <port_map logical_port="IO1_I" physical_port="spi_io1_i"/>
        <port_map logical_port="IO1_O" physical_port="spi_io1_o"/>
        <port_map logical_port="IO1_T" physical_port="spi_io1_t"/>
        <port_map logical_port="IO2_I" physical_port="spi_io2_i"/>
        <port_map logical_port="IO2_O" physical_port="spi_io2_o"/>
        <port_map logical_port="IO2_T" physical_port="spi_io2_t"/>
        <port_map logical_port="IO3_I" physical_port="spi_io3_i"/>
        <port_map logical_port="IO3_O" physical_port="spi_io3_o"/>
        <port_map logical_port="IO3_T" physical_port="spi_io3_t"/>
        <port_map logical_port="SS_I" physical_port="spi_ss_i"/>
        <port_map logical_port="SS_O" physical_port="spi_ss_o"/>
        <port_map logical_port="SS_T" physical_port="spi_ss_t"/>
      </port_maps>
    </interface>
    <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0">
      <port_maps>
        <port_map logical_port="CLK_P" physical_port="clk_p"/>
        <port_map logical_port="CLK_N" physical_port="clk_n"/>
      </port_maps>
      <parameters>
        <parameter name="frequency" value="200000000"/>
      </parameters>
    </interface>
  </interfaces>

  <ports>
    <port dir="in" name="clk_n">
      <pins>
        <pin iostandard="DIFF_SSTL15" loc="AD11"/>
      </pins>
    </port>
    <port dir="in" name="clk_p">
      <pins>
        <pin iostandard="DIFF_SSTL15" loc="AD12"/>
      </pins>
    </port>
    <port dir="in" left="3" name="dip_switches_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="Y29"/>
        <pin index="1" iostandard="LVCMOS25" loc="W29"/>
        <pin index="2" iostandard="LVCMOS25" loc="AA28"/>
        <pin index="3" iostandard="LVCMOS25" loc="Y28"/>
      </pins>
    </port>
    <port dir="in" name="gmii_col">
      <pins>
        <pin iostandard="LVCMOS25" loc="W19"/>
      </pins>
    </port>
    <port dir="in" name="gmii_crs">
      <pins>
        <pin iostandard="LVCMOS25" loc="R30"/>
      </pins>
    </port>
    <port dir="out" name="gmii_gtx_clk">
      <pins>
        <pin iostandard="LVCMOS25" loc="K30"/>
      </pins>
    </port>
    <port dir="in" left="7" name="gmii_rxd" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="U30"/>
        <pin index="1" iostandard="LVCMOS25" loc="U25"/>
        <pin index="2" iostandard="LVCMOS25" loc="T25"/>
        <pin index="3" iostandard="LVCMOS25" loc="U28"/>
        <pin index="4" iostandard="LVCMOS25" loc="R19"/>
        <pin index="5" iostandard="LVCMOS25" loc="T27"/>
        <pin index="6" iostandard="LVCMOS25" loc="T26"/>
        <pin index="7" iostandard="LVCMOS25" loc="T28"/>
      </pins>
    </port>
    <port dir="in" name="gmii_rx_clk">
      <pins>
        <pin iostandard="LVCMOS25" loc="U27"/>
      </pins>
    </port>
    <port dir="in" name="gmii_rx_dv">
      <pins>
        <pin iostandard="LVCMOS25" loc="R28"/>
      </pins>
    </port>
    <port dir="in" name="gmii_rx_er">
      <pins>
        <pin iostandard="LVCMOS25" loc="V26"/>
      </pins>
    </port>
    <port dir="out" left="7" name="gmii_txd" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="N27"/>
        <pin index="1" iostandard="LVCMOS25" loc="N25"/>
        <pin index="2" iostandard="LVCMOS25" loc="M29"/>
        <pin index="3" iostandard="LVCMOS25" loc="L28"/>
        <pin index="4" iostandard="LVCMOS25" loc="J26"/>
        <pin index="5" iostandard="LVCMOS25" loc="K26"/>
        <pin index="6" iostandard="LVCMOS25" loc="L30"/>
        <pin index="7" iostandard="LVCMOS25" loc="J28"/>
      </pins>
    </port>
    <port dir="in" name="gmii_tx_clk">
      <pins>
        <pin iostandard="LVCMOS25" loc="M28"/>
      </pins>
    </port>
    <port dir="out" name="gmii_tx_en">
      <pins>
        <pin iostandard="LVCMOS25" loc="M27"/>
      </pins>
    </port>
    <port dir="out" name="gmii_tx_er">
      <pins>
        <pin iostandard="LVCMOS25" loc="N29"/>
      </pins>
    </port>
    <port dir="in" name="iic_main_scl_i">
      <pins>
        <pin drive="8" iostandard="LVCMOS25" loc="K21" slew="SLOW"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_scl_o">
      <pins>
        <pin drive="8" iostandard="LVCMOS25" loc="K21" slew="SLOW"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_scl_t">
      <pins>
        <pin drive="8" iostandard="LVCMOS25" loc="K21" slew="SLOW"/>
      </pins>
    </port>
    <port dir="in" name="iic_main_sda_i">
      <pins>
        <pin drive="8" iostandard="LVCMOS25" loc="L21" slew="SLOW"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_sda_o">
      <pins>
        <pin drive="8" iostandard="LVCMOS25" loc="L21" slew="SLOW"/>
      </pins>
    </port>
    <port dir="out" name="iic_main_sda_t">
      <pins>
        <pin drive="8" iostandard="LVCMOS25" loc="L21" slew="SLOW"/>
      </pins>
    </port>
    <port dir="out" left="6" name="lcd_7bits_tri_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS15" loc="AB10"/>
        <pin index="1" iostandard="LVCMOS15" loc="Y11"/>
        <pin index="2" iostandard="LVCMOS15" loc="AB13"/>
        <pin index="3" iostandard="LVCMOS15" loc="Y10"/>
        <pin index="4" iostandard="LVCMOS15" loc="AA11"/>
        <pin index="5" iostandard="LVCMOS15" loc="AA10"/>
        <pin index="6" iostandard="LVCMOS15" loc="AA13"/>
      </pins>
    </port>
    <port dir="out" left="7" name="leds_8bits_tri_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS15" loc="AB8"/>
        <pin index="1" iostandard="LVCMOS15" loc="AA8"/>
        <pin index="2" iostandard="LVCMOS15" loc="AC9"/>
        <pin index="3" iostandard="LVCMOS15" loc="AB9"/>
        <pin index="4" iostandard="LVCMOS25" loc="AE26"/>
        <pin index="5" iostandard="LVCMOS25" loc="G19"/>
        <pin index="6" iostandard="LVCMOS25" loc="E18"/>
        <pin index="7" iostandard="LVCMOS25" loc="F16"/>
      </pins>
    </port>
    <port dir="inout" left="26" name="linear_flash_addr" right="1">
      <pins>
        <pin index="1" iostandard="LVCMOS25" loc="W22"/>
        <pin index="2" iostandard="LVCMOS25" loc="W21"/>
        <pin index="3" iostandard="LVCMOS25" loc="V24"/>
        <pin index="4" iostandard="LVCMOS25" loc="U24"/>
        <pin index="5" iostandard="LVCMOS25" loc="V22"/>
        <pin index="6" iostandard="LVCMOS25" loc="V21"/>
        <pin index="7" iostandard="LVCMOS25" loc="U23"/>
        <pin index="8" iostandard="LVCMOS25" loc="W24"/>
        <pin index="9" iostandard="LVCMOS25" loc="W23"/>
        <pin index="10" iostandard="LVCMOS25" loc="V20"/>
        <pin index="11" iostandard="LVCMOS25" loc="V19"/>
        <pin index="12" iostandard="LVCMOS25" loc="W26"/>
        <pin index="13" iostandard="LVCMOS25" loc="V25"/>
        <pin index="14" iostandard="LVCMOS25" loc="V30"/>
        <pin index="15" iostandard="LVCMOS25" loc="V29"/>
        <pin index="16" iostandard="LVCMOS25" loc="V27"/>
        <pin index="17" iostandard="LVCMOS25" loc="P22"/>
        <pin index="18" iostandard="LVCMOS25" loc="P21"/>
        <pin index="19" iostandard="LVCMOS25" loc="N24"/>
        <pin index="20" iostandard="LVCMOS25" loc="N22"/>
        <pin index="21" iostandard="LVCMOS25" loc="N21"/>
        <pin index="22" iostandard="LVCMOS25" loc="N20"/>
        <pin index="23" iostandard="LVCMOS25" loc="N19"/>
        <pin index="24" iostandard="LVCMOS25" loc="N26"/>
        <pin index="25" iostandard="LVCMOS25" loc="M23"/>
        <pin index="26" iostandard="LVCMOS25" loc="M22"/>
      </pins>
    </port>
    <port dir="inout" name="linear_flash_adv_ldn">
      <pins>
        <pin iostandard="LVCMOS25" loc="M30"/>
      </pins>
    </port>
    <port dir="inout" name="linear_flash_ce_n">
      <pins>
        <pin iostandard="LVCMOS25" loc="U19"/>
      </pins>
    </port>
    <port dir="in" left="15" name="linear_flash_dq_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="P24"/>
        <pin index="1" iostandard="LVCMOS25" loc="R25"/>
        <pin index="2" iostandard="LVCMOS25" loc="R20"/>
        <pin index="3" iostandard="LVCMOS25" loc="R21"/>
        <pin index="4" iostandard="LVCMOS25" loc="T20"/>
        <pin index="5" iostandard="LVCMOS25" loc="T21"/>
        <pin index="6" iostandard="LVCMOS25" loc="T22"/>
        <pin index="7" iostandard="LVCMOS25" loc="T23"/>
        <pin index="8" iostandard="LVCMOS25" loc="U20"/>
        <pin index="9" iostandard="LVCMOS25" loc="P29"/>
        <pin index="10" iostandard="LVCMOS25" loc="R29"/>
        <pin index="11" iostandard="LVCMOS25" loc="P27"/>
        <pin index="12" iostandard="LVCMOS25" loc="P28"/>
        <pin index="13" iostandard="LVCMOS25" loc="T30"/>
        <pin index="14" iostandard="LVCMOS25" loc="P26"/>
        <pin index="15" iostandard="LVCMOS25" loc="R26"/>
      </pins>
    </port>
    <port dir="out" left="15" name="linear_flash_dq_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="P24"/>
        <pin index="1" iostandard="LVCMOS25" loc="R25"/>
        <pin index="2" iostandard="LVCMOS25" loc="R20"/>
        <pin index="3" iostandard="LVCMOS25" loc="R21"/>
        <pin index="4" iostandard="LVCMOS25" loc="T20"/>
        <pin index="5" iostandard="LVCMOS25" loc="T21"/>
        <pin index="6" iostandard="LVCMOS25" loc="T22"/>
        <pin index="7" iostandard="LVCMOS25" loc="T23"/>
        <pin index="8" iostandard="LVCMOS25" loc="U20"/>
        <pin index="9" iostandard="LVCMOS25" loc="P29"/>
        <pin index="10" iostandard="LVCMOS25" loc="R29"/>
        <pin index="11" iostandard="LVCMOS25" loc="P27"/>
        <pin index="12" iostandard="LVCMOS25" loc="P28"/>
        <pin index="13" iostandard="LVCMOS25" loc="T30"/>
        <pin index="14" iostandard="LVCMOS25" loc="P26"/>
        <pin index="15" iostandard="LVCMOS25" loc="R26"/>
      </pins>
    </port>
    <port dir="out" left="15" name="linear_flash_dq_t" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="P24"/>
        <pin index="1" iostandard="LVCMOS25" loc="R25"/>
        <pin index="2" iostandard="LVCMOS25" loc="R20"/>
        <pin index="3" iostandard="LVCMOS25" loc="R21"/>
        <pin index="4" iostandard="LVCMOS25" loc="T20"/>
        <pin index="5" iostandard="LVCMOS25" loc="T21"/>
        <pin index="6" iostandard="LVCMOS25" loc="T22"/>
        <pin index="7" iostandard="LVCMOS25" loc="T23"/>
        <pin index="8" iostandard="LVCMOS25" loc="U20"/>
        <pin index="9" iostandard="LVCMOS25" loc="P29"/>
        <pin index="10" iostandard="LVCMOS25" loc="R29"/>
        <pin index="11" iostandard="LVCMOS25" loc="P27"/>
        <pin index="12" iostandard="LVCMOS25" loc="P28"/>
        <pin index="13" iostandard="LVCMOS25" loc="T30"/>
        <pin index="14" iostandard="LVCMOS25" loc="P26"/>
        <pin index="15" iostandard="LVCMOS25" loc="R26"/>
      </pins>
    </port>
    <port dir="inout" name="linear_flash_oen">
      <pins>
        <pin iostandard="LVCMOS25" loc="M24"/>
      </pins>
    </port>
    <port dir="inout" name="linear_flash_wen">
      <pins>
        <pin iostandard="LVCMOS25" loc="M25"/>
      </pins>
    </port>
    <port dir="out" name="mdc">
      <pins>
        <pin iostandard="LVCMOS25" loc="R23"/>
      </pins>
    </port>
    <port dir="in" name="mdio_i">
      <pins>
        <pin iostandard="LVCMOS25" loc="J21"/>
      </pins>
    </port>
    <port dir="inout" name="mdio_io">
      <pins>
        <pin iostandard="LVCMOS25" loc="J21"/>
      </pins>
    </port>
    <port dir="out" name="mdio_io_mdc">
      <pins>
        <pin iostandard="LVCMOS25" loc="R23"/>
      </pins>
    </port>
    <port dir="out" name="mdio_o">
      <pins>
        <pin iostandard="LVCMOS25" loc="J21"/>
      </pins>
    </port>
    <port dir="out" name="mdio_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="J21"/>
      </pins>
    </port>
    <port dir="in" name="mii_col">
      <pins>
        <pin iostandard="LVCMOS25" loc="W19"/>
      </pins>
    </port>
    <port dir="in" name="mii_crs">
      <pins>
        <pin iostandard="LVCMOS25" loc="R30"/>
      </pins>
    </port>
    <port dir="out" name="mii_phy_rst_n">
      <pins>
        <pin iostandard="LVCMOS25" loc="L20"/>
      </pins>
    </port>
    <port dir="in" left="3" name="mii_rxd" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="U30"/>
        <pin index="1" iostandard="LVCMOS25" loc="U25"/>
        <pin index="2" iostandard="LVCMOS25" loc="T25"/>
        <pin index="3" iostandard="LVCMOS25" loc="U28"/>
      </pins>
    </port>
    <port dir="in" name="mii_rx_clk">
      <pins>
        <pin iostandard="LVCMOS25" loc="U27"/>
      </pins>
    </port>
    <port dir="in" name="mii_rx_dv">
      <pins>
        <pin iostandard="LVCMOS25" loc="R28"/>
      </pins>
    </port>
    <port dir="in" name="mii_rx_er">
      <pins>
        <pin iostandard="LVCMOS25" loc="V26"/>
      </pins>
    </port>
    <port dir="out" left="3" name="mii_txd" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="N27"/>
        <pin index="1" iostandard="LVCMOS25" loc="N25"/>
        <pin index="2" iostandard="LVCMOS25" loc="M29"/>
        <pin index="3" iostandard="LVCMOS25" loc="L28"/>
      </pins>
    </port>
    <port dir="in" name="mii_tx_clk">
      <pins>
        <pin iostandard="LVCMOS25" loc="M28"/>
      </pins>
    </port>
    <port dir="out" name="mii_tx_en">
      <pins>
        <pin iostandard="LVCMOS25" loc="M27"/>
      </pins>
    </port>
    <port dir="out" name="mii_tx_er">
      <pins>
        <pin iostandard="LVCMOS25" loc="N29" slew="FAST"/>
      </pins>
    </port>
    <port dir="out" name="phy_rst_out">
      <pins>
        <pin iostandard="LVCMOS25" loc="L20"/>
      </pins>
    </port>
    <port dir="in" left="4" name="push_buttons_5bits_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="G12"/>
        <pin index="1" iostandard="LVCMOS15" loc="AC6"/>
        <pin index="2" iostandard="LVCMOS15" loc="AB12"/>
        <pin index="3" iostandard="LVCMOS15" loc="AG5"/>
        <pin index="4" iostandard="LVCMOS15" loc="AA12"/>
      </pins>
    </port>
    <port dir="in" name="reset">
      <pins>
        <pin iostandard="LVCMOS15" loc="AB7"/>
      </pins>
    </port>
    <port dir="in" left="3" name="rgmii_RD" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="U30"/>
        <pin index="1" iostandard="LVCMOS25" loc="U25"/>
        <pin index="2" iostandard="LVCMOS25" loc="T25"/>
        <pin index="3" iostandard="LVCMOS25" loc="U28"/>
      </pins>
    </port>
    <port dir="in" name="rgmii_RXC">
      <pins>
        <pin iostandard="LVCMOS25" loc="U27"/>
      </pins>
    </port>
    <port dir="in" name="rgmii_RX_CTL">
      <pins>
        <pin iostandard="LVCMOS25" loc="R28"/>
      </pins>
    </port>
    <port dir="out" left="3" name="rgmii_td" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="N27"/>
        <pin index="1" iostandard="LVCMOS25" loc="N25"/>
        <pin index="2" iostandard="LVCMOS25" loc="M29"/>
        <pin index="3" iostandard="LVCMOS25" loc="L28"/>
      </pins>
    </port>
    <port dir="out" name="rgmii_txc">
      <pins>
        <pin iostandard="LVCMOS25" loc="K30"/>
      </pins>
    </port>
    <port dir="out" name="rgmii_tx_ctl">
      <pins>
        <pin iostandard="LVCMOS25" loc="M27"/>
      </pins>
    </port>
    <port dir="in" left="2" name="rotary_inca_push_incb_tri_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="Y26"/>
        <pin index="1" iostandard="LVCMOS25" loc="AA26"/>
        <pin index="2" iostandard="LVCMOS25" loc="Y25"/>
      </pins>
    </port>
    <port dir="in" name="rs232_uart_rxd">
      <pins>
        <pin iostandard="LVCMOS25" loc="M19"/>
      </pins>
    </port>
    <port dir="out" name="rs232_uart_txd">
      <pins>
        <pin iostandard="LVCMOS25" loc="K24"/>
      </pins>
    </port>
    <port dir="in" name="sfp_rxn">
      <pins>
        <pin loc="G4"/>
      </pins>
    </port>
    <port dir="in" name="sfp_rxp">
      <pins>
        <pin loc="G3"/>
      </pins>
    </port>
    <port dir="in" name="sfp_sgmii_rxn">
      <pins>
        <pin loc="G4"/>
      </pins>
    </port>
    <port dir="in" name="sfp_sgmii_rxp">
      <pins>
        <pin loc="G3"/>
      </pins>
    </port>
    <port dir="out" name="sfp_sgmii_txn">
      <pins>
        <pin loc="H1"/>
      </pins>
    </port>
    <port dir="out" name="sfp_sgmii_txp">
      <pins>
        <pin loc="H2"/>
      </pins>
    </port>
    <port dir="out" name="sfp_txn">
      <pins>
        <pin loc="H1"/>
      </pins>
    </port>
    <port dir="out" name="sfp_txp">
      <pins>
        <pin loc="H2"/>
      </pins>
    </port>
    <port dir="in" name="sgmii_mgt_clkn">
      <pins>
        <pin loc="G7"/>
      </pins>
    </port>
    <port dir="in" name="sgmii_mgt_clkp">
      <pins>
        <pin loc="G8"/>
      </pins>
    </port>
    <port dir="in" name="sgmii_rxn">
      <pins>
        <pin loc="H5"/>
      </pins>
    </port>
    <port dir="in" name="sgmii_rxp">
      <pins>
        <pin loc="H6"/>
      </pins>
    </port>
    <port dir="out" name="sgmii_txn">
      <pins>
        <pin loc="J3"/>
      </pins>
    </port>
    <port dir="out" name="sgmii_txp">
      <pins>
        <pin loc="J4"/>
      </pins>
    </port>
    <port dir="in" name="sma_lvds_rxn">
      <pins>
        <pin iostandard="LVDS_25" loc="K25"/>
      </pins>
    </port>
    <port dir="in" name="sma_lvds_rxp">
      <pins>
        <pin iostandard="LVDS_25" loc="L25"/>
      </pins>
    </port>
    <port dir="out" name="sma_lvds_txn">
      <pins>
        <pin iostandard="LVDS_25" loc="Y24"/>
      </pins>
    </port>
    <port dir="out" name="sma_lvds_txp">
      <pins>
        <pin iostandard="LVDS_25" loc="Y23"/>
      </pins>
    </port>
    <port dir="in" name="sma_mgt_clkn">
      <pins>
        <pin loc="J7"/>
      </pins>
    </port>
    <port dir="in" name="sma_mgt_clkp">
      <pins>
        <pin loc="J8"/>
      </pins>
    </port>
    <port dir="in" name="sma_sfp_rxn">
      <pins>
        <pin loc="K5"/>
      </pins>
    </port>
    <port dir="in" name="sma_sfp_rxp">
      <pins>
        <pin loc="K6"/>
      </pins>
    </port>
    <port dir="out" name="sma_sfp_txn">
      <pins>
        <pin loc="K1"/>
      </pins>
    </port>
    <port dir="out" name="sma_sfp_txp">
      <pins>
        <pin loc="K2"/>
      </pins>
    </port>
    <port dir="in" name="sma_sgmii_rxn">
      <pins>
        <pin loc="K5"/>
      </pins>
    </port>
    <port dir="in" name="sma_sgmii_rxp">
      <pins>
        <pin loc="K6"/>
      </pins>
    </port>
    <port dir="out" name="sma_sgmii_txn">
      <pins>
        <pin loc="K1"/>
      </pins>
    </port>
    <port dir="out" name="sma_sgmii_txp">
      <pins>
        <pin loc="K2"/>
      </pins>
    </port>
    <port dir="out" name="sm_fan_pwm_net_vcc">
      <pins>
        <pin iostandard="LVCMOS25" loc="L26"/>
      </pins>
    </port>
    <port dir="in" name="spi_io0_i">
      <pins>
        <pin iostandard="LVCMOS25" loc="P24"/>
      </pins>
    </port>
    <port dir="out" name="spi_io0_o">
      <pins>
        <pin iostandard="LVCMOS25" loc="P24"/>
      </pins>
    </port>
    <port dir="out" name="spi_io0_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="P24"/>
      </pins>
    </port>
    <port dir="in" name="spi_io1_i">
      <pins>
        <pin iostandard="LVCMOS25" loc="R25"/>
      </pins>
    </port>
    <port dir="out" name="spi_io1_o">
      <pins>
        <pin iostandard="LVCMOS25" loc="R25"/>
      </pins>
    </port>
    <port dir="out" name="spi_io1_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="R25"/>
      </pins>
    </port>
    <port dir="in" name="spi_io2_i">
      <pins>
        <pin iostandard="LVCMOS25" loc="R20"/>
      </pins>
    </port>
    <port dir="out" name="spi_io2_o">
      <pins>
        <pin iostandard="LVCMOS25" loc="R20"/>
      </pins>
    </port>
    <port dir="out" name="spi_io2_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="R20"/>
      </pins>
    </port>
    <port dir="in" name="spi_io3_i">
      <pins>
        <pin iostandard="LVCMOS25" loc="R21"/>
      </pins>
    </port>
    <port dir="out" name="spi_io3_o">
      <pins>
        <pin iostandard="LVCMOS25" loc="R21"/>
      </pins>
    </port>
    <port dir="out" name="spi_io3_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="R21"/>
      </pins>
    </port>
    <port dir="in" left="0" name="spi_ss_i" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="U19"/>
      </pins>
    </port>
    <port dir="out" left="0" name="spi_ss_o" right="0">
      <pins>
        <pin index="0" iostandard="LVCMOS25" loc="U19"/>
      </pins>
    </port>
    <port dir="out" name="spi_ss_t">
      <pins>
        <pin iostandard="LVCMOS25" loc="U19"/>
      </pins>
    </port>
  </ports>

</board_part>
