

================================================================
== Vitis HLS Report for 'pool_gpt'
================================================================
* Date:           Sat May  4 12:09:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.422 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16406|    16406|  56.141 us|  56.141 us|  16406|  16406|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66  |pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2  |    16398|    16398|  56.114 us|  56.114 us|  16398|  16398|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     911|    479|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    246|    -|
|Register         |        -|    -|     139|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1050|    726|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66  |pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2  |        0|   0|  911|  479|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                  |        0|   0|  911|  479|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  41|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |gmem3_blk_n_AW        |   9|          2|    1|          2|
    |gmem3_blk_n_B         |   9|          2|    1|          2|
    |m_axi_gmem2_ARVALID   |   9|          2|    1|          2|
    |m_axi_gmem2_RREADY    |   9|          2|    1|          2|
    |m_axi_gmem3_AWADDR    |  13|          3|   64|        192|
    |m_axi_gmem3_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem3_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem3_AWID      |   9|          2|    1|          2|
    |m_axi_gmem3_AWLEN     |  13|          3|   32|         96|
    |m_axi_gmem3_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem3_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem3_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem3_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem3_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem3_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem3_AWVALID   |  13|          3|    1|          3|
    |m_axi_gmem3_BREADY    |  13|          3|    1|          3|
    |m_axi_gmem3_WVALID    |   9|          2|    1|          2|
    |pool_in_blk_n         |   9|          2|    1|          2|
    |pool_out_blk_n        |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 246|         56|  131|        368|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   9|   0|    9|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |grp_pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |pool_in_1_reg_88                                                         |  64|   0|   64|          0|
    |pool_out_1_reg_82                                                        |  64|   0|   64|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 139|   0|  139|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|      pool_gpt|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|      pool_gpt|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|      pool_gpt|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|      pool_gpt|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|      pool_gpt|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|      pool_gpt|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|      pool_gpt|  return value|
|m_axi_gmem2_AWVALID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR       |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN        |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST      |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK       |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA        |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR       |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN        |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST      |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK       |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT       |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION     |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA        |   in|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RFIFONUM     |   in|   11|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP        |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID       |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP        |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER        |   in|    1|       m_axi|         gmem2|       pointer|
|pool_in_dout             |   in|   64|     ap_fifo|       pool_in|       pointer|
|pool_in_num_data_valid   |   in|    3|     ap_fifo|       pool_in|       pointer|
|pool_in_fifo_cap         |   in|    3|     ap_fifo|       pool_in|       pointer|
|pool_in_empty_n          |   in|    1|     ap_fifo|       pool_in|       pointer|
|pool_in_read             |  out|    1|     ap_fifo|       pool_in|       pointer|
|m_axi_gmem3_AWVALID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR       |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID         |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN        |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST      |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK       |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA        |  out|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID          |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER        |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID      |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY      |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR       |  out|   64|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID         |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN        |  out|   32|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST      |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK       |  out|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE      |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT       |  out|    3|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS        |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION     |  out|    4|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA        |   in|    8|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID          |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RFIFONUM     |   in|   11|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER        |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP        |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID       |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY       |  out|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP        |   in|    2|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID          |   in|    1|       m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER        |   in|    1|       m_axi|         gmem3|       pointer|
|pool_out_dout            |   in|   64|     ap_fifo|      pool_out|       pointer|
|pool_out_num_data_valid  |   in|    4|     ap_fifo|      pool_out|       pointer|
|pool_out_fifo_cap        |   in|    4|     ap_fifo|      pool_out|       pointer|
|pool_out_empty_n         |   in|    1|     ap_fifo|      pool_out|       pointer|
|pool_out_read            |  out|    1|     ap_fifo|      pool_out|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

