"/home/jcarlin/e155/e155-lab3/fpga/src/key_scan.sv=verilog,work,System Verilog"
"/home/jcarlin/e155/e155-lab3/fpga/testbench/key_scan_tb.sv=verilog,work,System Verilog"
