0.6
2018.3
Dec  7 2018
00:33:28
D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/prj/Xilinx/template.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/user/sim/testbench.v,1587025705,verilog,,,,testbench,,,,,,,,
D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/user/src/Malloc/FIFO/async_fifo.v,1587022751,verilog,,D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/user/sim/testbench.v,,async_fifo,,,,,,,,
D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/user/src/Malloc/RAM/FIFO_RAM.v,1587025989,verilog,,D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/user/sim/testbench.v,,FIFO_RAM,,,,,,,,
