Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 19 12:30:20 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file siso_shift_register_timing_summary_routed.rpt -pb siso_shift_register_timing_summary_routed.pb -rpx siso_shift_register_timing_summary_routed.rpx -warn_on_violation
| Design       : siso_shift_register
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            so
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.958ns  (logic 2.715ns (68.598%)  route 1.243ns (31.402%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[0]/Q
                         net (fo=1, routed)           1.243     1.512    so_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     3.958 r  so_OBUF_inst/O
                         net (fo=0)                   0.000     3.958    so
    R18                                                               r  so (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.715ns  (logic 0.802ns (46.734%)  route 0.914ns (53.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.914     1.715    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.715ns  (logic 0.802ns (46.734%)  route 0.914ns (53.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.914     1.715    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.715ns  (logic 0.802ns (46.734%)  route 0.914ns (53.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.914     1.715    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.715ns  (logic 0.802ns (46.734%)  route 0.914ns (53.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.914     1.715    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.713ns  (logic 0.802ns (46.798%)  route 0.911ns (53.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.911     1.713    rst_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.713ns  (logic 0.802ns (46.798%)  route 0.911ns (53.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.911     1.713    rst_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.713ns  (logic 0.802ns (46.798%)  route 0.911ns (53.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.911     1.713    rst_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.713ns  (logic 0.802ns (46.798%)  route 0.911ns (53.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.911     1.713    rst_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin
                            (input port)
  Destination:            out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.571ns  (logic 0.819ns (52.115%)  route 0.752ns (47.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sin (IN)
                         net (fo=0)                   0.000     0.000    sin
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  sin_IBUF_inst/O
                         net (fo=1, routed)           0.752     1.571    sin_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.100ns (39.821%)  route 0.151ns (60.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[2]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[2]/Q
                         net (fo=1, routed)           0.151     0.251    p_0_in[1]
    SLICE_X1Y1           FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.321%)  route 0.154ns (60.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[4]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[4]/Q
                         net (fo=1, routed)           0.154     0.254    p_0_in[3]
    SLICE_X1Y1           FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.100ns (39.062%)  route 0.156ns (60.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[5]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[5]/Q
                         net (fo=1, routed)           0.156     0.256    p_0_in[4]
    SLICE_X0Y1           FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.100ns (33.659%)  route 0.197ns (66.341%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[7]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[7]/Q
                         net (fo=1, routed)           0.197     0.297    p_0_in[6]
    SLICE_X0Y1           FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.100ns (29.621%)  route 0.238ns (70.379%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[3]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[3]/Q
                         net (fo=1, routed)           0.238     0.338    p_0_in[2]
    SLICE_X1Y1           FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.100ns (29.533%)  route 0.239ns (70.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[1]/Q
                         net (fo=1, routed)           0.239     0.339    p_0_in[0]
    SLICE_X1Y1           FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.100ns (29.332%)  route 0.241ns (70.668%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[6]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[6]/Q
                         net (fo=1, routed)           0.241     0.341    p_0_in[5]
    SLICE_X0Y1           FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sin
                            (input port)
  Destination:            out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.083ns (20.855%)  route 0.314ns (79.145%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sin (IN)
                         net (fo=0)                   0.000     0.000    sin
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  sin_IBUF_inst/O
                         net (fo=1, routed)           0.314     0.397    sin_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.066ns (13.931%)  route 0.407ns (86.069%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.407     0.473    rst_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.066ns (13.931%)  route 0.407ns (86.069%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.407     0.473    rst_IBUF
    SLICE_X1Y1           FDRE                                         r  out_reg[1]/R
  -------------------------------------------------------------------    -------------------





