Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 18 12:26:19 2023
| Host         : DESKTOP-8PI2STL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ethernet_top_timing_summary_routed.rpt -pb ethernet_top_timing_summary_routed.pb -rpx ethernet_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
HPDR-1     Warning           Port pin direction inconsistency                                  3           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
SYNTH-10   Warning           Wide multiplier                                                   10          
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.735        0.000                      0                 7019        0.049        0.000                      0                 7019        3.000        0.000                       0                  2879  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
eth_rst_gen_i/gen_50M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                {2.500 12.500}     20.000          50.000          
  clkfbout_clk_wiz_0                {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rst_gen_i/gen_50M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                      5.004        0.000                      0                 6964        0.049        0.000                      0                 6964        9.020        0.000                       0                  2870  
  clk_out2_clk_wiz_0                                                                                                                                                                 17.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                  7.845        0.000                       0                     3  
sys_clk_pin                               8.740        0.000                      0                    2        0.139        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.735        0.000                      0                   26        2.847        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       16.052        0.000                      0                   32        1.059        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1
  To Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rst_gen_i/gen_50M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.010ns  (logic 9.984ns (71.265%)  route 4.026ns (28.735%))
  Logic Levels:           22  (CARRY4=18 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.441    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.558    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.675 r  packet_gen_i/data_fifo_i_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.675    packet_gen_i/data_fifo_i_i_9_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.998 r  packet_gen_i/data_fifo_i_i_8/O[1]
                         net (fo=1, routed)           0.603    11.601    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.919    16.605    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.605    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.895ns  (logic 9.867ns (71.010%)  route 4.028ns (28.990%))
  Logic Levels:           21  (CARRY4=17 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.441    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.558    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.881 r  packet_gen_i/data_fifo_i_i_9/O[1]
                         net (fo=1, routed)           0.606    11.486    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.919    16.605    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.605    
                         arrival time                         -11.486    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.886ns  (logic 9.859ns (71.002%)  route 4.027ns (28.998%))
  Logic Levels:           21  (CARRY4=17 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.441    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.558    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.873 r  packet_gen_i/data_fifo_i_i_9/O[3]
                         net (fo=1, routed)           0.604    11.477    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.920    16.604    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.604    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.836ns  (logic 9.633ns (69.624%)  route 4.203ns (30.376%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.647 r  packet_gen_i/data_fifo_i_i_7/O[1]
                         net (fo=1, routed)           0.780    11.427    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.919    16.605    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.605    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.819ns  (logic 9.742ns (70.496%)  route 4.077ns (29.504%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.441    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.756 r  packet_gen_i/data_fifo_i_i_6/O[3]
                         net (fo=1, routed)           0.655    11.410    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.920    16.604    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.604    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.810ns  (logic 9.783ns (70.841%)  route 4.027ns (29.159%))
  Logic Levels:           21  (CARRY4=17 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.441    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.558    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.797 r  packet_gen_i/data_fifo_i_i_9/O[2]
                         net (fo=1, routed)           0.604    11.401    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.914    16.610    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.778ns  (logic 9.750ns (70.764%)  route 4.028ns (29.236%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.441    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.764 r  packet_gen_i/data_fifo_i_i_6/O[1]
                         net (fo=1, routed)           0.606    11.369    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.919    16.605    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.605    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.773ns  (logic 9.763ns (70.884%)  route 4.010ns (29.116%))
  Logic Levels:           21  (CARRY4=17 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.441 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.441    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.558    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.777 r  packet_gen_i/data_fifo_i_i_9/O[0]
                         net (fo=1, routed)           0.588    11.364    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.908    16.616    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.735ns  (logic 9.625ns (70.078%)  route 4.110ns (29.922%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.324 r  packet_gen_i/data_fifo_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.324    packet_gen_i/data_fifo_i_i_4_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.639 r  packet_gen_i/data_fifo_i_i_7/O[3]
                         net (fo=1, routed)           0.687    11.326    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.920    16.604    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.604    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.733ns  (logic 9.508ns (69.236%)  route 4.225ns (30.764%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 17.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.613    -2.409    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y122        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.478    -1.931 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[61]/Q
                         net (fo=4, routed)           0.914    -1.017    fft_data_fullscale[62]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.208     3.191 r  fft_data_im_sq__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.193    fft_data_im_sq__1_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.711 r  fft_data_im_sq__2/P[0]
                         net (fo=2, routed)           1.237     5.948    packet_gen_i/data_fifo_i_i_82_0[0]
    SLICE_X12Y115        LUT2 (Prop_lut2_I0_O)        0.124     6.072 r  packet_gen_i/data_fifo_i_i_247/O
                         net (fo=1, routed)           0.000     6.072    packet_gen_i/data_fifo_i_i_247_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.605 r  packet_gen_i/data_fifo_i_i_235/CO[3]
                         net (fo=1, routed)           0.000     6.605    packet_gen_i/data_fifo_i_i_235_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.722 r  packet_gen_i/data_fifo_i_i_222/CO[3]
                         net (fo=1, routed)           0.000     6.722    packet_gen_i/data_fifo_i_i_222_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.839 r  packet_gen_i/data_fifo_i_i_207/CO[3]
                         net (fo=1, routed)           0.000     6.839    packet_gen_i/data_fifo_i_i_207_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.956 r  packet_gen_i/data_fifo_i_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.956    packet_gen_i/data_fifo_i_i_192_n_0
    SLICE_X12Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.073 r  packet_gen_i/data_fifo_i_i_177/CO[3]
                         net (fo=1, routed)           0.000     7.073    packet_gen_i/data_fifo_i_i_177_n_0
    SLICE_X12Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.190 r  packet_gen_i/data_fifo_i_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.190    packet_gen_i/data_fifo_i_i_162_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.307 r  packet_gen_i/data_fifo_i_i_147/CO[3]
                         net (fo=1, routed)           0.000     7.307    packet_gen_i/data_fifo_i_i_147_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.630 r  packet_gen_i/data_fifo_i_i_128/O[1]
                         net (fo=1, routed)           1.269     8.900    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y131        LUT2 (Prop_lut2_I1_O)        0.306     9.206 r  packet_gen_i/data_fifo_i_i_59/O
                         net (fo=1, routed)           0.000     9.206    packet_gen_i/data_fifo_i_i_59_n_0
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.739 r  packet_gen_i/data_fifo_i_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.739    packet_gen_i/data_fifo_i_i_21_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  packet_gen_i/data_fifo_i_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.856    packet_gen_i/data_fifo_i_i_3_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  packet_gen_i/data_fifo_i_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.973    packet_gen_i/data_fifo_i_i_2_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.090 r  packet_gen_i/data_fifo_i_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    packet_gen_i/data_fifo_i_i_1_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.207 r  packet_gen_i/data_fifo_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.207    packet_gen_i/data_fifo_i_i_5_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.522 r  packet_gen_i/data_fifo_i_i_4/O[3]
                         net (fo=1, routed)           0.802    11.324    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.550    17.118    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y28         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.608    
                         clock uncertainty           -0.084    17.524    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.920    16.604    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.604    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  5.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/not_afull_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.032%)  route 0.240ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.551    -0.863    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X49Y120        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/not_afull_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/not_afull_1_reg/Q
                         net (fo=2, routed)           0.240    -0.482    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/not_afull
    SLICE_X52Y121        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.816    -1.295    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X52Y121        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C
                         clock pessimism              0.692    -0.603    
    SLICE_X52Y121        FDRE (Hold_fdre_C_D)         0.072    -0.531    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][25]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.546    -0.868    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X52Y123        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.727 r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/Q
                         net (fo=35, routed)          0.233    -0.493    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_enable
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][25]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.816    -1.295    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][25]_srl16/CLK
                         clock pessimism              0.692    -0.603    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047    -0.556    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][25]_srl16
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][26]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.546    -0.868    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X52Y123        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.727 r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/Q
                         net (fo=35, routed)          0.233    -0.493    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_enable
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][26]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.816    -1.295    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][26]_srl16/CLK
                         clock pessimism              0.692    -0.603    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047    -0.556    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][26]_srl16
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.546    -0.868    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X52Y123        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.727 r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/Q
                         net (fo=35, routed)          0.233    -0.493    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_enable
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.816    -1.295    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16/CLK
                         clock pessimism              0.692    -0.603    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047    -0.556    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][27]_srl16
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][28]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.546    -0.868    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X52Y123        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.727 r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/Q
                         net (fo=35, routed)          0.233    -0.493    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_enable
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][28]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.816    -1.295    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][28]_srl16/CLK
                         clock pessimism              0.692    -0.603    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047    -0.556    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][28]_srl16
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][29]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.546    -0.868    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X52Y123        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.727 r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_enable_1_reg/Q
                         net (fo=35, routed)          0.233    -0.493    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_enable
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][29]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.816    -1.295    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X46Y123        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][29]_srl16/CLK
                         clock pessimism              0.692    -0.603    
    SLICE_X46Y123        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047    -0.556    xfft_0_i/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][29]_srl16
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.561    -0.853    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/aclk
    SLICE_X31Y113        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.656    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/D[22]
    SLICE_X30Y113        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.831    -1.280    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/aclk
    SLICE_X30Y113        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CLK
                         clock pessimism              0.440    -0.840    
    SLICE_X30Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.723    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_single_chan.int_nd_out_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_comb_nd_in_dly/gen_rtl.gen_reg.d_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.021%)  route 0.256ns (60.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.547    -0.867    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X50Y123        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_single_chan.int_nd_out_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.703 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_single_chan.int_nd_out_sel_reg/Q
                         net (fo=3, routed)           0.256    -0.447    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_comb_nd_in_dly/int_nd_out_sel
    SLICE_X52Y119        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_comb_nd_in_dly/gen_rtl.gen_reg.d_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.817    -1.293    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_comb_nd_in_dly/aclk
    SLICE_X52Y119        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_comb_nd_in_dly/gen_rtl.gen_reg.d_reg_reg/C
                         clock pessimism              0.692    -0.601    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.070    -0.531    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/gen_comb_nd_in_dly/gen_rtl.gen_reg.d_reg_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][70]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.560    -0.854    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/aclk
    SLICE_X13Y120        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.726 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[31]/Q
                         net (fo=1, routed)           0.106    -0.620    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[70]
    SLICE_X14Y120        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][70]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.829    -1.282    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y120        SRL16E                                       r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][70]_srl16/CLK
                         clock pessimism              0.442    -0.840    
    SLICE_X14Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.711    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][70]_srl16
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.delay_output/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.558    -0.856    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.delay_output/aclk
    SLICE_X41Y113        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.delay_output/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/rotate_all.rotator/fixed_pt_size.delay_output/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[1]/Q
                         net (fo=2, routed)           0.177    -0.538    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[1]
    SLICE_X42Y113        SRLC32E                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.826    -1.284    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X42Y113        SRLC32E                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][1]_srl19/CLK
                         clock pessimism              0.463    -0.821    
    SLICE_X42Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.638    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/run_addr_gen/run_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[18][1]_srl19
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y47     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y47     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y46     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y46     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y48     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y48     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y49     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y49     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y28     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y28     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y115    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y115    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y118    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y118    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y119    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y113    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y115    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y115    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y118    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y118    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 2.500 12.500 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   eth_rst_gen_i/gen_50M/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   eth_rst_gen_i/gen_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.419ns (53.021%)  route 0.371ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 13.371 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.242     3.724    rst_gen_i/CLK
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.419     4.143 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.371     4.514    rst_gen_i/rst_q[1]
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.960    13.371    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism              0.152    13.523    
                         clock uncertainty           -0.035    13.487    
    SLICE_X55Y137        FDRE (Setup_fdre_C_D)       -0.233    13.254    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.254    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.509%)  route 0.569ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 13.338 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.242     3.724    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.456     4.180 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.569     4.748    rst_gen_i/rst_q[0]
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.927    13.338    rst_gen_i/CLK
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism              0.364    13.702    
                         clock uncertainty           -0.035    13.666    
    SLICE_X52Y137        FDRE (Setup_fdre_C_D)       -0.047    13.619    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  8.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.837%)  route 0.151ns (54.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.128     1.360 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.151     1.511    rst_gen_i/rst_q[1]
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.148     1.585    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism             -0.232     1.354    
    SLICE_X55Y137        FDRE (Hold_fdre_C_D)         0.018     1.372    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.887%)  route 0.213ns (60.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.213     1.585    rst_gen_i/rst_q[0]
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.131     1.568    rst_gen_i/CLK
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism             -0.324     1.245    
    SLICE_X52Y137        FDRE (Hold_fdre_C_D)         0.075     1.320    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y137  rst_gen_i/rst_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y137  rst_gen_i/rst_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y137  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y137  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y137  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y137  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y137  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y137  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y137  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y137  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y137  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y137  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y137  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y137  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y137  rst_gen_i/rst_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.626%)  route 1.378ns (70.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720    15.714    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y135        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[0]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.714    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.626%)  route 1.378ns (70.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720    15.714    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y135        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[1]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.714    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.626%)  route 1.378ns (70.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720    15.714    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y135        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[2]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.714    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.958ns  (logic 0.580ns (29.626%)  route 1.378ns (70.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720    15.714    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y135        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[3]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.714    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.580ns (29.747%)  route 1.370ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.706    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y136        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[4]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.580ns (29.747%)  route 1.370ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.706    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y136        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[5]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.580ns (29.747%)  route 1.370ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.706    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y136        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[6]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.950ns  (logic 0.580ns (29.747%)  route 1.370ns (70.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 17.060 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712    15.706    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    17.060    eth_rst_gen_i/clk_out1
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/C
                         clock pessimism              0.000    17.060    
                         clock uncertainty           -0.182    16.878    
    SLICE_X49Y136        FDRE (Setup_fdre_C_R)       -0.429    16.449    eth_rst_gen_i/wait_counter_50M_reg[7]
  -------------------------------------------------------------------
                         required time                         16.449    
                         arrival time                         -15.706    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.932ns  (logic 0.580ns (30.016%)  route 1.352ns (69.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.694    15.688    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.493    17.061    eth_rst_gen_i/clk_out1
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/C
                         clock pessimism              0.000    17.061    
                         clock uncertainty           -0.182    16.879    
    SLICE_X49Y137        FDRE (Setup_fdre_C_R)       -0.429    16.450    eth_rst_gen_i/wait_counter_50M_reg[10]
  -------------------------------------------------------------------
                         required time                         16.450    
                         arrival time                         -15.688    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.932ns  (logic 0.580ns (30.016%)  route 1.352ns (69.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 17.061 - 20.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 13.756 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.274    13.756    rst_gen_i/CLK
    SLICE_X55Y137        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.456    14.212 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.658    14.870    rst_gen_i/rst_q[2]
    SLICE_X53Y138        LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.694    15.688    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.493    17.061    eth_rst_gen_i/clk_out1
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/C
                         clock pessimism              0.000    17.061    
                         clock uncertainty           -0.182    16.879    
    SLICE_X49Y137        FDRE (Setup_fdre_C_R)       -0.429    16.450    eth_rst_gen_i/wait_counter_50M_reg[11]
  -------------------------------------------------------------------
                         required time                         16.450    
                         arrival time                         -15.688    
  -------------------------------------------------------------------
                         slack                                  0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.847ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.227ns (39.005%)  route 0.355ns (60.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.128     1.360 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.202     1.561    rst_gen_i/rst_q[1]
    SLICE_X50Y137        LUT5 (Prop_lut5_I1_O)        0.099     1.660 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.153     1.814    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.825    -1.286    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.182    -1.104    
    SLICE_X51Y137        FDRE (Hold_fdre_C_D)         0.070    -1.034    eth_rst_gen_i/eth_rst_reg
  -------------------------------------------------------------------
                         required time                          1.034    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.881ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.227ns (36.518%)  route 0.395ns (63.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.128     1.360 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.202     1.561    rst_gen_i/rst_q[1]
    SLICE_X50Y137        LUT5 (Prop_lut5_I1_O)        0.099     1.660 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.193     1.853    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X53Y138        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.826    -1.285    eth_rst_gen_i/clk_out1
    SLICE_X53Y138        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                         clock pessimism              0.000    -1.285    
                         clock uncertainty            0.182    -1.103    
    SLICE_X53Y138        FDRE (Hold_fdre_C_D)         0.075    -1.028    eth_rst_gen_i/eth_rst_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.891ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.227ns (36.416%)  route 0.396ns (63.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X52Y137        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.128     1.360 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.202     1.561    rst_gen_i/rst_q[1]
    SLICE_X50Y137        LUT5 (Prop_lut5_I1_O)        0.099     1.660 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.194     1.855    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X52Y136        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.822    -1.288    eth_rst_gen_i/clk_out1
    SLICE_X52Y136        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                         clock pessimism              0.000    -1.288    
                         clock uncertainty            0.182    -1.106    
    SLICE_X52Y136        FDRE (Hold_fdre_C_D)         0.070    -1.036    eth_rst_gen_i/eth_rst_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          1.036    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.186%)  route 0.430ns (69.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.162     1.534    rst_gen_i/rst_q[0]
    SLICE_X53Y138        LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.269     1.848    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.829    -1.282    eth_rst_gen_i/clk_out1
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X49Y138        FDRE (Hold_fdre_C_R)        -0.018    -1.118    eth_rst_gen_i/wait_counter_50M_reg[12]
  -------------------------------------------------------------------
                         required time                          1.118    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.186%)  route 0.430ns (69.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.162     1.534    rst_gen_i/rst_q[0]
    SLICE_X53Y138        LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.269     1.848    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.829    -1.282    eth_rst_gen_i/clk_out1
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X49Y138        FDRE (Hold_fdre_C_R)        -0.018    -1.118    eth_rst_gen_i/wait_counter_50M_reg[13]
  -------------------------------------------------------------------
                         required time                          1.118    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.186%)  route 0.430ns (69.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.162     1.534    rst_gen_i/rst_q[0]
    SLICE_X53Y138        LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.269     1.848    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.829    -1.282    eth_rst_gen_i/clk_out1
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X49Y138        FDRE (Hold_fdre_C_R)        -0.018    -1.118    eth_rst_gen_i/wait_counter_50M_reg[14]
  -------------------------------------------------------------------
                         required time                          1.118    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.186%)  route 0.430ns (69.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.162     1.534    rst_gen_i/rst_q[0]
    SLICE_X53Y138        LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.269     1.848    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.829    -1.282    eth_rst_gen_i/clk_out1
    SLICE_X49Y138        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X49Y138        FDRE (Hold_fdre_C_R)        -0.018    -1.118    eth_rst_gen_i/wait_counter_50M_reg[15]
  -------------------------------------------------------------------
                         required time                          1.118    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.980ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.450%)  route 0.446ns (70.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.162     1.534    rst_gen_i/rst_q[0]
    SLICE_X53Y138        LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.284     1.863    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y140        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.830    -1.281    eth_rst_gen_i/clk_out1
    SLICE_X49Y140        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.182    -1.099    
    SLICE_X49Y140        FDRE (Hold_fdre_C_R)        -0.018    -1.117    eth_rst_gen_i/wait_counter_50M_reg[20]
  -------------------------------------------------------------------
                         required time                          1.117    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.477%)  route 0.445ns (70.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.162     1.534    rst_gen_i/rst_q[0]
    SLICE_X53Y138        LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.283     1.863    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.827    -1.284    eth_rst_gen_i/clk_out1
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.182    -1.102    
    SLICE_X49Y137        FDRE (Hold_fdre_C_R)        -0.018    -1.120    eth_rst_gen_i/wait_counter_50M_reg[10]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.477%)  route 0.445ns (70.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    1.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.982     1.232    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDRE (Prop_fdre_C_Q)         0.141     1.373 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.162     1.534    rst_gen_i/rst_q[0]
    SLICE_X53Y138        LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.283     1.863    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.827    -1.284    eth_rst_gen_i/clk_out1
    SLICE_X49Y137        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.182    -1.102    
    SLICE_X49Y137        FDRE (Hold_fdre_C_R)        -0.018    -1.120    eth_rst_gen_i/wait_counter_50M_reg[11]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  2.982    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.608ns (18.669%)  route 2.649ns (81.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.255     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.501    17.069    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X36Y139        FDPE (Recov_fdpe_C_PRE)     -0.567    16.907    packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.608ns (18.669%)  route 2.649ns (81.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.255     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.501    17.069    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X36Y139        FDPE (Recov_fdpe_C_PRE)     -0.567    16.907    packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.608ns (18.669%)  route 2.649ns (81.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.255     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.501    17.069    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[29]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X36Y139        FDPE (Recov_fdpe_C_PRE)     -0.567    16.907    packet_gen_i/crc_gen_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.052ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.608ns (18.669%)  route 2.649ns (81.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 17.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.255     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.501    17.069    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.489    17.558    
                         clock uncertainty           -0.084    17.474    
    SLICE_X36Y139        FDPE (Recov_fdpe_C_PRE)     -0.567    16.907    packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.052    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.608ns (19.177%)  route 2.562ns (80.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 17.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.169     0.769    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.499    17.067    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[18]/C
                         clock pessimism              0.489    17.556    
                         clock uncertainty           -0.084    17.472    
    SLICE_X33Y136        FDPE (Recov_fdpe_C_PRE)     -0.567    16.905    packet_gen_i/crc_gen_i/lfsr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.608ns (19.177%)  route 2.562ns (80.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 17.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.169     0.769    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.499    17.067    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[20]/C
                         clock pessimism              0.489    17.556    
                         clock uncertainty           -0.084    17.472    
    SLICE_X33Y136        FDPE (Recov_fdpe_C_PRE)     -0.567    16.905    packet_gen_i/crc_gen_i/lfsr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.608ns (19.177%)  route 2.562ns (80.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 17.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.169     0.769    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.499    17.067    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[22]/C
                         clock pessimism              0.489    17.556    
                         clock uncertainty           -0.084    17.472    
    SLICE_X33Y136        FDPE (Recov_fdpe_C_PRE)     -0.567    16.905    packet_gen_i/crc_gen_i/lfsr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.136ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[24]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.608ns (19.177%)  route 2.562ns (80.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 17.067 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.169     0.769    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.499    17.067    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[24]/C
                         clock pessimism              0.489    17.556    
                         clock uncertainty           -0.084    17.472    
    SLICE_X33Y136        FDPE (Recov_fdpe_C_PRE)     -0.567    16.905    packet_gen_i/crc_gen_i/lfsr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         16.905    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                 16.136    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.608ns (19.497%)  route 2.510ns (80.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 17.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.117     0.717    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y138        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.500    17.068    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y138        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.489    17.557    
                         clock uncertainty           -0.084    17.473    
    SLICE_X36Y138        FDPE (Recov_fdpe_C_PRE)     -0.567    16.906    packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         16.906    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 16.189    

Slack (MET) :             16.189ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.608ns (19.497%)  route 2.510ns (80.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 17.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.621    -2.401    packet_gen_i/clk_out1
    SLICE_X29Y136        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y136        FDSE (Prop_fdse_C_Q)         0.456    -1.945 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.393    -0.551    eth_rst_gen_i/Q[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I1_O)        0.152    -0.399 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.117     0.717    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y138        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.500    17.068    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y138        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.489    17.557    
                         clock uncertainty           -0.084    17.473    
    SLICE_X36Y138        FDPE (Recov_fdpe_C_PRE)     -0.567    16.906    packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         16.906    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 16.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.184ns (19.577%)  route 0.756ns (80.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.209     0.082    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X35Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.833    -1.278    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X35Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[23]/C
                         clock pessimism              0.463    -0.815    
    SLICE_X35Y139        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.977    packet_gen_i/crc_gen_i/lfsr_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.184ns (19.577%)  route 0.756ns (80.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.209     0.082    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X35Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.833    -1.278    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X35Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/C
                         clock pessimism              0.463    -0.815    
    SLICE_X35Y139        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.977    packet_gen_i/crc_gen_i/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.184ns (18.822%)  route 0.794ns (81.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.247     0.120    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.834    -1.277    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.463    -0.814    
    SLICE_X33Y139        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.976    packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.184ns (18.822%)  route 0.794ns (81.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.247     0.120    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.834    -1.277    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/C
                         clock pessimism              0.463    -0.814    
    SLICE_X33Y139        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.976    packet_gen_i/crc_gen_i/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.184ns (18.822%)  route 0.794ns (81.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.247     0.120    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.834    -1.277    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/C
                         clock pessimism              0.463    -0.814    
    SLICE_X33Y139        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.976    packet_gen_i/crc_gen_i/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.184ns (18.822%)  route 0.794ns (81.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.247     0.120    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X33Y139        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.834    -1.277    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X33Y139        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/C
                         clock pessimism              0.463    -0.814    
    SLICE_X33Y139        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.976    packet_gen_i/crc_gen_i/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.184ns (18.172%)  route 0.829ns (81.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.282     0.155    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y138        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.833    -1.278    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y138        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[30]/C
                         clock pessimism              0.463    -0.815    
    SLICE_X34Y138        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.953    packet_gen_i/crc_gen_i/lfsr_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.184ns (18.172%)  route 0.829ns (81.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.282     0.155    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y138        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.833    -1.278    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y138        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/C
                         clock pessimism              0.463    -0.815    
    SLICE_X34Y138        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.953    packet_gen_i/crc_gen_i/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.184ns (18.172%)  route 0.829ns (81.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.282     0.155    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y138        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.833    -1.278    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y138        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/C
                         clock pessimism              0.463    -0.815    
    SLICE_X34Y138        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.953    packet_gen_i/crc_gen_i/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.184ns (18.172%)  route 0.829ns (81.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.546    -0.170    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X31Y139        LUT2 (Prop_lut2_I0_O)        0.043    -0.127 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.282     0.155    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y138        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.833    -1.278    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y138        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/C
                         clock pessimism              0.463    -0.815    
    SLICE_X34Y138        FDPE (Remov_fdpe_C_PRE)     -0.138    -0.953    packet_gen_i/crc_gen_i/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  1.108    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 4.372ns (36.750%)  route 7.525ns (63.250%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.612    -2.410    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.456    -1.954 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.411    -0.542    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y139        LUT1 (Prop_lut1_I0_O)        0.150    -0.392 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=357, routed)         6.113     5.721    ETH_RXD_OBUF[0]
    D9                   OBUFT (Prop_obuft_I_O)       3.766     9.487 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000     9.487    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.539ns  (logic 4.394ns (38.082%)  route 7.145ns (61.918%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.612    -2.410    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.456    -1.954 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.411    -0.542    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y139        LUT1 (Prop_lut1_I0_O)        0.150    -0.392 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=357, routed)         5.733     5.341    ETH_RXD_OBUF[0]
    C11                  OBUFT (Prop_obuft_I_O)       3.788     9.129 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     9.129    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.891ns  (logic 4.353ns (39.963%)  route 6.539ns (60.037%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.612    -2.410    eth_rst_gen_i/clk_out1
    SLICE_X51Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.456    -1.954 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.411    -0.542    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X30Y139        LUT1 (Prop_lut1_I0_O)        0.150    -0.392 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=357, routed)         5.128     4.735    ETH_RXD_OBUF[0]
    D10                  OBUFT (Prop_obuft_I_O)       3.747     8.482 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     8.482    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 3.967ns (52.088%)  route 3.649ns (47.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.592    -2.430    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X57Y123        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.456    -1.974 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           3.649     1.675    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511     5.185 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     5.185    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.027ns (53.516%)  route 3.498ns (46.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.626    -2.396    packet_gen_i/clk_out1
    SLICE_X28Y146        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           3.498     1.558    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         3.571     5.129 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     5.129    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 4.052ns (54.495%)  route 3.384ns (45.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.624    -2.398    packet_gen_i/clk_out1
    SLICE_X31Y142        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y142        FDRE (Prop_fdre_C_Q)         0.456    -1.942 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           3.384     1.442    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         3.596     5.038 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.038    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.362ns  (logic 4.042ns (54.898%)  route 3.321ns (45.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X31Y139        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           3.321     1.378    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         3.586     4.963 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.963    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.055ns  (logic 4.013ns (56.876%)  route 3.042ns (43.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X52Y136        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           3.042     1.081    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         3.557     4.637 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     4.637    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 0.965ns (44.718%)  route 1.193ns (55.282%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.562    -0.852    eth_rst_gen_i/clk_out1
    SLICE_X32Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/Q
                         net (fo=1, routed)           1.193     0.482    lopt_2
    D10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.306 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     1.306    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.398ns (57.548%)  route 1.031ns (42.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.554    -0.860    eth_rst_gen_i/clk_out1
    SLICE_X52Y136        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           1.031     0.313    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         1.257     1.570 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     1.570    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.427ns (57.115%)  route 1.072ns (42.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.563    -0.851    packet_gen_i/clk_out1
    SLICE_X31Y139        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           1.072     0.362    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         1.286     1.648 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.648    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 0.965ns (38.098%)  route 1.568ns (61.902%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.562    -0.852    eth_rst_gen_i/clk_out1
    SLICE_X32Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  eth_rst_gen_i/eth_rst_reg_lopt_replica/Q
                         net (fo=1, routed)           1.568     0.857    lopt
    D9                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.681 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000     1.681    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.438ns (55.885%)  route 1.135ns (44.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.564    -0.850    packet_gen_i/clk_out1
    SLICE_X31Y142        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           1.135     0.426    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         1.297     1.723 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.723    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.413ns (54.932%)  route 1.159ns (45.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.566    -0.848    packet_gen_i/clk_out1
    SLICE_X28Y146        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           1.159     0.452    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         1.272     1.724 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     1.724    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.353ns (50.770%)  route 1.312ns (49.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.547    -0.867    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X57Y123        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.726 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           1.312     0.586    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.798 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.798    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.006ns (37.688%)  route 1.663ns (62.312%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        0.556    -0.858    eth_rst_gen_i/clk_out1
    SLICE_X53Y138        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y138        FDRE (Prop_fdre_C_Q)         0.128    -0.730 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.663     0.934    lopt_1
    C11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     1.812 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     1.812    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 3.640ns (43.519%)  route 4.724ns (56.481%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233    13.733    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     6.663 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     8.382    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.478 f  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           3.005    11.483    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    15.027 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.027    ETH_REFCLK
    D5                                                                f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.271ns (50.524%)  route 1.244ns (49.476%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     2.940    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379     0.562 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.061    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.087 r  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           0.745     1.832    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     3.077 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.077    ETH_REFCLK
    D5                                                                r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     5.480    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.317 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.861    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.890 f  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     3.713    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 0.124ns (2.661%)  route 4.535ns (97.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.784     3.784    rst_gen_i/locked
    SLICE_X50Y137        LUT5 (Prop_lut5_I0_O)        0.124     3.908 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.751     4.659    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X32Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.500    -2.932    eth_rst_gen_i/clk_out1
    SLICE_X32Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 0.124ns (2.665%)  route 4.529ns (97.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.784     3.784    rst_gen_i/locked
    SLICE_X50Y137        LUT5 (Prop_lut5_I0_O)        0.124     3.908 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.745     4.653    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X32Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.500    -2.932    eth_rst_gen_i/clk_out1
    SLICE_X32Y137        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 0.124ns (2.799%)  route 4.306ns (97.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.784     3.784    rst_gen_i/locked
    SLICE_X50Y137        LUT5 (Prop_lut5_I0_O)        0.124     3.908 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.521     4.430    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X52Y136        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.483    -2.949    eth_rst_gen_i/clk_out1
    SLICE_X52Y136        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.409ns  (logic 0.124ns (2.812%)  route 4.285ns (97.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.784     3.784    rst_gen_i/locked
    SLICE_X50Y137        LUT5 (Prop_lut5_I0_O)        0.124     3.908 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.501     4.409    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X53Y138        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.485    -2.947    eth_rst_gen_i/clk_out1
    SLICE_X53Y138        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 0.124ns (2.849%)  route 4.228ns (97.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.508     3.508    rst_gen_i/locked
    SLICE_X53Y138        LUT4 (Prop_lut4_I3_O)        0.124     3.632 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720     4.352    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 0.124ns (2.849%)  route 4.228ns (97.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.508     3.508    rst_gen_i/locked
    SLICE_X53Y138        LUT4 (Prop_lut4_I3_O)        0.124     3.632 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720     4.352    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 0.124ns (2.849%)  route 4.228ns (97.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.508     3.508    rst_gen_i/locked
    SLICE_X53Y138        LUT4 (Prop_lut4_I3_O)        0.124     3.632 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720     4.352    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 0.124ns (2.849%)  route 4.228ns (97.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.508     3.508    rst_gen_i/locked
    SLICE_X53Y138        LUT4 (Prop_lut4_I3_O)        0.124     3.632 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.720     4.352    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X49Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 0.124ns (2.855%)  route 4.220ns (97.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.508     3.508    rst_gen_i/locked
    SLICE_X53Y138        LUT4 (Prop_lut4_I3_O)        0.124     3.632 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712     4.344    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 0.124ns (2.855%)  route 4.220ns (97.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.508     3.508    rst_gen_i/locked
    SLICE_X53Y138        LUT4 (Prop_lut4_I3_O)        0.124     3.632 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.712     4.344    eth_rst_gen_i/wait_counter_50M_reg[20]_0
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.492    -2.940    eth_rst_gen_i/clk_out1
    SLICE_X49Y136        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[0]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[10]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[11]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[12]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[13]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[14]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[15]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[16]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[17]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[18]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2871, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.631ns (37.317%)  route 2.740ns (62.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           2.740     4.247    rst_gen_i/RST_N_IBUF
    SLICE_X53Y137        LUT1 (Prop_lut1_I0_O)        0.124     4.371 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.371    rst_gen_i/p_0_in[0]
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.927     3.338    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.320ns (22.267%)  route 1.116ns (77.733%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.116     1.390    rst_gen_i/RST_N_IBUF
    SLICE_X53Y137        LUT1 (Prop_lut1_I0_O)        0.045     1.435 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.435    rst_gen_i/p_0_in[0]
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.131     1.568    rst_gen_i/CLK
    SLICE_X53Y137        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





