##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SD_Clock
		4.2::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SD_Clock:R vs. SD_Clock:R)
		5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK     | N/A                   | Target: 64.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 64.00 MHz  | 
Clock: CyXTAL        | N/A                   | Target: 24.00 MHz  | 
Clock: SD_Clock      | Frequency: 66.06 MHz  | Target: 0.40 MHz   | 
Clock: timer_clock   | Frequency: 37.47 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SD_Clock      SD_Clock       2.5e+006         2484863     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock   timer_clock    1e+009           999973313   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase  
--------------  ------------  ----------------  
SD_MISO(0)_PAD  16704         SD_Clock:R        


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
SD_MOSI(0)_PAD  23236         SD_Clock:R        
SD_SCLK(0)_PAD  24239         SD_Clock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for SD_Clock
**************************************
Clock: SD_Clock
Frequency: 66.06 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2484863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -2850
----------------------------------------------   ------- 
End-of-path required time (ps)                   2497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0   count7cell      1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_4  macrocell1      4408   6348  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1      3350   9698  2484863  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2589  12287  2484863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 37.47 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973313p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22457
-------------------------------------   ----- 
End-of-path arrival time (ps)           22457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4807  10727  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19157  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19157  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22457  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22457  999973313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SD_Clock:R vs. SD_Clock:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2484863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -2850
----------------------------------------------   ------- 
End-of-path required time (ps)                   2497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0   count7cell      1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_4  macrocell1      4408   6348  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1      3350   9698  2484863  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2589  12287  2484863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973313p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22457
-------------------------------------   ----- 
End-of-path arrival time (ps)           22457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4807  10727  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19157  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19157  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22457  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22457  999973313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2484863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -2850
----------------------------------------------   ------- 
End-of-path required time (ps)                   2497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0   count7cell      1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_4  macrocell1      4408   6348  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1      3350   9698  2484863  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2589  12287  2484863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_SD:BSPIM:RxStsReg\/clock
Path slack     : 2486540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12960
-------------------------------------   ----- 
End-of-path arrival time (ps)           12960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell     1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:rx_status_6\/main_4  macrocell4     5335   7275  2486540  RISE       1
\SPIM_SD:BSPIM:rx_status_6\/q       macrocell4     3350  10625  2486540  RISE       1
\SPIM_SD:BSPIM:RxStsReg\/status_6   statusicell2   2335  12960  2486540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_SD:BSPIM:TxStsReg\/clock
Path slack     : 2487199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12301
-------------------------------------   ----- 
End-of-path arrival time (ps)           12301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0   count7cell     1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/main_4  macrocell1     4408   6348  2484863  RISE       1
\SPIM_SD:BSPIM:load_rx_data\/q       macrocell1     3350   9698  2484863  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/status_3    statusicell1   2603  12301  2487199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2488724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:state_2\/main_7      macrocell7    5826   7766  2488724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2488724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:state_1\/main_7      macrocell8    5826   7766  2488724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 2488817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  2488817  RISE       1
Net_23/main_4                      macrocell6      2313   7673  2488817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_SD:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2488990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2488990  RISE       1
\SPIM_SD:BSPIM:state_2\/main_8              macrocell7      3920   7500  2488990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_SD:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2488990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2488990  RISE       1
\SPIM_SD:BSPIM:state_1\/main_8              macrocell8      3920   7500  2488990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_SD:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2488990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2488990  RISE       1
\SPIM_SD:BSPIM:state_0\/main_3              macrocell9      3920   7500  2488990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2489215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_7    macrocell11   5335   7275  2489215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2489215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2484863  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_7     macrocell12   5335   7275  2489215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_SD:BSPIM:TxStsReg\/clock
Path slack     : 2489520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                        -500
----------------------------------------------   ------- 
End-of-path required time (ps)                   2499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q           macrocell8     1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:tx_status_0\/main_1  macrocell2     3056   4306  2489520  RISE       1
\SPIM_SD:BSPIM:tx_status_0\/q       macrocell2     3350   7656  2489520  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/status_0   statusicell1   2324   9980  2489520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2489665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -6010
----------------------------------------------   ------- 
End-of-path required time (ps)                   2493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q            macrocell7      1250   1250  2489633  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3075   4325  2489665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2489677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -6010
----------------------------------------------   ------- 
End-of-path required time (ps)                   2493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q            macrocell8      1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3063   4313  2489677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_SD:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2489828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -6010
----------------------------------------------   ------- 
End-of-path required time (ps)                   2493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q            macrocell9      1250   1250  2489676  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   2912   4162  2489828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_0
Path End       : Net_23/main_9
Capture Clock  : Net_23/clock_0
Path slack     : 2490142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2484863  RISE       1
Net_23/main_9                       macrocell6    4408   6348  2490142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : Net_7/main_1
Capture Clock  : Net_7/clock_0
Path slack     : 2490308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q  macrocell8    1250   1250  2489520  RISE       1
Net_7/main_1               macrocell10   4932   6182  2490308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : Net_7/main_2
Capture Clock  : Net_7/clock_0
Path slack     : 2490353p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q  macrocell9    1250   1250  2489676  RISE       1
Net_7/main_2               macrocell10   4887   6137  2490353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : Net_7/main_0
Capture Clock  : Net_7/clock_0
Path slack     : 2490489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q  macrocell7    1250   1250  2489633  RISE       1
Net_7/main_0               macrocell10   4751   6001  2490489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2490635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486145  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_3    macrocell11   3915   5855  2490635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2490635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486145  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_3     macrocell12   3915   5855  2490635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2490828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486478  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_6    macrocell11   3722   5662  2490828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2490828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486478  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_6     macrocell12   3722   5662  2490828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2490829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486475  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_5    macrocell11   3721   5661  2490829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2490829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486475  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_5     macrocell12   3721   5661  2490829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2490973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486311  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_4    macrocell11   3577   5517  2490973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2490973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486311  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_4     macrocell12   3577   5517  2490973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2491196p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q         macrocell8    1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_1  macrocell11   4044   5294  2491196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2491196p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q        macrocell8    1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_1  macrocell12   4044   5294  2491196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2491208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q          macrocell8    1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_1  macrocell13   4032   5282  2491208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 2491208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q  macrocell8    1250   1250  2489520  RISE       1
Net_25/main_1              macrocell14   4032   5282  2491208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2491242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q         macrocell9    1250   1250  2489676  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_2  macrocell11   3998   5248  2491242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2491242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q        macrocell9    1250   1250  2489676  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_2  macrocell12   3998   5248  2491242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2491251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q          macrocell9    1250   1250  2489676  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_2  macrocell13   3989   5239  2491251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 2491251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q  macrocell9    1250   1250  2489676  RISE       1
Net_25/main_2              macrocell14   3989   5239  2491251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2491381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q          macrocell7    1250   1250  2489633  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_0  macrocell13   3859   5109  2491381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 2491381p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q  macrocell7    1250   1250  2489633  RISE       1
Net_25/main_0              macrocell14   3859   5109  2491381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486145  RISE       1
\SPIM_SD:BSPIM:state_2\/main_3      macrocell7    3128   5068  2491422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : \SPIM_SD:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486145  RISE       1
\SPIM_SD:BSPIM:state_1\/main_3      macrocell8    3128   5068  2491422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_4
Path End       : Net_23/main_5
Capture Clock  : Net_23/clock_0
Path slack     : 2491424p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2486145  RISE       1
Net_23/main_5                       macrocell6    3126   5066  2491424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:cnt_enable\/q
Path End       : \SPIM_SD:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_SD:BSPIM:BitCounter\/clock
Path slack     : 2491451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -4060
----------------------------------------------   ------- 
End-of-path required time (ps)                   2495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:cnt_enable\/q       macrocell13   1250   1250  2491451  RISE       1
\SPIM_SD:BSPIM:BitCounter\/enable  count7cell    3239   4489  2491451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 2491478p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell14         0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_25/q       macrocell14   1250   1250  2491478  RISE       1
Net_25/main_3  macrocell14   3762   5012  2491478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : Net_23/main_6
Capture Clock  : Net_23/clock_0
Path slack     : 2491590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486311  RISE       1
Net_23/main_6                       macrocell6    2960   4900  2491590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486311  RISE       1
\SPIM_SD:BSPIM:state_2\/main_4      macrocell7    2949   4889  2491601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_3
Path End       : \SPIM_SD:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2486311  RISE       1
\SPIM_SD:BSPIM:state_1\/main_4      macrocell8    2949   4889  2491601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : Net_23/main_10
Capture Clock  : Net_23/clock_0
Path slack     : 2491708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q  macrocell12   1250   1250  2491708  RISE       1
Net_23/main_10              macrocell6    3532   4782  2491708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : Net_23/main_7
Capture Clock  : Net_23/clock_0
Path slack     : 2491754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486475  RISE       1
Net_23/main_7                       macrocell6    2796   4736  2491754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 2491756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1

Data path
pin name       model name   delay     AT    slack  edge  Fanout
-------------  -----------  -----  -----  -------  ----  ------
Net_23/q       macrocell6    1250   1250  2491756  RISE       1
Net_23/main_0  macrocell6    3484   4734  2491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : Net_23/main_8
Capture Clock  : Net_23/clock_0
Path slack     : 2491757p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486478  RISE       1
Net_23/main_8                       macrocell6    2793   4733  2491757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486475  RISE       1
\SPIM_SD:BSPIM:state_2\/main_5      macrocell7    2789   4729  2491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_2
Path End       : \SPIM_SD:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486475  RISE       1
\SPIM_SD:BSPIM:state_1\/main_5      macrocell8    2789   4729  2491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486478  RISE       1
\SPIM_SD:BSPIM:state_2\/main_6      macrocell7    2789   4729  2491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:BitCounter\/count_1
Path End       : \SPIM_SD:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2486478  RISE       1
\SPIM_SD:BSPIM:state_1\/main_6      macrocell8    2789   4729  2491761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2491844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q      macrocell12   1250   1250  2491708  RISE       1
\SPIM_SD:BSPIM:state_2\/main_9  macrocell7    3396   4646  2491844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2491844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q      macrocell12   1250   1250  2491708  RISE       1
\SPIM_SD:BSPIM:state_1\/main_9  macrocell8    3396   4646  2491844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2492170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q       macrocell7    1250   1250  2489633  RISE       1
\SPIM_SD:BSPIM:state_2\/main_0  macrocell7    3070   4320  2492170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2492170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q       macrocell7    1250   1250  2489633  RISE       1
\SPIM_SD:BSPIM:state_1\/main_0  macrocell8    3070   4320  2492170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2492170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q       macrocell7    1250   1250  2489633  RISE       1
\SPIM_SD:BSPIM:state_0\/main_0  macrocell9    3070   4320  2492170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 2492184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q  macrocell8    1250   1250  2489520  RISE       1
Net_23/main_2              macrocell6    3056   4306  2492184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2492294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q       macrocell8    1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:state_2\/main_1  macrocell7    2946   4196  2492294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2492294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q       macrocell8    1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:state_1\/main_1  macrocell8    2946   4196  2492294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_1\/q
Path End       : \SPIM_SD:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2492294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_1\/q       macrocell8    1250   1250  2489520  RISE       1
\SPIM_SD:BSPIM:state_0\/main_1  macrocell9    2946   4196  2492294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 2492297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q  macrocell7    1250   1250  2489633  RISE       1
Net_23/main_1              macrocell6    2943   4193  2492297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2492323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q         macrocell7    1250   1250  2489633  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_0  macrocell11   2917   4167  2492323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_2\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2492323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_2\/q        macrocell7    1250   1250  2489633  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_0  macrocell12   2917   4167  2492323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_SD:BSPIM:state_2\/clock_0
Path slack     : 2492335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q       macrocell9    1250   1250  2489676  RISE       1
\SPIM_SD:BSPIM:state_2\/main_2  macrocell7    2905   4155  2492335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_2\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_SD:BSPIM:state_1\/clock_0
Path slack     : 2492335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q       macrocell9    1250   1250  2489676  RISE       1
\SPIM_SD:BSPIM:state_1\/main_2  macrocell8    2905   4155  2492335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : \SPIM_SD:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_SD:BSPIM:state_0\/clock_0
Path slack     : 2492335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q       macrocell9    1250   1250  2489676  RISE       1
\SPIM_SD:BSPIM:state_0\/main_2  macrocell9    2905   4155  2492335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 2492340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:state_0\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:state_0\/q  macrocell9    1250   1250  2489676  RISE       1
Net_23/main_3              macrocell6    2900   4150  2492340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:ld_ident\/q
Path End       : \SPIM_SD:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_SD:BSPIM:ld_ident\/clock_0
Path slack     : 2492608p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:ld_ident\/q       macrocell12   1250   1250  2491708  RISE       1
\SPIM_SD:BSPIM:ld_ident\/main_8  macrocell12   2632   3882  2492608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:ld_ident\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:cnt_enable\/q
Path End       : \SPIM_SD:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_SD:BSPIM:cnt_enable\/clock_0
Path slack     : 2492931p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:cnt_enable\/q       macrocell13   1250   1250  2491451  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/main_3  macrocell13   2309   3559  2492931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:cnt_enable\/clock_0                         macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_SD:BSPIM:load_cond\/q
Path End       : \SPIM_SD:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_SD:BSPIM:load_cond\/clock_0
Path slack     : 2492936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\SPIM_SD:BSPIM:load_cond\/q       macrocell11   1250   1250  2492936  RISE       1
\SPIM_SD:BSPIM:load_cond\/main_8  macrocell11   2304   3554  2492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM_SD:BSPIM:load_cond\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7/q
Path End       : Net_7/main_3
Capture Clock  : Net_7/clock_0
Path slack     : 2493013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (SD_Clock:R#1 vs. SD_Clock:R#2)   2500000
- Setup time                                       -3510
----------------------------------------------   ------- 
End-of-path required time (ps)                   2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell10         0      0  RISE       1

Data path
pin name      model name   delay     AT    slack  edge  Fanout
------------  -----------  -----  -----  -------  ----  ------
Net_7/q       macrocell10   1250   1250  2493013  RISE       1
Net_7/main_3  macrocell10   2227   3477  2493013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_7/clock_0                                              macrocell10         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973313p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22457
-------------------------------------   ----- 
End-of-path arrival time (ps)           22457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4807  10727  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19157  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19157  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22457  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22457  999973313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell5       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976613p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19157
-------------------------------------   ----- 
End-of-path arrival time (ps)           19157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4807  10727  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19157  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19157  999976613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell4       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999979913p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15857
-------------------------------------   ----- 
End-of-path arrival time (ps)           15857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4807  10727  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15857  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15857  999979913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982652p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11288
-------------------------------------   ----- 
End-of-path arrival time (ps)           11288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   5368  11288  999982652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983213p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4807  10727  999983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999985000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14500
-------------------------------------   ----- 
End-of-path arrival time (ps)           14500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell5      2979   8899  999985000  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell5      3350  12249  999985000  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2251  14500  999985000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999985057p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   2963   8883  999985057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell5       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999985175p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973313  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   2845   8765  999985175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell4       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999988684p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999978788  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   4046   5256  999988684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999988688p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999978788  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   4042   5252  999988688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999989742p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999978788  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   2988   4198  999989742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell5       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999989860p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT      slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999978788  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   2870   4080  999989860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

