./Vrvfpgasim.cpp ./Vrvfpgasim.h ./Vrvfpgasim.mk ./Vrvfpgasim__Dpi.cpp ./Vrvfpgasim__Dpi.h ./Vrvfpgasim__Slow.cpp ./Vrvfpgasim__Syms.cpp ./Vrvfpgasim__Syms.h ./Vrvfpgasim__Trace.cpp ./Vrvfpgasim__Trace__1.cpp ./Vrvfpgasim__Trace__1__Slow.cpp ./Vrvfpgasim__Trace__2.cpp ./Vrvfpgasim__Trace__2__Slow.cpp ./Vrvfpgasim__Trace__3.cpp ./Vrvfpgasim__Trace__3__Slow.cpp ./Vrvfpgasim__Trace__4.cpp ./Vrvfpgasim__Trace__4__Slow.cpp ./Vrvfpgasim__Trace__5__Slow.cpp ./Vrvfpgasim__Trace__Slow.cpp ./Vrvfpgasim___024unit.cpp ./Vrvfpgasim___024unit.h ./Vrvfpgasim___024unit__Slow.cpp ./Vrvfpgasim__ver.d ./Vrvfpgasim_axi_demux__pi2.cpp ./Vrvfpgasim_axi_demux__pi2.h ./Vrvfpgasim_axi_demux__pi2__Slow.cpp ./Vrvfpgasim_axi_demux_id_counters__pi5.cpp ./Vrvfpgasim_axi_demux_id_counters__pi5.h ./Vrvfpgasim_axi_demux_id_counters__pi5__Slow.cpp ./Vrvfpgasim_axi_mem_wrapper__I6_M10000.cpp ./Vrvfpgasim_axi_mem_wrapper__I6_M10000.h ./Vrvfpgasim_axi_mem_wrapper__I6_M10000__Slow.cpp ./Vrvfpgasim_axi_mux__pi4.cpp ./Vrvfpgasim_axi_mux__pi4.h ./Vrvfpgasim_axi_mux__pi4__Slow.cpp ./Vrvfpgasim_classes.mk ./Vrvfpgasim_dpram64__S10000_MBz1.cpp ./Vrvfpgasim_dpram64__S10000_MBz1.h ./Vrvfpgasim_dpram64__S10000_MBz1__Slow.cpp ./Vrvfpgasim_dpram64__S1000_MBz1.cpp ./Vrvfpgasim_dpram64__S1000_MBz1.h ./Vrvfpgasim_dpram64__S1000_MBz1__Slow.cpp ./Vrvfpgasim_rvfpgasim.cpp ./Vrvfpgasim_rvfpgasim.h ./Vrvfpgasim_rvfpgasim__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1.cpp ./Vrvfpgasim_swervolf_core__Bz1.h ./Vrvfpgasim_swervolf_core__Bz1__1.cpp ./Vrvfpgasim_swervolf_core__Bz1__10.cpp ./Vrvfpgasim_swervolf_core__Bz1__1__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__2.cpp ./Vrvfpgasim_swervolf_core__Bz1__2__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__3.cpp ./Vrvfpgasim_swervolf_core__Bz1__3__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__4.cpp ./Vrvfpgasim_swervolf_core__Bz1__4__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__5.cpp ./Vrvfpgasim_swervolf_core__Bz1__5__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__6.cpp ./Vrvfpgasim_swervolf_core__Bz1__6__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__7.cpp ./Vrvfpgasim_swervolf_core__Bz1__7__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__8.cpp ./Vrvfpgasim_swervolf_core__Bz1__8__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__9.cpp ./Vrvfpgasim_swervolf_core__Bz1__9__Slow.cpp ./Vrvfpgasim_swervolf_core__Bz1__Slow.cpp ./Vrvfpgasim_wb_mem_wrapper__M1000_Iz1.cpp ./Vrvfpgasim_wb_mem_wrapper__M1000_Iz1.h ./Vrvfpgasim_wb_mem_wrapper__M1000_Iz1__Slow.cpp  : /usr/local/bin/verilator_bin ../RVfpga/src/OtherSources/axi_mem_wrapper.v ../RVfpga/src/OtherSources/dmi/dmi_jtag_to_core_sync.v ../RVfpga/src/OtherSources/dmi/dmi_wrapper.v ../RVfpga/src/OtherSources/dmi/rvjtag_tap.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells/registers.svh ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/popcount.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv ../RVfpga/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/unread.sv ../RVfpga/src/OtherSources/verilog-arbiter_0-r3/src/arbiter.v ../RVfpga/src/SweRVolfSoC/BootROM/dpram64.v ../RVfpga/src/SweRVolfSoC/BootROM/wb_mem_wrapper.v ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.vh ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/assign.svh ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi/typedef.svh ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_cut.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_intf.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_join.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv ../RVfpga/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/cc561.v ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/sync2_pgen.v ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.vh ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_arbiter.v ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_cdc.v ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_data_resize.v ../RVfpga/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v ../RVfpga/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v ../RVfpga/src/SweRVolfSoC/Peripherals/fastInvSqrt/src/fastInvSqrt.sv ../RVfpga/src/SweRVolfSoC/Peripherals/fastInvSqrt/src/fastInvSqrt_top.sv ../RVfpga/src/SweRVolfSoC/Peripherals/fastInvSqrt/src/fixToSingle.v ../RVfpga/src/SweRVolfSoC/Peripherals/fastInvSqrt/src/newtonRaphson.sv ../RVfpga/src/SweRVolfSoC/Peripherals/fastInvSqrt/src/singleToFix.v ../RVfpga/src/SweRVolfSoC/Peripherals/gpio/gpio_defines.v ../RVfpga/src/SweRVolfSoC/Peripherals/gpio/gpio_top.v ../RVfpga/src/SweRVolfSoC/Peripherals/ptc/ptc_defines.v ../RVfpga/src/SweRVolfSoC/Peripherals/ptc/ptc_top.v ../RVfpga/src/SweRVolfSoC/Peripherals/spi/fifo4.v ../RVfpga/src/SweRVolfSoC/Peripherals/spi/simple_spi_top.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/raminfr.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_defines.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_receiver.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_regs.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_rfifo.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_sync_flops.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_tfifo.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_top.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_transmitter.v ../RVfpga/src/SweRVolfSoC/Peripherals/uart/uart_wb.v ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dbg/dbg.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_decode_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_gpr_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_ib_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_tlu_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dec/dec_trigger.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/dma/dma_ctrl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_alu_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_div_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/exu/exu_mul_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_aln_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_bp_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_compress_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ic_mem.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_iccm_mem.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_ifc_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/ifu/ifu_mem_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include/build.h ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include/common_defines.vh ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include/global.h ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include/pic_map_auto.h ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/include/swerv_types.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/ahb_to_axi4.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/axi4_to_ahb.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/mem_lib.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_addrcheck.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_buffer.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_bus_intf.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_clkdomain.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_dccm_mem.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_ecc.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_lsc_ctl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_stbuf.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/lsu/lsu_trigger.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/mem.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/pic/pic_ctrl.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv.sv ../RVfpga/src/SweRVolfSoC/SweRVEh1CoreComplex/swerv_wrapper_dmi.sv ../RVfpga/src/SweRVolfSoC/swervolf_core.v ../RVfpga/src/rvfpgasim.v /usr/local/bin/verilator_bin swervolf_0.7.vc 
