$date
	Mon May  1 01:28:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mux16_tb $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ sel $end
$scope module u_Mux16 $end
$var wire 16 % a_i [15:0] $end
$var wire 16 & b_i [15:0] $end
$var wire 1 $ sel_i $end
$var wire 16 ' out_o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#20000
b1111111111111111 !
b1111111111111111 '
b1111111111111111 "
b1111111111111111 %
#30000
b0 !
b0 '
b1111111111111111 #
b1111111111111111 &
b0 "
b0 %
#40000
b1111111111111111 !
b1111111111111111 '
b1111111111111111 "
b1111111111111111 %
#50000
b1010101010101010 !
b1010101010101010 '
b11101111110001 #
b11101111110001 &
b1010101010101010 "
b1010101010101010 %
#60000
b0 !
b0 '
1$
b0 #
b0 &
b0 "
b0 %
#70000
b1111111111111111 "
b1111111111111111 %
#80000
b1111111111111111 !
b1111111111111111 '
b1111111111111111 #
b1111111111111111 &
b0 "
b0 %
#90000
b1111111111111111 "
b1111111111111111 %
#100000
b11101111110001 !
b11101111110001 '
b11101111110001 #
b11101111110001 &
b1010101010101010 "
b1010101010101010 %
#1100000
