import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (out: 1, @done done: 1) {
  cells {
    r = std_reg(1);
    q = std_reg(1);
  }
  wires {
    group a {
      q.write_en = 1'd1;
      q.in = 1'd1;
      r.write_en = 1'd1;
      r.in = 1'd1;
      a[done] = r.done & q.done ? 1'd1;
    }
    group b {
      r.write_en = 1'd1;
      r.in = 1'd1;
      b[done] = r.done;
    }
  }
  control {}
}
